// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "12/03/2017 21:38:39"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SmartLot (
	SW,
	CLOCK_50,
	GPIO_0,
	GPIO_1,
	HEX0,
	HEX1,
	HEX4,
	HEX5,
	backgroundColour,
	AUD_ADCDAT,
	AUD_BCLK,
	AUD_ADCLRCK,
	AUD_DACLRCK,
	FPGA_I2C_SDAT,
	AUD_XCK,
	AUD_DACDAT,
	FPGA_I2C_SCLK,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	[9:0] SW;
input 	CLOCK_50;
input 	[35:0] GPIO_0;
output 	[35:0] GPIO_1;
output 	[0:6] HEX0;
output 	[0:6] HEX1;
output 	[0:6] HEX4;
output 	[0:6] HEX5;
output 	[2:0] backgroundColour;
input 	AUD_ADCDAT;
inout 	AUD_BCLK;
inout 	AUD_ADCLRCK;
inout 	AUD_DACLRCK;
inout 	FPGA_I2C_SDAT;
output 	AUD_XCK;
output 	AUD_DACDAT;
output 	FPGA_I2C_SCLK;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;

// Design Ports Information
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[2]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[3]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[4]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[5]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[6]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[7]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[8]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[9]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[10]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[11]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[12]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[13]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[14]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[15]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[16]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[17]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[18]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[19]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[20]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[21]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[22]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[23]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[24]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[25]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[26]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[27]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[28]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[29]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[30]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[31]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[32]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[33]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[34]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[35]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[0]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[1]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[2]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[3]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[5]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[6]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[7]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[8]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[9]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[10]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[11]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[12]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[13]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[14]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[15]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[16]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[17]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[18]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[19]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[20]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[21]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[22]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[23]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[24]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[25]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[26]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[27]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[28]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[29]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[30]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[31]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[32]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[33]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[34]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[35]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// backgroundColour[0]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// backgroundColour[1]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// backgroundColour[2]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_ADCDAT	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_XCK	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_I2C_SCLK	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_BCLK	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_ADCLRCK	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_DACLRCK	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_I2C_SDAT	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[0]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[9]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \AUD_ADCDAT~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \Audio|avc|Add0~61_sumout ;
wire \r0|Add2~57_sumout ;
wire \r0|Equal2~0_combout ;
wire \r0|Equal2~2_combout ;
wire \r0|Add2~26 ;
wire \r0|Add2~1_sumout ;
wire \SW[8]~input_o ;
wire \r0|Add0~69_sumout ;
wire \r0|Add0~74 ;
wire \r0|Add0~29_sumout ;
wire \r0|Add0~30 ;
wire \r0|Add0~33_sumout ;
wire \r0|Add0~34 ;
wire \r0|Add0~37_sumout ;
wire \r0|Add0~38 ;
wire \r0|Add0~25_sumout ;
wire \r0|Add0~26 ;
wire \r0|Add0~21_sumout ;
wire \r0|Add0~22 ;
wire \r0|Add0~41_sumout ;
wire \r0|Add0~42 ;
wire \r0|Add0~17_sumout ;
wire \r0|Add0~18 ;
wire \r0|Add0~13_sumout ;
wire \r0|Add0~14 ;
wire \r0|Add0~9_sumout ;
wire \r0|Add0~10 ;
wire \r0|Add0~5_sumout ;
wire \r0|Add0~6 ;
wire \r0|Add0~1_sumout ;
wire \r0|Add0~2 ;
wire \r0|Add0~53_sumout ;
wire \r0|Add0~54 ;
wire \r0|Add0~85_sumout ;
wire \r0|Add0~86 ;
wire \r0|Add0~57_sumout ;
wire \r0|Add0~58 ;
wire \r0|Add0~61_sumout ;
wire \r0|Add0~62 ;
wire \r0|Add0~65_sumout ;
wire \r0|Add0~66 ;
wire \r0|Add0~89_sumout ;
wire \r0|Equal0~3_combout ;
wire \r0|Equal0~2_combout ;
wire \r0|Add0~90 ;
wire \r0|Add0~77_sumout ;
wire \r0|Add0~78 ;
wire \r0|Add0~45_sumout ;
wire \r0|Add0~46 ;
wire \r0|Add0~49_sumout ;
wire \r0|Add0~50 ;
wire \r0|Add0~81_sumout ;
wire \r0|Equal0~4_combout ;
wire \r0|Equal0~0_combout ;
wire \r0|Equal0~1_combout ;
wire \r0|period_cnt[19]~0_combout ;
wire \r0|Add0~70 ;
wire \r0|Add0~73_sumout ;
wire \r0|LessThan0~0_combout ;
wire \r0|LessThan0~1_combout ;
wire \r0|LessThan0~2_combout ;
wire \r0|trig~2_combout ;
wire \r0|trig~0_combout ;
wire \r0|trig~1_combout ;
wire \r0|trig~3_combout ;
wire \r0|trig~q ;
wire \r0|distance_temp_cm~17_combout ;
wire \GPIO_0[0]~input_o ;
wire \r0|echo_length[4]~1_combout ;
wire \r0|Add2~2 ;
wire \r0|Add2~49_sumout ;
wire \r0|Add2~50 ;
wire \r0|Add2~45_sumout ;
wire \r0|Equal2~1_combout ;
wire \r0|echo_length~2_combout ;
wire \r0|Add2~58 ;
wire \r0|Add2~53_sumout ;
wire \r0|Add2~54 ;
wire \r0|Add2~13_sumout ;
wire \r0|Add2~14 ;
wire \r0|Add2~9_sumout ;
wire \r0|Add2~10 ;
wire \r0|Add2~33_sumout ;
wire \r0|Add2~34 ;
wire \r0|Add2~29_sumout ;
wire \r0|Add2~30 ;
wire \r0|Add2~37_sumout ;
wire \r0|Add2~38 ;
wire \r0|Add2~41_sumout ;
wire \r0|Add2~42 ;
wire \r0|Add2~21_sumout ;
wire \r0|Add2~22 ;
wire \r0|Add2~5_sumout ;
wire \r0|Add2~6 ;
wire \r0|Add2~17_sumout ;
wire \r0|Add2~18 ;
wire \r0|Add2~25_sumout ;
wire \r0|LessThan20~2_combout ;
wire \r0|LessThan20~0_combout ;
wire \r0|LessThan20~1_combout ;
wire \r0|always3~0_combout ;
wire \r0|LessThan4~2_combout ;
wire \r0|LessThan4~0_combout ;
wire \r0|LessThan6~1_combout ;
wire \r0|LessThan6~0_combout ;
wire \r0|LessThan4~1_combout ;
wire \r0|distance_temp_cm[1]~0_combout ;
wire \r0|distance_temp_cm[1]~1_combout ;
wire \r0|LessThan8~0_combout ;
wire \r0|LessThan16~0_combout ;
wire \r0|LessThan8~1_combout ;
wire \r0|LessThan10~0_combout ;
wire \r0|LessThan10~1_combout ;
wire \r0|LessThan6~2_combout ;
wire \r0|distance_temp_cm~4_combout ;
wire \r0|LessThan18~0_combout ;
wire \r0|distance_temp_cm~18_combout ;
wire \r0|distance_temp_cm~8_combout ;
wire \r0|always3~1_combout ;
wire \r0|always3~2_combout ;
wire \r0|always3~3_combout ;
wire \r0|LessThan4~3_combout ;
wire \r0|distance_temp_cm~9_combout ;
wire \r0|CED|Add0~97_sumout ;
wire \r0|CED|Equal0~4_combout ;
wire \r0|CED|Equal0~0_combout ;
wire \r0|CED|Equal0~1_combout ;
wire \r0|CED|Equal0~2_combout ;
wire \r0|CED|count[9]~0_combout ;
wire \r0|CED|Add0~98 ;
wire \r0|CED|Add0~101_sumout ;
wire \r0|CED|Add0~102 ;
wire \r0|CED|Add0~33_sumout ;
wire \r0|CED|Add0~34 ;
wire \r0|CED|Add0~37_sumout ;
wire \r0|CED|Add0~38 ;
wire \r0|CED|Add0~41_sumout ;
wire \r0|CED|Add0~42 ;
wire \r0|CED|Add0~49_sumout ;
wire \r0|CED|Add0~50 ;
wire \r0|CED|Add0~53_sumout ;
wire \r0|CED|Add0~54 ;
wire \r0|CED|Add0~9_sumout ;
wire \r0|CED|Add0~10 ;
wire \r0|CED|Add0~45_sumout ;
wire \r0|CED|Add0~46 ;
wire \r0|CED|Add0~57_sumout ;
wire \r0|CED|Add0~58 ;
wire \r0|CED|Add0~13_sumout ;
wire \r0|CED|Add0~14 ;
wire \r0|CED|Add0~17_sumout ;
wire \r0|CED|Add0~18 ;
wire \r0|CED|Add0~21_sumout ;
wire \r0|CED|Add0~22 ;
wire \r0|CED|Add0~25_sumout ;
wire \r0|CED|Add0~26 ;
wire \r0|CED|Add0~29_sumout ;
wire \r0|CED|Add0~30 ;
wire \r0|CED|Add0~1_sumout ;
wire \r0|CED|Add0~2 ;
wire \r0|CED|Add0~5_sumout ;
wire \r0|CED|Add0~6 ;
wire \r0|CED|Add0~93_sumout ;
wire \r0|CED|Add0~94 ;
wire \r0|CED|Add0~89_sumout ;
wire \r0|CED|Add0~90 ;
wire \r0|CED|Add0~85_sumout ;
wire \r0|CED|Add0~86 ;
wire \r0|CED|Add0~81_sumout ;
wire \r0|CED|Add0~82 ;
wire \r0|CED|Add0~77_sumout ;
wire \r0|CED|Add0~78 ;
wire \r0|CED|Add0~73_sumout ;
wire \r0|CED|Add0~74 ;
wire \r0|CED|Add0~69_sumout ;
wire \r0|CED|Add0~70 ;
wire \r0|CED|Add0~65_sumout ;
wire \r0|CED|Add0~66 ;
wire \r0|CED|Add0~61_sumout ;
wire \r0|CED|Equal0~3_combout ;
wire \r0|CED|Enable~0_combout ;
wire \r0|CED|Enable~q ;
wire \r0|distance_temp_mm[1]~12_combout ;
wire \r0|distance_temp_cm[3]~11_combout ;
wire \r0|LessThan14~0_combout ;
wire \r0|LessThan16~2_combout ;
wire \r0|LessThan16~1_combout ;
wire \r0|distance_temp_cm[3]~12_combout ;
wire \r0|distance_temp_cm[1]~10_combout ;
wire \r0|distance_temp_cm[3]~13_combout ;
wire \r0|always3~4_combout ;
wire \r0|LessThan4~4_combout ;
wire \r0|distance_temp_cm~14_combout ;
wire \r0|distance_temp_cm~15_combout ;
wire \Converter|C3|Add0~101_sumout ;
wire \Converter|C3|Add0~82 ;
wire \Converter|C3|Add0~57_sumout ;
wire \Converter|C3|Add0~58 ;
wire \Converter|C3|Add0~77_sumout ;
wire \Converter|C3|Add0~78 ;
wire \Converter|C3|Add0~73_sumout ;
wire \Converter|C3|Add0~74 ;
wire \Converter|C3|Add0~97_sumout ;
wire \Converter|C3|Add0~98 ;
wire \Converter|C3|Add0~93_sumout ;
wire \Converter|C3|Add0~94 ;
wire \Converter|C3|Add0~89_sumout ;
wire \Converter|C3|Add0~90 ;
wire \Converter|C3|Add0~85_sumout ;
wire \Converter|C3|count~0_combout ;
wire \Converter|C3|count~1_combout ;
wire \Converter|C3|count~3_combout ;
wire \Converter|C3|count~5_combout ;
wire \Converter|C3|count~2_combout ;
wire \Converter|C3|count~6_combout ;
wire \Converter|C3|count~4_combout ;
wire \Converter|C3|count~7_combout ;
wire \Converter|C3|count~8_combout ;
wire \Converter|C3|LessThan3~0_combout ;
wire \Converter|C3|always0~1_combout ;
wire \Converter|C3|LessThan2~5_combout ;
wire \Converter|C3|LessThan2~1_combout ;
wire \Converter|C3|LessThan2~0_combout ;
wire \Converter|C3|LessThan2~2_combout ;
wire \Converter|C3|LessThan2~3_combout ;
wire \Converter|C3|LessThan2~4_combout ;
wire \Converter|C3|LessThan2~6_combout ;
wire \Converter|C3|count~9_combout ;
wire \r0|distance_temp_cm~16_combout ;
wire \Converter|C3|count[11]~10_combout ;
wire \Converter|C3|Add0~102 ;
wire \Converter|C3|Add0~117_sumout ;
wire \Converter|C3|Add0~118 ;
wire \Converter|C3|Add0~113_sumout ;
wire \Converter|C3|Add0~114 ;
wire \Converter|C3|Add0~109_sumout ;
wire \Converter|C3|Add0~110 ;
wire \Converter|C3|Add0~105_sumout ;
wire \Converter|C3|Add0~106 ;
wire \Converter|C3|Add0~41_sumout ;
wire \Converter|C3|Add0~42 ;
wire \Converter|C3|Add0~21_sumout ;
wire \Converter|C3|Add0~22 ;
wire \Converter|C3|Add0~37_sumout ;
wire \Converter|C3|Add0~38 ;
wire \Converter|C3|Add0~33_sumout ;
wire \Converter|C3|Add0~34 ;
wire \Converter|C3|Add0~29_sumout ;
wire \Converter|C3|Add0~30 ;
wire \Converter|C3|Add0~45_sumout ;
wire \Converter|C3|Add0~46 ;
wire \Converter|C3|Add0~25_sumout ;
wire \Converter|C3|Add0~26 ;
wire \Converter|C3|Add0~53_sumout ;
wire \Converter|C3|Add0~54 ;
wire \Converter|C3|Add0~49_sumout ;
wire \Converter|C3|Add0~50 ;
wire \Converter|C3|Add0~17_sumout ;
wire \Converter|C3|Add0~18 ;
wire \Converter|C3|Add0~13_sumout ;
wire \Converter|C3|Add0~14 ;
wire \Converter|C3|Add0~9_sumout ;
wire \Converter|C3|Add0~10 ;
wire \Converter|C3|Add0~69_sumout ;
wire \Converter|C3|Add0~70 ;
wire \Converter|C3|Add0~5_sumout ;
wire \Converter|C3|Add0~6 ;
wire \Converter|C3|Add0~1_sumout ;
wire \Converter|C3|Add0~2 ;
wire \Converter|C3|Add0~65_sumout ;
wire \Converter|C3|Add0~66 ;
wire \Converter|C3|Add0~61_sumout ;
wire \Converter|C3|Add0~62 ;
wire \Converter|C3|Add0~81_sumout ;
wire \Converter|C3|always0~0_combout ;
wire \Converter|C3|highReset~0_combout ;
wire \Converter|C3|LessThan2~7_combout ;
wire \Converter|C3|highReset~1_combout ;
wire \Converter|C3|highReset~q ;
wire \Converter|C4|Add0~113_sumout ;
wire \Converter|C4|count~3_combout ;
wire \Converter|C4|count~4_combout ;
wire \Converter|C4|Add0~6 ;
wire \Converter|C4|Add0~1_sumout ;
wire \Converter|C4|count~0_combout ;
wire \Converter|C4|count~1_combout ;
wire \Converter|C4|count~5_combout ;
wire \Converter|C4|always0~0_combout ;
wire \Converter|C4|LessThan2~3_combout ;
wire \Converter|C4|LessThan2~2_combout ;
wire \Converter|C4|LessThan2~0_combout ;
wire \Converter|C4|LessThan2~1_combout ;
wire \Converter|C4|LessThan2~4_combout ;
wire \Converter|C4|always0~1_combout ;
wire \Converter|C4|always0~2_combout ;
wire \Converter|C4|always0~3_combout ;
wire \Converter|C4|always0~4_combout ;
wire \Converter|C4|count~2_combout ;
wire \Converter|C4|count~6_combout ;
wire \Converter|C4|count[10]~7_combout ;
wire \Converter|C4|Add0~114 ;
wire \Converter|C4|Add0~117_sumout ;
wire \Converter|C4|Add0~118 ;
wire \Converter|C4|Add0~109_sumout ;
wire \Converter|C4|Add0~110 ;
wire \Converter|C4|Add0~105_sumout ;
wire \Converter|C4|Add0~106 ;
wire \Converter|C4|Add0~57_sumout ;
wire \Converter|C4|Add0~58 ;
wire \Converter|C4|Add0~61_sumout ;
wire \Converter|C4|Add0~62 ;
wire \Converter|C4|Add0~45_sumout ;
wire \Converter|C4|Add0~46 ;
wire \Converter|C4|Add0~49_sumout ;
wire \Converter|C4|Add0~50 ;
wire \Converter|C4|Add0~53_sumout ;
wire \Converter|C4|Add0~54 ;
wire \Converter|C4|Add0~41_sumout ;
wire \Converter|C4|Add0~42 ;
wire \Converter|C4|Add0~29_sumout ;
wire \Converter|C4|Add0~30 ;
wire \Converter|C4|Add0~33_sumout ;
wire \Converter|C4|Add0~34 ;
wire \Converter|C4|Add0~37_sumout ;
wire \Converter|C4|Add0~38 ;
wire \Converter|C4|Add0~25_sumout ;
wire \Converter|C4|Add0~26 ;
wire \Converter|C4|Add0~21_sumout ;
wire \Converter|C4|Add0~22 ;
wire \Converter|C4|Add0~17_sumout ;
wire \Converter|C4|Add0~18 ;
wire \Converter|C4|Add0~85_sumout ;
wire \Converter|C4|Add0~86 ;
wire \Converter|C4|Add0~81_sumout ;
wire \Converter|C4|Add0~82 ;
wire \Converter|C4|Add0~73_sumout ;
wire \Converter|C4|Add0~74 ;
wire \Converter|C4|Add0~77_sumout ;
wire \Converter|C4|Add0~78 ;
wire \Converter|C4|Add0~69_sumout ;
wire \Converter|C4|Add0~70 ;
wire \Converter|C4|Add0~93_sumout ;
wire \Converter|C4|Add0~94 ;
wire \Converter|C4|Add0~65_sumout ;
wire \Converter|C4|Add0~66 ;
wire \Converter|C4|Add0~89_sumout ;
wire \Converter|C4|Add0~90 ;
wire \Converter|C4|Add0~101_sumout ;
wire \Converter|C4|Add0~102 ;
wire \Converter|C4|Add0~97_sumout ;
wire \Converter|C4|Add0~98 ;
wire \Converter|C4|Add0~13_sumout ;
wire \Converter|C4|Add0~14 ;
wire \Converter|C4|Add0~9_sumout ;
wire \Converter|C4|Add0~10 ;
wire \Converter|C4|Add0~5_sumout ;
wire \Converter|C4|LessThan2~5_combout ;
wire \Converter|C4|highReset~0_combout ;
wire \Converter|C4|highReset~1_combout ;
wire \Converter|C4|highReset~q ;
wire \Converter|pulse~1_combout ;
wire \Converter|C1|Add0~113_sumout ;
wire \Converter|C1|Add0~6 ;
wire \Converter|C1|Add0~1_sumout ;
wire \Converter|C1|Add0~2 ;
wire \Converter|C1|Add0~89_sumout ;
wire \Converter|C1|Add0~90 ;
wire \Converter|C1|Add0~85_sumout ;
wire \Converter|C1|Add0~86 ;
wire \Converter|C1|Add0~81_sumout ;
wire \Converter|C1|Add0~82 ;
wire \Converter|C1|Add0~77_sumout ;
wire \Converter|C1|count~0_combout ;
wire \Converter|C1|LessThan2~0_combout ;
wire \Converter|C1|LessThan2~1_combout ;
wire \Converter|C1|LessThan2~2_combout ;
wire \Converter|C1|LessThan2~3_combout ;
wire \Converter|C1|LessThan2~4_combout ;
wire \Converter|C1|LessThan2~5_combout ;
wire \Converter|C1|count~1_combout ;
wire \Converter|C1|count~3_combout ;
wire \Converter|C1|count~2_combout ;
wire \Converter|C1|count~5_combout ;
wire \Converter|C1|count~4_combout ;
wire \Converter|C1|count~6_combout ;
wire \Converter|C1|count~7_combout ;
wire \Converter|C1|count~8_combout ;
wire \Converter|C1|count[5]~9_combout ;
wire \Converter|C1|Add0~114 ;
wire \Converter|C1|Add0~109_sumout ;
wire \Converter|C1|Add0~110 ;
wire \Converter|C1|Add0~105_sumout ;
wire \Converter|C1|Add0~106 ;
wire \Converter|C1|Add0~101_sumout ;
wire \Converter|C1|Add0~102 ;
wire \Converter|C1|Add0~97_sumout ;
wire \Converter|C1|Add0~98 ;
wire \Converter|C1|Add0~117_sumout ;
wire \Converter|C1|Add0~118 ;
wire \Converter|C1|Add0~93_sumout ;
wire \Converter|C1|Add0~94 ;
wire \Converter|C1|Add0~41_sumout ;
wire \Converter|C1|Add0~42 ;
wire \Converter|C1|Add0~37_sumout ;
wire \Converter|C1|Add0~38 ;
wire \Converter|C1|Add0~33_sumout ;
wire \Converter|C1|Add0~34 ;
wire \Converter|C1|Add0~29_sumout ;
wire \Converter|C1|Add0~30 ;
wire \Converter|C1|Add0~25_sumout ;
wire \Converter|C1|Add0~26 ;
wire \Converter|C1|Add0~57_sumout ;
wire \Converter|C1|Add0~58 ;
wire \Converter|C1|Add0~53_sumout ;
wire \Converter|C1|Add0~54 ;
wire \Converter|C1|Add0~49_sumout ;
wire \Converter|C1|Add0~50 ;
wire \Converter|C1|Add0~45_sumout ;
wire \Converter|C1|Add0~46 ;
wire \Converter|C1|Add0~21_sumout ;
wire \Converter|C1|Add0~22 ;
wire \Converter|C1|Add0~17_sumout ;
wire \Converter|C1|Add0~18 ;
wire \Converter|C1|Add0~13_sumout ;
wire \Converter|C1|Add0~14 ;
wire \Converter|C1|Add0~9_sumout ;
wire \Converter|C1|Add0~10 ;
wire \Converter|C1|Add0~73_sumout ;
wire \Converter|C1|Add0~74 ;
wire \Converter|C1|Add0~69_sumout ;
wire \Converter|C1|Add0~70 ;
wire \Converter|C1|Add0~65_sumout ;
wire \Converter|C1|Add0~66 ;
wire \Converter|C1|Add0~61_sumout ;
wire \Converter|C1|Add0~62 ;
wire \Converter|C1|Add0~5_sumout ;
wire \Converter|C1|LessThan3~1_combout ;
wire \Converter|C1|always0~0_combout ;
wire \Converter|C1|LessThan3~0_combout ;
wire \Converter|C1|always0~1_combout ;
wire \Converter|C1|highReset~0_combout ;
wire \Converter|C1|highReset~1_combout ;
wire \Converter|C1|highReset~q ;
wire \Converter|OneSecBPS~0_combout ;
wire \Converter|C2|Add0~113_sumout ;
wire \Converter|C2|count~3_combout ;
wire \Converter|C2|count~2_combout ;
wire \Converter|C2|count~1_combout ;
wire \Converter|C2|always0~0_combout ;
wire \Converter|C2|Add0~10 ;
wire \Converter|C2|Add0~13_sumout ;
wire \Converter|C2|Add0~14 ;
wire \Converter|C2|Add0~5_sumout ;
wire \Converter|C2|count~4_combout ;
wire \Converter|C2|always0~1_combout ;
wire \Converter|C2|Add0~6 ;
wire \Converter|C2|Add0~1_sumout ;
wire \Converter|C2|Add0~2 ;
wire \Converter|C2|Add0~81_sumout ;
wire \Converter|C2|Add0~82 ;
wire \Converter|C2|Add0~85_sumout ;
wire \Converter|C2|Add0~86 ;
wire \Converter|C2|Add0~89_sumout ;
wire \Converter|C2|Add0~90 ;
wire \Converter|C2|Add0~93_sumout ;
wire \Converter|C2|count~0_combout ;
wire \Converter|C2|count~5_combout ;
wire \Converter|C2|count~7_combout ;
wire \Converter|C2|count~6_combout ;
wire \Converter|C2|count~8_combout ;
wire \Converter|C2|count~9_combout ;
wire \Converter|C2|count~10_combout ;
wire \Converter|C2|count[17]~11_combout ;
wire \Converter|C2|Add0~114 ;
wire \Converter|C2|Add0~109_sumout ;
wire \Converter|C2|Add0~110 ;
wire \Converter|C2|Add0~105_sumout ;
wire \Converter|C2|Add0~106 ;
wire \Converter|C2|Add0~101_sumout ;
wire \Converter|C2|Add0~102 ;
wire \Converter|C2|Add0~117_sumout ;
wire \Converter|C2|Add0~118 ;
wire \Converter|C2|Add0~97_sumout ;
wire \Converter|C2|Add0~98 ;
wire \Converter|C2|Add0~37_sumout ;
wire \Converter|C2|Add0~38 ;
wire \Converter|C2|Add0~49_sumout ;
wire \Converter|C2|Add0~50 ;
wire \Converter|C2|Add0~29_sumout ;
wire \Converter|C2|Add0~30 ;
wire \Converter|C2|Add0~45_sumout ;
wire \Converter|C2|Add0~46 ;
wire \Converter|C2|Add0~41_sumout ;
wire \Converter|C2|Add0~42 ;
wire \Converter|C2|Add0~57_sumout ;
wire \Converter|C2|Add0~58 ;
wire \Converter|C2|Add0~53_sumout ;
wire \Converter|C2|Add0~54 ;
wire \Converter|C2|Add0~33_sumout ;
wire \Converter|C2|Add0~34 ;
wire \Converter|C2|Add0~61_sumout ;
wire \Converter|C2|Add0~62 ;
wire \Converter|C2|Add0~25_sumout ;
wire \Converter|C2|Add0~26 ;
wire \Converter|C2|Add0~21_sumout ;
wire \Converter|C2|Add0~22 ;
wire \Converter|C2|Add0~17_sumout ;
wire \Converter|C2|Add0~18 ;
wire \Converter|C2|Add0~77_sumout ;
wire \Converter|C2|Add0~78 ;
wire \Converter|C2|Add0~73_sumout ;
wire \Converter|C2|Add0~74 ;
wire \Converter|C2|Add0~69_sumout ;
wire \Converter|C2|Add0~70 ;
wire \Converter|C2|Add0~65_sumout ;
wire \Converter|C2|Add0~66 ;
wire \Converter|C2|Add0~9_sumout ;
wire \Converter|C2|LessThan2~4_combout ;
wire \Converter|C2|LessThan2~0_combout ;
wire \Converter|C2|LessThan2~1_combout ;
wire \Converter|C2|LessThan2~2_combout ;
wire \Converter|C2|LessThan2~3_combout ;
wire \Converter|C2|LessThan2~5_combout ;
wire \Converter|C2|highReset~0_combout ;
wire \Converter|C2|LessThan2~6_combout ;
wire \Converter|C2|highReset~1_combout ;
wire \Converter|C2|highReset~q ;
wire \Converter|pulse~0_combout ;
wire \Converter|pulse~2_combout ;
wire \Audio|avc|Add0~62 ;
wire \Audio|avc|Add0~57_sumout ;
wire \Audio|avc|Add0~58 ;
wire \Audio|avc|Add0~13_sumout ;
wire \Audio|avc|mI2C_CLK_DIV[2]~DUPLICATE_q ;
wire \Audio|avc|Add0~14 ;
wire \Audio|avc|Add0~25_sumout ;
wire \Audio|avc|Add0~26 ;
wire \Audio|avc|Add0~21_sumout ;
wire \Audio|avc|Add0~22 ;
wire \Audio|avc|Add0~17_sumout ;
wire \Audio|avc|mI2C_CLK_DIV[5]~DUPLICATE_q ;
wire \Audio|avc|Add0~18 ;
wire \Audio|avc|Add0~37_sumout ;
wire \Audio|avc|Add0~38 ;
wire \Audio|avc|Add0~33_sumout ;
wire \Audio|avc|Add0~34 ;
wire \Audio|avc|Add0~29_sumout ;
wire \Audio|avc|Add0~30 ;
wire \Audio|avc|Add0~5_sumout ;
wire \Audio|avc|Add0~6 ;
wire \Audio|avc|Add0~9_sumout ;
wire \Audio|avc|Add0~10 ;
wire \Audio|avc|Add0~1_sumout ;
wire \Audio|avc|Add0~2 ;
wire \Audio|avc|Add0~53_sumout ;
wire \Audio|avc|Add0~54 ;
wire \Audio|avc|Add0~49_sumout ;
wire \Audio|avc|Add0~50 ;
wire \Audio|avc|Add0~45_sumout ;
wire \Audio|avc|Add0~46 ;
wire \Audio|avc|Add0~41_sumout ;
wire \Audio|avc|LessThan0~2_combout ;
wire \Audio|avc|LessThan0~0_combout ;
wire \Audio|avc|LessThan0~1_combout ;
wire \Audio|avc|LessThan0~3_combout ;
wire \Audio|avc|mI2C_CTRL_CLK~0_combout ;
wire \Audio|avc|mI2C_CTRL_CLK~q ;
wire \Audio|avc|u0|SD_COUNTER[3]~0_combout ;
wire \Audio|avc|u0|Mux0~0_combout ;
wire \Audio|avc|u0|Add0~0_combout ;
wire \Audio|avc|u0|SD_COUNTER[3]~3_combout ;
wire \Audio|avc|u0|SD_COUNTER[0]~6_combout ;
wire \Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q ;
wire \Audio|avc|u0|SD_COUNTER[1]~5_combout ;
wire \Audio|avc|u0|END~1_combout ;
wire \Audio|avc|u0|END~0_combout ;
wire \Audio|avc|u0|END~q ;
wire \FPGA_I2C_SDAT~input_o ;
wire \Audio|avc|u0|ACK2~1_combout ;
wire \Audio|avc|u0|ACK2~2_combout ;
wire \Audio|avc|u0|ACK2~0_combout ;
wire \Audio|avc|u0|ACK2~q ;
wire \Audio|avc|u0|ACK1~0_combout ;
wire \Audio|avc|u0|SD_COUNTER[1]~DUPLICATE_q ;
wire \Audio|avc|u0|Selector4~0_combout ;
wire \Audio|avc|u0|ACK1~1_combout ;
wire \Audio|avc|u0|ACK1~q ;
wire \Audio|avc|u0|ACK3~2_combout ;
wire \Audio|avc|u0|ACK3~3_combout ;
wire \Audio|avc|u0|ACK3~0_combout ;
wire \Audio|avc|u0|ACK3~1_combout ;
wire \Audio|avc|u0|ACK3~q ;
wire \Audio|avc|mSetup_ST~12_combout ;
wire \Audio|avc|mSetup_ST.0010~DUPLICATE_q ;
wire \Audio|avc|LUT_INDEX[3]~DUPLICATE_q ;
wire \Audio|avc|LUT_INDEX[4]~3_combout ;
wire \Audio|avc|LUT_INDEX[2]~5_combout ;
wire \Audio|avc|LUT_INDEX[2]~DUPLICATE_q ;
wire \Audio|avc|LUT_INDEX[5]~1_combout ;
wire \Audio|avc|LUT_INDEX[5]~2_combout ;
wire \Audio|avc|LUT_INDEX[5]~0_combout ;
wire \Audio|avc|LUT_INDEX[0]~7_combout ;
wire \Audio|avc|LUT_INDEX[0]~DUPLICATE_q ;
wire \Audio|avc|LUT_INDEX[1]~6_combout ;
wire \Audio|avc|LUT_INDEX[1]~DUPLICATE_q ;
wire \Audio|avc|LUT_INDEX[3]~4_combout ;
wire \Audio|avc|LessThan1~0_combout ;
wire \Audio|avc|mSetup_ST.0010~q ;
wire \Audio|avc|mSetup_ST.0001~DUPLICATE_q ;
wire \Audio|avc|Selector1~0_combout ;
wire \Audio|avc|mSetup_ST.0000~q ;
wire \Audio|avc|Selector2~0_combout ;
wire \Audio|avc|mSetup_ST.0001~q ;
wire \Audio|avc|Selector0~0_combout ;
wire \Audio|avc|mI2C_GO~feeder_combout ;
wire \Audio|avc|mI2C_GO~DUPLICATE_q ;
wire \Audio|avc|u0|Add0~1_combout ;
wire \Audio|avc|u0|SD_COUNTER[2]~4_combout ;
wire \Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q ;
wire \Audio|avc|mI2C_GO~q ;
wire \Audio|avc|u0|SD_COUNTER[4]~2_combout ;
wire \Audio|avc|u0|SD_COUNTER[5]~1_combout ;
wire \Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q ;
wire \Audio|avc|Ram0~13_combout ;
wire \Audio|avc|mI2C_DATA[22]~0_combout ;
wire \Audio|avc|u0|SD[22]~0_combout ;
wire \Audio|avc|u0|SD[22]~1_combout ;
wire \Audio|avc|Ram0~12_combout ;
wire \Audio|avc|Ram0~11_combout ;
wire \Audio|avc|Ram0~10_combout ;
wire \Audio|avc|u0|Mux0~5_combout ;
wire \Audio|avc|Ram0~15_combout ;
wire \Audio|avc|Ram0~14_combout ;
wire \Audio|avc|u0|Mux0~6_combout ;
wire \Audio|avc|LessThan2~0_combout ;
wire \Audio|avc|u0|Mux0~3_combout ;
wire \Audio|avc|mI2C_DATA[22]~1_combout ;
wire \Audio|avc|Ram0~8_combout ;
wire \Audio|avc|Ram0~9_combout ;
wire \Audio|avc|u0|Mux0~4_combout ;
wire \Audio|avc|u0|Mux0~7_combout ;
wire \Audio|avc|u0|SDO~0_combout ;
wire \Audio|avc|u0|Mux0~1_combout ;
wire \Audio|avc|Ram0~0_combout ;
wire \Audio|avc|Ram0~1_combout ;
wire \Audio|avc|u0|Mux0~10_combout ;
wire \Audio|avc|Ram0~5_combout ;
wire \Audio|avc|Ram0~4_combout ;
wire \Audio|avc|Ram0~3_combout ;
wire \Audio|avc|Ram0~2_combout ;
wire \Audio|avc|u0|Mux0~8_combout ;
wire \Audio|avc|Ram0~7_combout ;
wire \Audio|avc|Ram0~6_combout ;
wire \Audio|avc|u0|Mux0~9_combout ;
wire \Audio|avc|u0|Mux0~2_combout ;
wire \Audio|avc|u0|SDO~1_combout ;
wire \Audio|avc|u0|SDO~q ;
wire \r0|Add1~45_sumout ;
wire \r0|Equal1~1_combout ;
wire \r0|Equal1~0_combout ;
wire \r0|Equal1~2_combout ;
wire \r0|echo_length[4]~0_combout ;
wire \r0|Add1~46 ;
wire \r0|Add1~41_sumout ;
wire \r0|Add1~42 ;
wire \r0|Add1~37_sumout ;
wire \r0|Add1~38 ;
wire \r0|Add1~13_sumout ;
wire \r0|Add1~14 ;
wire \r0|Add1~17_sumout ;
wire \r0|Add1~18 ;
wire \r0|Add1~21_sumout ;
wire \r0|Add1~22 ;
wire \r0|Add1~9_sumout ;
wire \r0|Add1~10 ;
wire \r0|Add1~5_sumout ;
wire \r0|Add1~6 ;
wire \r0|Add1~29_sumout ;
wire \r0|Add1~30 ;
wire \r0|Add1~25_sumout ;
wire \r0|Add1~26 ;
wire \r0|Add1~1_sumout ;
wire \r0|Add1~2 ;
wire \r0|Add1~33_sumout ;
wire \r0|LessThan24~0_combout ;
wire \r0|LessThan24~2_combout ;
wire \r0|LessThan24~1_combout ;
wire \r0|distance_temp_mm~0_combout ;
wire \r0|distance_temp_mm~10_combout ;
wire \r0|LessThan24~3_combout ;
wire \r0|LessThan40~0_combout ;
wire \r0|distance_temp_mm[1]~2_combout ;
wire \r0|LessThan32~0_combout ;
wire \r0|LessThan36~1_combout ;
wire \r0|LessThan32~1_combout ;
wire \r0|LessThan36~0_combout ;
wire \r0|distance_temp_mm[1]~1_combout ;
wire \r0|LessThan30~0_combout ;
wire \r0|LessThan30~1_combout ;
wire \r0|LessThan26~1_combout ;
wire \r0|LessThan26~0_combout ;
wire \r0|LessThan26~2_combout ;
wire \r0|distance_temp_mm[1]~3_combout ;
wire \r0|LessThan34~0_combout ;
wire \r0|LessThan36~2_combout ;
wire \r0|LessThan34~1_combout ;
wire \r0|LessThan32~2_combout ;
wire \r0|distance_temp_mm~15_combout ;
wire \r0|distance_temp_mm~4_combout ;
wire \r0|distance_temp_mm~5_combout ;
wire \r0|always4~2_combout ;
wire \r0|distance_temp_mm~14_combout ;
wire \r0|always4~0_combout ;
wire \r0|always4~1_combout ;
wire \r0|LessThan28~0_combout ;
wire \r0|LessThan28~1_combout ;
wire \r0|LessThan24~4_combout ;
wire \r0|distance_temp_mm~13_combout ;
wire \r0|distance_temp_mm~16_combout ;
wire \r0|distance_temp_mm[1]~18_combout ;
wire \r0|always4~3_combout ;
wire \r0|distance_temp_mm[3]~7_combout ;
wire \r0|distance_temp_mm[1]~19_combout ;
wire \r0|distance_temp_mm[3]~20_combout ;
wire \r0|distance_temp_mm~22_combout ;
wire \r0|distance_temp_mm~17_combout ;
wire \r0|distance_temp_mm~21_combout ;
wire \r0|distance_temp_mm~9_combout ;
wire \r0|distance_temp_mm~8_combout ;
wire \r0|distance_temp_mm~6_combout ;
wire \r0|distance_temp_mm~11_combout ;
wire \MM|WideOr6~0_combout ;
wire \MM|WideOr5~0_combout ;
wire \MM|WideOr4~0_combout ;
wire \MM|WideOr3~0_combout ;
wire \MM|WideOr2~0_combout ;
wire \MM|WideOr1~0_combout ;
wire \MM|WideOr0~0_combout ;
wire \r0|distance_temp_cm~5_combout ;
wire \r0|distance_temp_cm~3_combout ;
wire \r0|LessThan14~1_combout ;
wire \r0|LessThan12~0_combout ;
wire \r0|distance_temp_cm~22_combout ;
wire \r0|distance_temp_cm~2_combout ;
wire \r0|distance_temp_cm~6_combout ;
wire \r0|distance_temp_cm~7_combout ;
wire \CM|WideOr6~0_combout ;
wire \CM|WideOr5~0_combout ;
wire \CM|WideOr4~0_combout ;
wire \CM|WideOr3~0_combout ;
wire \CM|WideOr2~0_combout ;
wire \CM|WideOr1~0_combout ;
wire \CM|WideOr0~0_combout ;
wire \C0|current_state~0_combout ;
wire \CS|Decoder0~0_combout ;
wire \C0|next_state[2]~0_combout ;
wire \C0|current_state~2_combout ;
wire \D0|countOriginal|Add0~61_sumout ;
wire \D0|countOriginal|count[3]~0_combout ;
wire \D0|countOriginal|count[3]~1_combout ;
wire \D0|countOriginal|count[0]~DUPLICATE_q ;
wire \D0|countOriginal|Add0~62 ;
wire \D0|countOriginal|Add0~57_sumout ;
wire \D0|countOriginal|Add0~58 ;
wire \D0|countOriginal|Add0~1_sumout ;
wire \D0|countOriginal|Add0~2 ;
wire \D0|countOriginal|Add0~21_sumout ;
wire \D0|countOriginal|Add0~22 ;
wire \D0|countOriginal|Add0~49_sumout ;
wire \D0|countOriginal|count[4]~DUPLICATE_q ;
wire \D0|countOriginal|Add0~50 ;
wire \D0|countOriginal|Add0~53_sumout ;
wire \D0|countOriginal|Add0~54 ;
wire \D0|countOriginal|Add0~45_sumout ;
wire \D0|countOriginal|Add0~46 ;
wire \D0|countOriginal|Add0~41_sumout ;
wire \D0|countOriginal|Add0~42 ;
wire \D0|countOriginal|Add0~37_sumout ;
wire \D0|countOriginal|Add0~38 ;
wire \D0|countOriginal|Add0~33_sumout ;
wire \D0|countOriginal|Add0~34 ;
wire \D0|countOriginal|Add0~29_sumout ;
wire \D0|countOriginal|Add0~30 ;
wire \D0|countOriginal|Add0~25_sumout ;
wire \C0|Equal1~1_combout ;
wire \D0|countOriginal|Add0~26 ;
wire \D0|countOriginal|Add0~65_sumout ;
wire \D0|countOriginal|count[12]~DUPLICATE_q ;
wire \D0|countOriginal|Add0~66 ;
wire \D0|countOriginal|Add0~5_sumout ;
wire \D0|countOriginal|Add0~6 ;
wire \D0|countOriginal|Add0~17_sumout ;
wire \D0|countOriginal|Add0~18 ;
wire \D0|countOriginal|Add0~9_sumout ;
wire \D0|countOriginal|Add0~10 ;
wire \D0|countOriginal|Add0~13_sumout ;
wire \C0|Equal1~0_combout ;
wire \C0|Equal1~2_combout ;
wire \C0|Equal1~3_combout ;
wire \D0|countFinal|count[0]~0_combout ;
wire \D0|countFinal|count[0]~1_combout ;
wire \D0|countFinal|Add0~29_sumout ;
wire \D0|countFinal|Add0~30 ;
wire \D0|countFinal|Add0~37_sumout ;
wire \D0|countFinal|Add0~38 ;
wire \D0|countFinal|Add0~9_sumout ;
wire \D0|countFinal|Add0~10 ;
wire \D0|countFinal|Add0~41_sumout ;
wire \D0|countFinal|Add0~42 ;
wire \D0|countFinal|Add0~45_sumout ;
wire \D0|countFinal|Add0~46 ;
wire \D0|countFinal|Add0~1_sumout ;
wire \D0|countFinal|Add0~2 ;
wire \D0|countFinal|Add0~33_sumout ;
wire \D0|countFinal|Add0~34 ;
wire \D0|countFinal|Add0~49_sumout ;
wire \D0|countFinal|Add0~50 ;
wire \D0|countFinal|Add0~53_sumout ;
wire \D0|countFinal|Add0~54 ;
wire \D0|countFinal|Add0~57_sumout ;
wire \D0|countFinal|Add0~58 ;
wire \D0|countFinal|Add0~61_sumout ;
wire \D0|countFinal|Add0~62 ;
wire \D0|countFinal|Add0~5_sumout ;
wire \D0|countFinal|count[11]~DUPLICATE_q ;
wire \D0|countFinal|Add0~6 ;
wire \D0|countFinal|Add0~65_sumout ;
wire \D0|countFinal|count[12]~DUPLICATE_q ;
wire \C0|Equal0~2_combout ;
wire \D0|countFinal|count[6]~DUPLICATE_q ;
wire \D0|countFinal|count[4]~DUPLICATE_q ;
wire \D0|countFinal|count[1]~DUPLICATE_q ;
wire \C0|Equal0~1_combout ;
wire \D0|countFinal|Add0~66 ;
wire \D0|countFinal|Add0~25_sumout ;
wire \D0|countFinal|Add0~26 ;
wire \D0|countFinal|Add0~21_sumout ;
wire \D0|countFinal|Add0~22 ;
wire \D0|countFinal|Add0~17_sumout ;
wire \D0|countFinal|Add0~18 ;
wire \D0|countFinal|Add0~13_sumout ;
wire \C0|Equal0~0_combout ;
wire \C0|Equal0~3_combout ;
wire \C0|current_state~3_combout ;
wire \C0|Mux1~4_combout ;
wire \C0|Mux1~1_combout ;
wire \C0|Mux1~2_combout ;
wire \C0|Mux1~7_combout ;
wire \C0|Mux1~0_combout ;
wire \C0|Mux1~6_combout ;
wire \C0|current_state~1_combout ;
wire \C0|Mux3~3_combout ;
wire \D0|countCrash|Add0~57_sumout ;
wire \D0|countCrash|Add0~26 ;
wire \D0|countCrash|Add0~5_sumout ;
wire \D0|countCrash|count[9]~1_combout ;
wire \D0|countCrash|Add0~6 ;
wire \D0|countCrash|Add0~1_sumout ;
wire \D0|countCrash|Add0~2 ;
wire \D0|countCrash|Add0~65_sumout ;
wire \D0|countCrash|Add0~66 ;
wire \D0|countCrash|Add0~9_sumout ;
wire \D0|countCrash|Add0~10 ;
wire \D0|countCrash|Add0~21_sumout ;
wire \D0|countCrash|count[14]~DUPLICATE_q ;
wire \D0|countCrash|Add0~22 ;
wire \D0|countCrash|Add0~17_sumout ;
wire \D0|countCrash|Add0~18 ;
wire \D0|countCrash|Add0~13_sumout ;
wire \C0|Equal2~0_combout ;
wire \C0|resetCounterCrashN~0_combout ;
wire \D0|countCrash|count[1]~DUPLICATE_q ;
wire \C0|Equal2~2_combout ;
wire \D0|countCrash|count[9]~0_combout ;
wire \D0|countCrash|Add0~58 ;
wire \D0|countCrash|Add0~53_sumout ;
wire \D0|countCrash|Add0~54 ;
wire \D0|countCrash|Add0~49_sumout ;
wire \D0|countCrash|Add0~50 ;
wire \D0|countCrash|Add0~45_sumout ;
wire \D0|countCrash|count[3]~DUPLICATE_q ;
wire \D0|countCrash|Add0~46 ;
wire \D0|countCrash|Add0~41_sumout ;
wire \D0|countCrash|Add0~42 ;
wire \D0|countCrash|Add0~37_sumout ;
wire \D0|countCrash|count[5]~DUPLICATE_q ;
wire \D0|countCrash|Add0~38 ;
wire \D0|countCrash|Add0~61_sumout ;
wire \D0|countCrash|Add0~62 ;
wire \D0|countCrash|Add0~33_sumout ;
wire \D0|countCrash|Add0~34 ;
wire \D0|countCrash|Add0~29_sumout ;
wire \D0|countCrash|Add0~30 ;
wire \D0|countCrash|Add0~25_sumout ;
wire \C0|Equal2~1_combout ;
wire \C0|Equal2~3_combout ;
wire \D0|countBlack|Add0~1_sumout ;
wire \C0|resetCounterBlackN~0_combout ;
wire \D0|countBlack|Add0~2 ;
wire \D0|countBlack|Add0~65_sumout ;
wire \D0|countBlack|count[16]~1_combout ;
wire \D0|countBlack|Add0~66 ;
wire \D0|countBlack|Add0~61_sumout ;
wire \D0|countBlack|Add0~62 ;
wire \D0|countBlack|Add0~41_sumout ;
wire \D0|countBlack|Add0~42 ;
wire \D0|countBlack|Add0~37_sumout ;
wire \D0|countBlack|count[4]~DUPLICATE_q ;
wire \D0|countBlack|Add0~38 ;
wire \D0|countBlack|Add0~53_sumout ;
wire \D0|countBlack|Add0~54 ;
wire \D0|countBlack|Add0~45_sumout ;
wire \D0|countBlack|count[6]~DUPLICATE_q ;
wire \D0|countBlack|Add0~46 ;
wire \D0|countBlack|Add0~33_sumout ;
wire \D0|countBlack|count[7]~DUPLICATE_q ;
wire \D0|countBlack|Add0~34 ;
wire \D0|countBlack|Add0~25_sumout ;
wire \D0|countBlack|count[8]~DUPLICATE_q ;
wire \D0|countBlack|Add0~26 ;
wire \D0|countBlack|Add0~29_sumout ;
wire \D0|countBlack|Add0~30 ;
wire \D0|countBlack|Add0~57_sumout ;
wire \D0|countBlack|Add0~58 ;
wire \D0|countBlack|Add0~49_sumout ;
wire \C0|Equal3~1_combout ;
wire \D0|countBlack|Add0~50 ;
wire \D0|countBlack|Add0~5_sumout ;
wire \D0|countBlack|count[12]~DUPLICATE_q ;
wire \D0|countBlack|Add0~6 ;
wire \D0|countBlack|Add0~9_sumout ;
wire \D0|countBlack|Add0~10 ;
wire \D0|countBlack|Add0~17_sumout ;
wire \D0|countBlack|Add0~18 ;
wire \D0|countBlack|Add0~21_sumout ;
wire \D0|countBlack|Add0~22 ;
wire \D0|countBlack|Add0~13_sumout ;
wire \D0|countBlack|count[15]~DUPLICATE_q ;
wire \B0|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0_combout ;
wire \C0|Equal3~0_combout ;
wire \D0|countBlack|count[16]~0_combout ;
wire \C0|Equal3~2_combout ;
wire \C0|Mux3~2_combout ;
wire \C0|Mux3~0_combout ;
wire \C0|Mux3~1_combout ;
wire \C0|Mux3~4_combout ;
wire \C0|Mux0~0_combout ;
wire \C0|Mux1~3_combout ;
wire \C0|Mux1~5_combout ;
wire \C0|Mux2~0_combout ;
wire \NS|WideOr6~0_combout ;
wire \NS|WideOr5~0_combout ;
wire \NS|WideOr4~0_combout ;
wire \NS|WideOr3~0_combout ;
wire \NS|WideOr2~0_combout ;
wire \NS|WideOr1~0_combout ;
wire \NS|WideOr0~0_combout ;
wire \CS|WideOr6~0_combout ;
wire \CS|WideOr5~0_combout ;
wire \CS|WideOr4~0_combout ;
wire \CS|WideOr3~0_combout ;
wire \CS|WideOr2~0_combout ;
wire \CS|WideOr1~0_combout ;
wire \CS|WideOr0~0_combout ;
wire \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \Mux2~10_combout ;
wire \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \Mux2~9_combout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \Mux2~11_combout ;
wire \Mux2~12_combout ;
wire \C0|WideOr0~0_combout ;
wire \backgroundColour[0]~1_combout ;
wire \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ;
wire \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \Mux2~1_combout ;
wire \backgroundColour[0]~0_combout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \Cr0|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout ;
wire \B0|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \B0|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \B0|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \Mux2~2_combout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \Mux2~4_combout ;
wire \B0|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \B0|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \B0|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \B0|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \Mux2~3_combout ;
wire \Mux2~5_combout ;
wire \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \Mux2~0_combout ;
wire \Mux2~6_combout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \C0|Equal1~4_combout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \Mux2~7_combout ;
wire \SBH1|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ;
wire \Mux2~8_combout ;
wire \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \Mux2~13_combout ;
wire \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \Mux2~14_combout ;
wire \Mux2~15_combout ;
wire \Mux2~16_combout ;
wire \backgroundColour[0]~reg0_q ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a28 ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \Mux1~7_combout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a28 ;
wire \Mux1~4_combout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \Mux1~2_combout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \Mux1~3_combout ;
wire \Mux1~5_combout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \Mux1~0_combout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a28 ;
wire \Cr0|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \Mux1~1_combout ;
wire \Mux1~6_combout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a28 ;
wire \Mux1~10_combout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \Mux1~8_combout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \Mux1~9_combout ;
wire \Mux1~11_combout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \Mux1~12_combout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \Mux1~13_combout ;
wire \Mux1~14_combout ;
wire \Mux1~15_combout ;
wire \backgroundColour[1]~reg0_q ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \Mux0~9_combout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \Mux0~10_combout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \SBTH1|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \Mux0~8_combout ;
wire \Mux0~11_combout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \Mux0~1_combout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \Cr0|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \Cr0|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \Mux0~0_combout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \Mux0~4_combout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \Mux0~2_combout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \B0|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \Mux0~3_combout ;
wire \Mux0~5_combout ;
wire \Mux0~6_combout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \Mux0~7_combout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \Mux0~13_combout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \SBH1|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \Mux0~12_combout ;
wire \Mux0~14_combout ;
wire \Mux0~15_combout ;
wire \backgroundColour[2]~reg0_q ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \VGA|mypll|altpll_component|auto_generated|fb_clkin ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGtmp ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk ;
wire \Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ;
wire \AUD_DACLRCK~input_o ;
wire \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ;
wire \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ;
wire \Audio|Audio_Controller|done_dac_channel_sync~0_combout ;
wire \Audio|Audio_Controller|done_dac_channel_sync~q ;
wire \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Add1~26_cout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Add1~22_cout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Add1~18_cout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Add1~14_cout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Add1~10_cout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Add1~1_sumout ;
wire \AUD_ADCLRCK~input_o ;
wire \Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q ;
wire \Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~q ;
wire \Audio|Audio_Controller|done_adc_channel_sync~0_combout ;
wire \Audio|Audio_Controller|done_adc_channel_sync~q ;
wire \Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1_combout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|comb~3_combout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1_combout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|comb~1_combout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \Audio|Audio_Controller|always0~0_combout ;
wire \Audio|Audio_Controller|audio_in_available~q ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Add0~26_cout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Add0~22_cout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Add0~18_cout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Add0~14_cout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Add0~10_cout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Add0~6 ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Add0~1_sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Add1~2 ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Add1~5_sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Add0~5_sumout ;
wire \Audio|Audio_Controller|always1~0_combout ;
wire \Audio|Audio_Controller|audio_out_allowed~q ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~0_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ;
wire \SW[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[2]~input_o ;
wire \SW[1]~input_o ;
wire \Audio|Equal1~0_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~7_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~9_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~8_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~10_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~11_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~12_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~13_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~15_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~14_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~17_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~16_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~19_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~18_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \Audio|Add0~25_sumout ;
wire \Audio|Add0~2 ;
wire \Audio|Add0~45_sumout ;
wire \Audio|Add0~46 ;
wire \Audio|Add0~57_sumout ;
wire \Audio|Add0~58 ;
wire \Audio|Add0~37_sumout ;
wire \Audio|Add0~38 ;
wire \Audio|Add0~13_sumout ;
wire \Audio|Add0~14 ;
wire \Audio|Add0~33_sumout ;
wire \Audio|Add0~34 ;
wire \Audio|Add0~53_sumout ;
wire \Audio|Add0~54 ;
wire \Audio|Add0~21_sumout ;
wire \Audio|Equal0~0_combout ;
wire \Audio|Add0~22 ;
wire \Audio|Add0~49_sumout ;
wire \Audio|Add0~50 ;
wire \Audio|Add0~41_sumout ;
wire \Audio|Add0~42 ;
wire \Audio|Add0~65_sumout ;
wire \Audio|Add0~66 ;
wire \Audio|Add0~69_sumout ;
wire \Audio|Add0~70 ;
wire \Audio|Add0~73_sumout ;
wire \Audio|Equal0~4_combout ;
wire \Audio|Equal0~3_combout ;
wire \Audio|Equal0~2_combout ;
wire \Audio|Equal0~5_combout ;
wire \Audio|Add0~26 ;
wire \Audio|Add0~17_sumout ;
wire \Audio|Add0~18 ;
wire \Audio|Add0~9_sumout ;
wire \Audio|Add0~10 ;
wire \Audio|Add0~29_sumout ;
wire \Audio|Add0~30 ;
wire \Audio|Add0~5_sumout ;
wire \Audio|Add0~6 ;
wire \Audio|Add0~61_sumout ;
wire \Audio|Add0~62 ;
wire \Audio|Add0~1_sumout ;
wire \Audio|Equal0~1_combout ;
wire \Audio|snd~0_combout ;
wire \Audio|snd~q ;
wire \Audio|right_channel_audio_out[30]~1_combout ;
wire \Audio|right_channel_audio_out[31]~0_combout ;
wire \~GND~combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \AUD_BCLK~input_o ;
wire \Audio|Audio_Controller|Bit_Clock_Edges|cur_test_clk~q ;
wire \Audio|Audio_Controller|Bit_Clock_Edges|last_test_clk~q ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~3_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~36_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~37_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~1_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~32_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~31_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~30_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~29_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~28_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~27_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~26_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~25_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~24_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~23_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~22_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~21_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~20_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~19_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~18_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~17_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~16_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~15_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~14_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~13_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~12_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~11_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~10_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~9_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~8_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~7_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~6_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~5_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~0_combout ;
wire \Audio|Audio_Controller|Audio_Out_Serializer|serial_audio_out_data~q ;
wire \Audio|avc|u0|FPGA_I2C_SCLK~0_combout ;
wire \Audio|avc|u0|SCLK~1_combout ;
wire \Audio|avc|u0|SCLK~0_combout ;
wire \Audio|avc|u0|SCLK~q ;
wire \Audio|avc|u0|FPGA_I2C_SCLK~1_combout ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \VGA|controller|Add0~37_sumout ;
wire \VGA|controller|Add0~6 ;
wire \VGA|controller|Add0~9_sumout ;
wire \VGA|controller|Add0~10 ;
wire \VGA|controller|Add0~13_sumout ;
wire \VGA|controller|Add0~14 ;
wire \VGA|controller|Add0~17_sumout ;
wire \VGA|controller|Add0~18 ;
wire \VGA|controller|Add0~21_sumout ;
wire \VGA|controller|Add0~22 ;
wire \VGA|controller|Add0~33_sumout ;
wire \VGA|controller|Add0~34 ;
wire \VGA|controller|Add0~29_sumout ;
wire \VGA|controller|xCounter[4]~DUPLICATE_q ;
wire \VGA|controller|Add0~30 ;
wire \VGA|controller|Add0~25_sumout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~38 ;
wire \VGA|controller|Add0~1_sumout ;
wire \VGA|controller|Add0~2 ;
wire \VGA|controller|Add0~5_sumout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~9_sumout ;
wire \VGA|controller|yCounter[6]~DUPLICATE_q ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|always1~3_combout ;
wire \VGA|controller|Add1~10 ;
wire \VGA|controller|Add1~1_sumout ;
wire \VGA|controller|Add1~2 ;
wire \VGA|controller|Add1~37_sumout ;
wire \VGA|controller|Add1~38 ;
wire \VGA|controller|Add1~33_sumout ;
wire \VGA|controller|Add1~34 ;
wire \VGA|controller|Add1~29_sumout ;
wire \VGA|controller|Add1~30 ;
wire \VGA|controller|Add1~21_sumout ;
wire \VGA|controller|Add1~22 ;
wire \VGA|controller|Add1~13_sumout ;
wire \VGA|controller|Add1~14 ;
wire \VGA|controller|Add1~25_sumout ;
wire \VGA|controller|Add1~26 ;
wire \VGA|controller|Add1~17_sumout ;
wire \VGA|controller|Add1~18 ;
wire \VGA|controller|Add1~5_sumout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~feeder_combout ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|xCounter[9]~DUPLICATE_q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~q ;
wire \VGA|controller|yCounter[7]~DUPLICATE_q ;
wire \VGA|controller|yCounter[5]~DUPLICATE_q ;
wire \VGA|controller|yCounter[3]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~18 ;
wire \VGA|controller|controller_translator|Add1~19 ;
wire \VGA|controller|controller_translator|Add1~22 ;
wire \VGA|controller|controller_translator|Add1~23 ;
wire \VGA|controller|controller_translator|Add1~26 ;
wire \VGA|controller|controller_translator|Add1~27 ;
wire \VGA|controller|controller_translator|Add1~30 ;
wire \VGA|controller|controller_translator|Add1~31 ;
wire \VGA|controller|controller_translator|Add1~34 ;
wire \VGA|controller|controller_translator|Add1~35 ;
wire \VGA|controller|controller_translator|Add1~38 ;
wire \VGA|controller|controller_translator|Add1~39 ;
wire \VGA|controller|controller_translator|Add1~42 ;
wire \VGA|controller|controller_translator|Add1~43 ;
wire \VGA|controller|controller_translator|Add1~2 ;
wire \VGA|controller|controller_translator|Add1~3 ;
wire \VGA|controller|controller_translator|Add1~10 ;
wire \VGA|controller|controller_translator|Add1~11 ;
wire \VGA|controller|controller_translator|Add1~14 ;
wire \VGA|controller|controller_translator|Add1~15 ;
wire \VGA|controller|controller_translator|Add1~5_sumout ;
wire \VGA|controller|controller_translator|Add1~9_sumout ;
wire \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ;
wire \D0|xANDyORIG|Add0~25_sumout ;
wire \D0|xANDyORIG|Add0~6 ;
wire \D0|xANDyORIG|Add0~9_sumout ;
wire \D0|xANDyORIG|Add1~13_sumout ;
wire \D0|xANDyORIG|count[3]~1_combout ;
wire \D0|xANDyORIG|Add1~14 ;
wire \D0|xANDyORIG|Add1~17_sumout ;
wire \D0|xANDyORIG|Add1~18 ;
wire \D0|xANDyORIG|Add1~21_sumout ;
wire \D0|xANDyORIG|Add1~22 ;
wire \D0|xANDyORIG|Add1~25_sumout ;
wire \D0|xANDyORIG|Add1~26 ;
wire \D0|xANDyORIG|Add1~29_sumout ;
wire \D0|xANDyORIG|Add1~30 ;
wire \D0|xANDyORIG|Add1~33_sumout ;
wire \D0|xANDyORIG|Add1~34 ;
wire \D0|xANDyORIG|Add1~9_sumout ;
wire \D0|xANDyORIG|count[1]~DUPLICATE_q ;
wire \D0|xANDyORIG|Add1~10 ;
wire \D0|xANDyORIG|Add1~5_sumout ;
wire \D0|xANDyORIG|count[7]~DUPLICATE_q ;
wire \D0|xANDyORIG|Equal1~0_combout ;
wire \D0|xANDyORIG|count[5]~DUPLICATE_q ;
wire \D0|xANDyORIG|Add1~6 ;
wire \D0|xANDyORIG|Add1~1_sumout ;
wire \D0|xANDyORIG|count[0]~DUPLICATE_q ;
wire \D0|xANDyORIG|count[15]~0_combout ;
wire \D0|xANDyORIG|count[15]~3_combout ;
wire \D0|xANDyORIG|Add0~10 ;
wire \D0|xANDyORIG|Add0~1_sumout ;
wire \D0|xANDyORIG|Equal0~0_combout ;
wire \D0|xANDyORIG|Equal0~1_combout ;
wire \D0|xANDyORIG|count[15]~2_combout ;
wire \D0|xANDyORIG|Add0~26 ;
wire \D0|xANDyORIG|Add0~21_sumout ;
wire \D0|xANDyORIG|Add0~22 ;
wire \D0|xANDyORIG|Add0~29_sumout ;
wire \D0|xANDyORIG|Add0~30 ;
wire \D0|xANDyORIG|Add0~17_sumout ;
wire \D0|xANDyORIG|Add0~18 ;
wire \D0|xANDyORIG|Add0~13_sumout ;
wire \D0|xANDyORIG|Add0~14 ;
wire \D0|xANDyORIG|Add0~5_sumout ;
wire \D0|y[5]~feeder_combout ;
wire \D0|xANDyFINAL|Add0~29_sumout ;
wire \D0|xANDyFINAL|Add0~6 ;
wire \D0|xANDyFINAL|Add0~9_sumout ;
wire \D0|xANDyFINAL|Add1~13_sumout ;
wire \D0|xANDyFINAL|count[7]~1_combout ;
wire \D0|xANDyFINAL|Add1~14 ;
wire \D0|xANDyFINAL|Add1~17_sumout ;
wire \D0|xANDyFINAL|Add1~18 ;
wire \D0|xANDyFINAL|Add1~21_sumout ;
wire \D0|xANDyFINAL|Add1~22 ;
wire \D0|xANDyFINAL|Add1~25_sumout ;
wire \D0|xANDyFINAL|Add1~26 ;
wire \D0|xANDyFINAL|Add1~29_sumout ;
wire \D0|xANDyFINAL|Add1~30 ;
wire \D0|xANDyFINAL|Add1~33_sumout ;
wire \D0|xANDyFINAL|Add1~34 ;
wire \D0|xANDyFINAL|Add1~9_sumout ;
wire \D0|xANDyFINAL|Add1~10 ;
wire \D0|xANDyFINAL|Add1~5_sumout ;
wire \D0|xANDyFINAL|Equal1~0_combout ;
wire \D0|xANDyFINAL|Add1~6 ;
wire \D0|xANDyFINAL|Add1~1_sumout ;
wire \D0|xANDyFINAL|count[14]~0_combout ;
wire \D0|xANDyFINAL|count[14]~3_combout ;
wire \D0|xANDyFINAL|Add0~10 ;
wire \D0|xANDyFINAL|Add0~1_sumout ;
wire \D0|xANDyFINAL|count[14]~DUPLICATE_q ;
wire \D0|xANDyFINAL|Equal0~0_combout ;
wire \D0|xANDyFINAL|Equal0~1_combout ;
wire \D0|xANDyFINAL|count[14]~2_combout ;
wire \D0|xANDyFINAL|Add0~30 ;
wire \D0|xANDyFINAL|Add0~25_sumout ;
wire \D0|xANDyFINAL|Add0~26 ;
wire \D0|xANDyFINAL|Add0~21_sumout ;
wire \D0|xANDyFINAL|Add0~22 ;
wire \D0|xANDyFINAL|Add0~17_sumout ;
wire \D0|xANDyFINAL|Add0~18 ;
wire \D0|xANDyFINAL|Add0~13_sumout ;
wire \D0|xANDyFINAL|Add0~14 ;
wire \D0|xANDyFINAL|Add0~5_sumout ;
wire \D0|x[7]~1_combout ;
wire \CS|Decoder0~1_combout ;
wire \D0|x[7]~0_combout ;
wire \D0|y[7]~feeder_combout ;
wire \D0|y[4]~feeder_combout ;
wire \D0|y[6]~feeder_combout ;
wire \D0|y[3]~feeder_combout ;
wire \D0|y[2]~feeder_combout ;
wire \D0|xANDyFINAL|count[11]~DUPLICATE_q ;
wire \D0|y[1]~feeder_combout ;
wire \D0|x[8]~feeder_combout ;
wire \D0|y[0]~feeder_combout ;
wire \D0|x[7]~feeder_combout ;
wire \D0|x[6]~feeder_combout ;
wire \VGA|user_input_translator|Add1~18 ;
wire \VGA|user_input_translator|Add1~19 ;
wire \VGA|user_input_translator|Add1~22 ;
wire \VGA|user_input_translator|Add1~23 ;
wire \VGA|user_input_translator|Add1~26 ;
wire \VGA|user_input_translator|Add1~27 ;
wire \VGA|user_input_translator|Add1~30 ;
wire \VGA|user_input_translator|Add1~31 ;
wire \VGA|user_input_translator|Add1~34 ;
wire \VGA|user_input_translator|Add1~35 ;
wire \VGA|user_input_translator|Add1~38 ;
wire \VGA|user_input_translator|Add1~39 ;
wire \VGA|user_input_translator|Add1~42 ;
wire \VGA|user_input_translator|Add1~43 ;
wire \VGA|user_input_translator|Add1~1_sumout ;
wire \VGA|writeEn~0_combout ;
wire \VGA|writeEn~1_combout ;
wire \VGA|writeEn~2_combout ;
wire \VGA|user_input_translator|Add1~2 ;
wire \VGA|user_input_translator|Add1~3 ;
wire \VGA|user_input_translator|Add1~9_sumout ;
wire \VGA|user_input_translator|Add1~10 ;
wire \VGA|user_input_translator|Add1~11 ;
wire \VGA|user_input_translator|Add1~13_sumout ;
wire \VGA|user_input_translator|Add1~14 ;
wire \VGA|user_input_translator|Add1~15 ;
wire \VGA|user_input_translator|Add1~5_sumout ;
wire \VGA|controller|controller_translator|Add1~1_sumout ;
wire \VGA|controller|controller_translator|Add1~13_sumout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ;
wire \D0|x[0]~feeder_combout ;
wire \D0|x[1]~feeder_combout ;
wire \D0|xANDyFINAL|count[1]~DUPLICATE_q ;
wire \D0|x[2]~feeder_combout ;
wire \D0|x[3]~feeder_combout ;
wire \D0|x[4]~feeder_combout ;
wire \D0|x[5]~feeder_combout ;
wire \VGA|user_input_translator|Add1~17_sumout ;
wire \VGA|user_input_translator|Add1~21_sumout ;
wire \VGA|user_input_translator|Add1~25_sumout ;
wire \VGA|user_input_translator|Add1~29_sumout ;
wire \VGA|user_input_translator|Add1~33_sumout ;
wire \VGA|user_input_translator|Add1~37_sumout ;
wire \VGA|user_input_translator|Add1~41_sumout ;
wire \VGA|controller|xCounter[1]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~17_sumout ;
wire \VGA|controller|controller_translator|Add1~21_sumout ;
wire \VGA|controller|controller_translator|Add1~25_sumout ;
wire \VGA|controller|controller_translator|Add1~29_sumout ;
wire \VGA|controller|controller_translator|Add1~33_sumout ;
wire \VGA|controller|controller_translator|Add1~37_sumout ;
wire \VGA|controller|controller_translator|Add1~41_sumout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ;
wire \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a29 ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ;
wire [16:0] \D0|countOriginal|count ;
wire [3:0] \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode508w ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w ;
wire [3:0] \B0|altsyncram_component|auto_generated|address_reg_a ;
wire [32:0] \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b ;
wire [16:0] \D0|countFinal|count ;
wire [29:0] \Converter|C1|count ;
wire [22:0] \r0|period_cnt ;
wire [16:0] \D0|countBlack|count ;
wire [6:0] \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [15:0] \Audio|avc|mI2C_CLK_DIV ;
wire [16:0] \D0|countCrash|count ;
wire [6:0] \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [33:1] \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg ;
wire [26:0] \r0|echo_length ;
wire [29:0] \Converter|C3|count ;
wire [8:0] \D0|x ;
wire [3:0] \SBH1|altsyncram_component|auto_generated|address_reg_a ;
wire [7:0] \D0|y ;
wire [3:0] \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode595w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode373w ;
wire [9:0] \VGA|controller|xCounter ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode383w ;
wire [9:0] \VGA|controller|yCounter ;
wire [25:0] \r0|CED|count ;
wire [29:0] \Converter|C2|count ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode363w ;
wire [3:0] \SBTH1|altsyncram_component|auto_generated|address_reg_a ;
wire [29:0] \Converter|C4|count ;
wire [16:0] \D0|xANDyORIG|count ;
wire [16:0] \D0|xANDyFINAL|count ;
wire [5:0] \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [6:0] \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [5:0] \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [3:0] \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode595w ;
wire [6:0] \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [3:0] \B0|altsyncram_component|auto_generated|rden_decode|w_anode508w ;
wire [7:0] \Audio|Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space ;
wire [7:0] \Audio|Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space ;
wire [7:0] \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space ;
wire [7:0] \Audio|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space ;
wire [6:0] \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [6:0] \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [18:0] \Audio|delay_cnt ;
wire [32:0] \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b ;
wire [3:0] \r0|distance_temp_mm ;
wire [3:0] \r0|distance_temp_cm ;
wire [3:0] \C0|current_state ;
wire [3:0] \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode595w ;
wire [1:0] \C0|Bselect ;
wire [5:0] \Audio|avc|u0|SD_COUNTER ;
wire [3:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [3:0] \Cr0|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w ;
wire [3:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode326w ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode343w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode353w ;
wire [3:0] \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode508w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode393w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode403w ;
wire [3:0] \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode508w ;
wire [3:0] \B0|altsyncram_component|auto_generated|rden_decode|w_anode595w ;
wire [5:0] \Audio|avc|LUT_INDEX ;
wire [6:0] \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa ;
wire [6:0] \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa ;
wire [23:0] \Audio|avc|u0|SD ;
wire [23:0] \Audio|avc|mI2C_DATA ;
wire [5:0] \VGA|mypll|altpll_component|auto_generated|clk ;

wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \Cr0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \Cr0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \Cr0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \Cr0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \Cr0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \Cr0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \Cr0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \Cr0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \B0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \B0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \B0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \B0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \B0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \B0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \B0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \B0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [1:0] \B0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \B0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \Cr0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \Cr0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \SBH1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \SBH1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [1:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \SBH1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \SBH1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \SBH1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \SBH1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \SBH1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \SBH1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \SBH1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \SBH1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \Cr0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \Cr0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \Cr0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \Cr0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \Cr0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \Cr0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \Cr0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \Cr0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \B0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \B0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \B0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \B0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \B0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \B0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \B0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \B0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \B0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \Cr0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \SBH1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \SBH1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \SBH1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \SBH1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \SBH1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \SBH1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \SBH1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \SBH1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \SBH1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \Cr0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \Cr0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \Cr0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \Cr0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \Cr0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \Cr0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \Cr0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \Cr0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \B0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \B0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \B0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \B0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \B0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \B0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \B0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \B0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [1:0] \B0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \B0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \Cr0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \Cr0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \SBH1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \SBH1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [1:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \SBTH1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \SBH1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \SBH1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \SBH1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \SBH1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \SBH1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \SBH1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \SBH1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \SBH1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [39:0] \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a29  = \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \B0|altsyncram_component|auto_generated|ram_block1a28  = \B0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];

assign \B0|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \Cr0|altsyncram_component|auto_generated|ram_block1a28  = \Cr0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \SBH1|altsyncram_component|auto_generated|ram_block1a28  = \SBH1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \SBTH1|altsyncram_component|auto_generated|ram_block1a28  = \SBTH1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \B0|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \B0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \Cr0|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \Cr0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \SBTH1|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \SBTH1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \SBH1|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \SBH1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [15];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [16];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [17];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [18];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [19];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [20];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [21];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [22];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [23];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [24] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [24];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [25] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [25];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [26] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [26];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [27] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [27];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [28] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [28];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [29] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [29];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [30] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [30];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [31] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [31];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [32] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [32];

assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [15];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [16];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [17];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [18];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [19];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [20];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [21];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [22];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [23];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [24] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [24];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [25] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [25];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [26] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [26];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [27] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [27];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [28] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [28];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [29] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [29];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [30] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [30];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [31] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [31];
assign \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [32] = \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [32];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGtmp  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \GPIO_1[0]~output (
	.i(\r0|trig~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[0]~output .bus_hold = "false";
defparam \GPIO_1[0]~output .open_drain_output = "false";
defparam \GPIO_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \GPIO_1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[1]~output .bus_hold = "false";
defparam \GPIO_1[1]~output .open_drain_output = "false";
defparam \GPIO_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \GPIO_1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[2]~output .bus_hold = "false";
defparam \GPIO_1[2]~output .open_drain_output = "false";
defparam \GPIO_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \GPIO_1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[3]~output .bus_hold = "false";
defparam \GPIO_1[3]~output .open_drain_output = "false";
defparam \GPIO_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \GPIO_1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[4]~output .bus_hold = "false";
defparam \GPIO_1[4]~output .open_drain_output = "false";
defparam \GPIO_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \GPIO_1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[5]~output .bus_hold = "false";
defparam \GPIO_1[5]~output .open_drain_output = "false";
defparam \GPIO_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \GPIO_1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[6]~output .bus_hold = "false";
defparam \GPIO_1[6]~output .open_drain_output = "false";
defparam \GPIO_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \GPIO_1[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[7]~output .bus_hold = "false";
defparam \GPIO_1[7]~output .open_drain_output = "false";
defparam \GPIO_1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \GPIO_1[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[8]~output .bus_hold = "false";
defparam \GPIO_1[8]~output .open_drain_output = "false";
defparam \GPIO_1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \GPIO_1[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[9]~output .bus_hold = "false";
defparam \GPIO_1[9]~output .open_drain_output = "false";
defparam \GPIO_1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \GPIO_1[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[10]~output .bus_hold = "false";
defparam \GPIO_1[10]~output .open_drain_output = "false";
defparam \GPIO_1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \GPIO_1[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[11]~output .bus_hold = "false";
defparam \GPIO_1[11]~output .open_drain_output = "false";
defparam \GPIO_1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \GPIO_1[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[12]~output .bus_hold = "false";
defparam \GPIO_1[12]~output .open_drain_output = "false";
defparam \GPIO_1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \GPIO_1[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[13]~output .bus_hold = "false";
defparam \GPIO_1[13]~output .open_drain_output = "false";
defparam \GPIO_1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \GPIO_1[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[14]~output .bus_hold = "false";
defparam \GPIO_1[14]~output .open_drain_output = "false";
defparam \GPIO_1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \GPIO_1[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[15]~output .bus_hold = "false";
defparam \GPIO_1[15]~output .open_drain_output = "false";
defparam \GPIO_1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \GPIO_1[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[16]~output .bus_hold = "false";
defparam \GPIO_1[16]~output .open_drain_output = "false";
defparam \GPIO_1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \GPIO_1[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[17]~output .bus_hold = "false";
defparam \GPIO_1[17]~output .open_drain_output = "false";
defparam \GPIO_1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \GPIO_1[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[18]~output .bus_hold = "false";
defparam \GPIO_1[18]~output .open_drain_output = "false";
defparam \GPIO_1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \GPIO_1[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[19]~output .bus_hold = "false";
defparam \GPIO_1[19]~output .open_drain_output = "false";
defparam \GPIO_1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \GPIO_1[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[20]~output .bus_hold = "false";
defparam \GPIO_1[20]~output .open_drain_output = "false";
defparam \GPIO_1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \GPIO_1[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[21]~output .bus_hold = "false";
defparam \GPIO_1[21]~output .open_drain_output = "false";
defparam \GPIO_1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \GPIO_1[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[22]~output .bus_hold = "false";
defparam \GPIO_1[22]~output .open_drain_output = "false";
defparam \GPIO_1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \GPIO_1[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[23]~output .bus_hold = "false";
defparam \GPIO_1[23]~output .open_drain_output = "false";
defparam \GPIO_1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \GPIO_1[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[24]~output .bus_hold = "false";
defparam \GPIO_1[24]~output .open_drain_output = "false";
defparam \GPIO_1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \GPIO_1[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[25]~output .bus_hold = "false";
defparam \GPIO_1[25]~output .open_drain_output = "false";
defparam \GPIO_1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \GPIO_1[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[26]~output .bus_hold = "false";
defparam \GPIO_1[26]~output .open_drain_output = "false";
defparam \GPIO_1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \GPIO_1[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[27]~output .bus_hold = "false";
defparam \GPIO_1[27]~output .open_drain_output = "false";
defparam \GPIO_1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \GPIO_1[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[28]~output .bus_hold = "false";
defparam \GPIO_1[28]~output .open_drain_output = "false";
defparam \GPIO_1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \GPIO_1[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[29]~output .bus_hold = "false";
defparam \GPIO_1[29]~output .open_drain_output = "false";
defparam \GPIO_1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \GPIO_1[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[30]~output .bus_hold = "false";
defparam \GPIO_1[30]~output .open_drain_output = "false";
defparam \GPIO_1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \GPIO_1[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[31]~output .bus_hold = "false";
defparam \GPIO_1[31]~output .open_drain_output = "false";
defparam \GPIO_1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \GPIO_1[32]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[32]~output .bus_hold = "false";
defparam \GPIO_1[32]~output .open_drain_output = "false";
defparam \GPIO_1[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \GPIO_1[33]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[33]~output .bus_hold = "false";
defparam \GPIO_1[33]~output .open_drain_output = "false";
defparam \GPIO_1[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \GPIO_1[34]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[34]~output .bus_hold = "false";
defparam \GPIO_1[34]~output .open_drain_output = "false";
defparam \GPIO_1[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \GPIO_1[35]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[35]~output .bus_hold = "false";
defparam \GPIO_1[35]~output .open_drain_output = "false";
defparam \GPIO_1[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\MM|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\MM|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\MM|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\MM|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\MM|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\MM|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\MM|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\CM|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\CM|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\CM|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\CM|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\CM|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\CM|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\CM|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\NS|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(\NS|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\NS|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\NS|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(\NS|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\NS|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\NS|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\CS|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(\CS|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\CS|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(\CS|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(\CS|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(\CS|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(\CS|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \backgroundColour[0]~output (
	.i(\backgroundColour[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(backgroundColour[0]),
	.obar());
// synopsys translate_off
defparam \backgroundColour[0]~output .bus_hold = "false";
defparam \backgroundColour[0]~output .open_drain_output = "false";
defparam \backgroundColour[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \backgroundColour[1]~output (
	.i(\backgroundColour[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(backgroundColour[1]),
	.obar());
// synopsys translate_off
defparam \backgroundColour[1]~output .bus_hold = "false";
defparam \backgroundColour[1]~output .open_drain_output = "false";
defparam \backgroundColour[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \backgroundColour[2]~output (
	.i(\backgroundColour[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(backgroundColour[2]),
	.obar());
// synopsys translate_off
defparam \backgroundColour[2]~output .bus_hold = "false";
defparam \backgroundColour[2]~output .open_drain_output = "false";
defparam \backgroundColour[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N76
cyclonev_io_obuf \AUD_XCK~output (
	.i(\Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
defparam \AUD_XCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N2
cyclonev_io_obuf \AUD_DACDAT~output (
	.i(\Audio|Audio_Controller|Audio_Out_Serializer|serial_audio_out_data~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACDAT),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
defparam \AUD_DACDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N19
cyclonev_io_obuf \FPGA_I2C_SCLK~output (
	.i(\Audio|avc|u0|FPGA_I2C_SCLK~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SCLK~output .bus_hold = "false";
defparam \FPGA_I2C_SCLK~output .open_drain_output = "false";
defparam \FPGA_I2C_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N19
cyclonev_io_obuf \AUD_BCLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_BCLK),
	.obar());
// synopsys translate_off
defparam \AUD_BCLK~output .bus_hold = "false";
defparam \AUD_BCLK~output .open_drain_output = "true";
defparam \AUD_BCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N19
cyclonev_io_obuf \AUD_ADCLRCK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_ADCLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_ADCLRCK~output .bus_hold = "false";
defparam \AUD_ADCLRCK~output .open_drain_output = "true";
defparam \AUD_ADCLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N2
cyclonev_io_obuf \AUD_DACLRCK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_DACLRCK~output .bus_hold = "false";
defparam \AUD_DACLRCK~output .open_drain_output = "true";
defparam \AUD_DACLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N2
cyclonev_io_obuf \FPGA_I2C_SDAT~output (
	.i(!\Audio|avc|u0|SDO~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SDAT~output .bus_hold = "false";
defparam \FPGA_I2C_SDAT~output .open_drain_output = "true";
defparam \FPGA_I2C_SDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G0
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N0
cyclonev_lcell_comb \Audio|avc|Add0~61 (
// Equation(s):
// \Audio|avc|Add0~61_sumout  = SUM(( \Audio|avc|mI2C_CLK_DIV [0] ) + ( VCC ) + ( !VCC ))
// \Audio|avc|Add0~62  = CARRY(( \Audio|avc|mI2C_CLK_DIV [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|avc|mI2C_CLK_DIV [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|avc|Add0~61_sumout ),
	.cout(\Audio|avc|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Add0~61 .extended_lut = "off";
defparam \Audio|avc|Add0~61 .lut_mask = 64'h0000000000000F0F;
defparam \Audio|avc|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N0
cyclonev_lcell_comb \r0|Add2~57 (
// Equation(s):
// \r0|Add2~57_sumout  = SUM(( \r0|echo_length [12] ) + ( VCC ) + ( !VCC ))
// \r0|Add2~58  = CARRY(( \r0|echo_length [12] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|echo_length [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add2~57_sumout ),
	.cout(\r0|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add2~57 .extended_lut = "off";
defparam \r0|Add2~57 .lut_mask = 64'h0000000000000F0F;
defparam \r0|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N57
cyclonev_lcell_comb \r0|Equal2~0 (
// Equation(s):
// \r0|Equal2~0_combout  = ( !\r0|echo_length [17] & ( (!\r0|echo_length [14] & (!\r0|echo_length [16] & !\r0|echo_length [19])) ) )

	.dataa(!\r0|echo_length [14]),
	.datab(!\r0|echo_length [16]),
	.datac(gnd),
	.datad(!\r0|echo_length [19]),
	.datae(gnd),
	.dataf(!\r0|echo_length [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|Equal2~0 .extended_lut = "off";
defparam \r0|Equal2~0 .lut_mask = 64'h8800880000000000;
defparam \r0|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N54
cyclonev_lcell_comb \r0|Equal2~2 (
// Equation(s):
// \r0|Equal2~2_combout  = ( !\r0|echo_length [21] & ( !\r0|echo_length [23] & ( (\r0|echo_length [20] & (!\r0|echo_length [22] & (\r0|echo_length [18] & \r0|echo_length [15]))) ) ) )

	.dataa(!\r0|echo_length [20]),
	.datab(!\r0|echo_length [22]),
	.datac(!\r0|echo_length [18]),
	.datad(!\r0|echo_length [15]),
	.datae(!\r0|echo_length [21]),
	.dataf(!\r0|echo_length [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|Equal2~2 .extended_lut = "off";
defparam \r0|Equal2~2 .lut_mask = 64'h0004000000000000;
defparam \r0|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N33
cyclonev_lcell_comb \r0|Add2~25 (
// Equation(s):
// \r0|Add2~25_sumout  = SUM(( \r0|echo_length [23] ) + ( GND ) + ( \r0|Add2~18  ))
// \r0|Add2~26  = CARRY(( \r0|echo_length [23] ) + ( GND ) + ( \r0|Add2~18  ))

	.dataa(!\r0|echo_length [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add2~25_sumout ),
	.cout(\r0|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add2~25 .extended_lut = "off";
defparam \r0|Add2~25 .lut_mask = 64'h0000FFFF00005555;
defparam \r0|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N36
cyclonev_lcell_comb \r0|Add2~1 (
// Equation(s):
// \r0|Add2~1_sumout  = SUM(( \r0|echo_length [24] ) + ( GND ) + ( \r0|Add2~26  ))
// \r0|Add2~2  = CARRY(( \r0|echo_length [24] ) + ( GND ) + ( \r0|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|echo_length [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add2~1_sumout ),
	.cout(\r0|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add2~1 .extended_lut = "off";
defparam \r0|Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N30
cyclonev_lcell_comb \r0|Add0~69 (
// Equation(s):
// \r0|Add0~69_sumout  = SUM(( \r0|period_cnt [0] ) + ( VCC ) + ( !VCC ))
// \r0|Add0~70  = CARRY(( \r0|period_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\r0|period_cnt [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add0~69_sumout ),
	.cout(\r0|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add0~69 .extended_lut = "off";
defparam \r0|Add0~69 .lut_mask = 64'h0000000000003333;
defparam \r0|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N33
cyclonev_lcell_comb \r0|Add0~73 (
// Equation(s):
// \r0|Add0~73_sumout  = SUM(( \r0|period_cnt [1] ) + ( GND ) + ( \r0|Add0~70  ))
// \r0|Add0~74  = CARRY(( \r0|period_cnt [1] ) + ( GND ) + ( \r0|Add0~70  ))

	.dataa(!\r0|period_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add0~73_sumout ),
	.cout(\r0|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add0~73 .extended_lut = "off";
defparam \r0|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \r0|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N36
cyclonev_lcell_comb \r0|Add0~29 (
// Equation(s):
// \r0|Add0~29_sumout  = SUM(( \r0|period_cnt [2] ) + ( GND ) + ( \r0|Add0~74  ))
// \r0|Add0~30  = CARRY(( \r0|period_cnt [2] ) + ( GND ) + ( \r0|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|period_cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add0~29_sumout ),
	.cout(\r0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add0~29 .extended_lut = "off";
defparam \r0|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N38
dffeas \r0|period_cnt[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|period_cnt[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|period_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|period_cnt[2] .is_wysiwyg = "true";
defparam \r0|period_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N39
cyclonev_lcell_comb \r0|Add0~33 (
// Equation(s):
// \r0|Add0~33_sumout  = SUM(( \r0|period_cnt [3] ) + ( GND ) + ( \r0|Add0~30  ))
// \r0|Add0~34  = CARRY(( \r0|period_cnt [3] ) + ( GND ) + ( \r0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|period_cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add0~33_sumout ),
	.cout(\r0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add0~33 .extended_lut = "off";
defparam \r0|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N41
dffeas \r0|period_cnt[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|period_cnt[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|period_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|period_cnt[3] .is_wysiwyg = "true";
defparam \r0|period_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N42
cyclonev_lcell_comb \r0|Add0~37 (
// Equation(s):
// \r0|Add0~37_sumout  = SUM(( \r0|period_cnt [4] ) + ( GND ) + ( \r0|Add0~34  ))
// \r0|Add0~38  = CARRY(( \r0|period_cnt [4] ) + ( GND ) + ( \r0|Add0~34  ))

	.dataa(gnd),
	.datab(!\r0|period_cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add0~37_sumout ),
	.cout(\r0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add0~37 .extended_lut = "off";
defparam \r0|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \r0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N44
dffeas \r0|period_cnt[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|period_cnt[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|period_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|period_cnt[4] .is_wysiwyg = "true";
defparam \r0|period_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N45
cyclonev_lcell_comb \r0|Add0~25 (
// Equation(s):
// \r0|Add0~25_sumout  = SUM(( \r0|period_cnt [5] ) + ( GND ) + ( \r0|Add0~38  ))
// \r0|Add0~26  = CARRY(( \r0|period_cnt [5] ) + ( GND ) + ( \r0|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|period_cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add0~25_sumout ),
	.cout(\r0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add0~25 .extended_lut = "off";
defparam \r0|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N47
dffeas \r0|period_cnt[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|period_cnt[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|period_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|period_cnt[5] .is_wysiwyg = "true";
defparam \r0|period_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N48
cyclonev_lcell_comb \r0|Add0~21 (
// Equation(s):
// \r0|Add0~21_sumout  = SUM(( \r0|period_cnt [6] ) + ( GND ) + ( \r0|Add0~26  ))
// \r0|Add0~22  = CARRY(( \r0|period_cnt [6] ) + ( GND ) + ( \r0|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|period_cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add0~21_sumout ),
	.cout(\r0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add0~21 .extended_lut = "off";
defparam \r0|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N50
dffeas \r0|period_cnt[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|period_cnt[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|period_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|period_cnt[6] .is_wysiwyg = "true";
defparam \r0|period_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N51
cyclonev_lcell_comb \r0|Add0~41 (
// Equation(s):
// \r0|Add0~41_sumout  = SUM(( \r0|period_cnt [7] ) + ( GND ) + ( \r0|Add0~22  ))
// \r0|Add0~42  = CARRY(( \r0|period_cnt [7] ) + ( GND ) + ( \r0|Add0~22  ))

	.dataa(!\r0|period_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add0~41_sumout ),
	.cout(\r0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add0~41 .extended_lut = "off";
defparam \r0|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \r0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N53
dffeas \r0|period_cnt[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|period_cnt[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|period_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|period_cnt[7] .is_wysiwyg = "true";
defparam \r0|period_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N54
cyclonev_lcell_comb \r0|Add0~17 (
// Equation(s):
// \r0|Add0~17_sumout  = SUM(( \r0|period_cnt [8] ) + ( GND ) + ( \r0|Add0~42  ))
// \r0|Add0~18  = CARRY(( \r0|period_cnt [8] ) + ( GND ) + ( \r0|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|period_cnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add0~17_sumout ),
	.cout(\r0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add0~17 .extended_lut = "off";
defparam \r0|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N56
dffeas \r0|period_cnt[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|period_cnt[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|period_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|period_cnt[8] .is_wysiwyg = "true";
defparam \r0|period_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N57
cyclonev_lcell_comb \r0|Add0~13 (
// Equation(s):
// \r0|Add0~13_sumout  = SUM(( \r0|period_cnt [9] ) + ( GND ) + ( \r0|Add0~18  ))
// \r0|Add0~14  = CARRY(( \r0|period_cnt [9] ) + ( GND ) + ( \r0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|period_cnt [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add0~13_sumout ),
	.cout(\r0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add0~13 .extended_lut = "off";
defparam \r0|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N59
dffeas \r0|period_cnt[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|period_cnt[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|period_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|period_cnt[9] .is_wysiwyg = "true";
defparam \r0|period_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N0
cyclonev_lcell_comb \r0|Add0~9 (
// Equation(s):
// \r0|Add0~9_sumout  = SUM(( \r0|period_cnt [10] ) + ( GND ) + ( \r0|Add0~14  ))
// \r0|Add0~10  = CARRY(( \r0|period_cnt [10] ) + ( GND ) + ( \r0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|period_cnt [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add0~9_sumout ),
	.cout(\r0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add0~9 .extended_lut = "off";
defparam \r0|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N2
dffeas \r0|period_cnt[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|period_cnt[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|period_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|period_cnt[10] .is_wysiwyg = "true";
defparam \r0|period_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N3
cyclonev_lcell_comb \r0|Add0~5 (
// Equation(s):
// \r0|Add0~5_sumout  = SUM(( \r0|period_cnt [11] ) + ( GND ) + ( \r0|Add0~10  ))
// \r0|Add0~6  = CARRY(( \r0|period_cnt [11] ) + ( GND ) + ( \r0|Add0~10  ))

	.dataa(!\r0|period_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add0~5_sumout ),
	.cout(\r0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add0~5 .extended_lut = "off";
defparam \r0|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \r0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N5
dffeas \r0|period_cnt[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|period_cnt[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|period_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|period_cnt[11] .is_wysiwyg = "true";
defparam \r0|period_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N6
cyclonev_lcell_comb \r0|Add0~1 (
// Equation(s):
// \r0|Add0~1_sumout  = SUM(( \r0|period_cnt [12] ) + ( GND ) + ( \r0|Add0~6  ))
// \r0|Add0~2  = CARRY(( \r0|period_cnt [12] ) + ( GND ) + ( \r0|Add0~6  ))

	.dataa(gnd),
	.datab(!\r0|period_cnt [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add0~1_sumout ),
	.cout(\r0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add0~1 .extended_lut = "off";
defparam \r0|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \r0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N8
dffeas \r0|period_cnt[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|period_cnt[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|period_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|period_cnt[12] .is_wysiwyg = "true";
defparam \r0|period_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N9
cyclonev_lcell_comb \r0|Add0~53 (
// Equation(s):
// \r0|Add0~53_sumout  = SUM(( \r0|period_cnt [13] ) + ( GND ) + ( \r0|Add0~2  ))
// \r0|Add0~54  = CARRY(( \r0|period_cnt [13] ) + ( GND ) + ( \r0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|period_cnt [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add0~53_sumout ),
	.cout(\r0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add0~53 .extended_lut = "off";
defparam \r0|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N11
dffeas \r0|period_cnt[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|period_cnt[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|period_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|period_cnt[13] .is_wysiwyg = "true";
defparam \r0|period_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N12
cyclonev_lcell_comb \r0|Add0~85 (
// Equation(s):
// \r0|Add0~85_sumout  = SUM(( \r0|period_cnt [14] ) + ( GND ) + ( \r0|Add0~54  ))
// \r0|Add0~86  = CARRY(( \r0|period_cnt [14] ) + ( GND ) + ( \r0|Add0~54  ))

	.dataa(gnd),
	.datab(!\r0|period_cnt [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add0~85_sumout ),
	.cout(\r0|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add0~85 .extended_lut = "off";
defparam \r0|Add0~85 .lut_mask = 64'h0000FFFF00003333;
defparam \r0|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N14
dffeas \r0|period_cnt[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|period_cnt[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|period_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|period_cnt[14] .is_wysiwyg = "true";
defparam \r0|period_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N15
cyclonev_lcell_comb \r0|Add0~57 (
// Equation(s):
// \r0|Add0~57_sumout  = SUM(( \r0|period_cnt [15] ) + ( GND ) + ( \r0|Add0~86  ))
// \r0|Add0~58  = CARRY(( \r0|period_cnt [15] ) + ( GND ) + ( \r0|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|period_cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add0~57_sumout ),
	.cout(\r0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add0~57 .extended_lut = "off";
defparam \r0|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N17
dffeas \r0|period_cnt[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|period_cnt[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|period_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|period_cnt[15] .is_wysiwyg = "true";
defparam \r0|period_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N18
cyclonev_lcell_comb \r0|Add0~61 (
// Equation(s):
// \r0|Add0~61_sumout  = SUM(( \r0|period_cnt [16] ) + ( GND ) + ( \r0|Add0~58  ))
// \r0|Add0~62  = CARRY(( \r0|period_cnt [16] ) + ( GND ) + ( \r0|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|period_cnt [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add0~61_sumout ),
	.cout(\r0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add0~61 .extended_lut = "off";
defparam \r0|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N20
dffeas \r0|period_cnt[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|period_cnt[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|period_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|period_cnt[16] .is_wysiwyg = "true";
defparam \r0|period_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N21
cyclonev_lcell_comb \r0|Add0~65 (
// Equation(s):
// \r0|Add0~65_sumout  = SUM(( \r0|period_cnt [17] ) + ( GND ) + ( \r0|Add0~62  ))
// \r0|Add0~66  = CARRY(( \r0|period_cnt [17] ) + ( GND ) + ( \r0|Add0~62  ))

	.dataa(!\r0|period_cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add0~65_sumout ),
	.cout(\r0|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add0~65 .extended_lut = "off";
defparam \r0|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \r0|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N23
dffeas \r0|period_cnt[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|period_cnt[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|period_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|period_cnt[17] .is_wysiwyg = "true";
defparam \r0|period_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N24
cyclonev_lcell_comb \r0|Add0~89 (
// Equation(s):
// \r0|Add0~89_sumout  = SUM(( \r0|period_cnt [18] ) + ( GND ) + ( \r0|Add0~66  ))
// \r0|Add0~90  = CARRY(( \r0|period_cnt [18] ) + ( GND ) + ( \r0|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|period_cnt [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add0~89_sumout ),
	.cout(\r0|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add0~89 .extended_lut = "off";
defparam \r0|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N26
dffeas \r0|period_cnt[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|period_cnt[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|period_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|period_cnt[18] .is_wysiwyg = "true";
defparam \r0|period_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N27
cyclonev_lcell_comb \r0|Equal0~3 (
// Equation(s):
// \r0|Equal0~3_combout  = ( !\r0|period_cnt [0] & ( (!\r0|period_cnt [1] & (!\r0|period_cnt [3] & (\r0|period_cnt [18] & !\r0|period_cnt [4]))) ) )

	.dataa(!\r0|period_cnt [1]),
	.datab(!\r0|period_cnt [3]),
	.datac(!\r0|period_cnt [18]),
	.datad(!\r0|period_cnt [4]),
	.datae(gnd),
	.dataf(!\r0|period_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|Equal0~3 .extended_lut = "off";
defparam \r0|Equal0~3 .lut_mask = 64'h0800080000000000;
defparam \r0|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N6
cyclonev_lcell_comb \r0|Equal0~2 (
// Equation(s):
// \r0|Equal0~2_combout  = ( !\r0|period_cnt [7] & ( (!\r0|period_cnt [10] & !\r0|period_cnt [12]) ) )

	.dataa(gnd),
	.datab(!\r0|period_cnt [10]),
	.datac(!\r0|period_cnt [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r0|period_cnt [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|Equal0~2 .extended_lut = "off";
defparam \r0|Equal0~2 .lut_mask = 64'hC0C0C0C000000000;
defparam \r0|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N27
cyclonev_lcell_comb \r0|Add0~77 (
// Equation(s):
// \r0|Add0~77_sumout  = SUM(( \r0|period_cnt [19] ) + ( GND ) + ( \r0|Add0~90  ))
// \r0|Add0~78  = CARRY(( \r0|period_cnt [19] ) + ( GND ) + ( \r0|Add0~90  ))

	.dataa(!\r0|period_cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add0~77_sumout ),
	.cout(\r0|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add0~77 .extended_lut = "off";
defparam \r0|Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \r0|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N29
dffeas \r0|period_cnt[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|period_cnt[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|period_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|period_cnt[19] .is_wysiwyg = "true";
defparam \r0|period_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N30
cyclonev_lcell_comb \r0|Add0~45 (
// Equation(s):
// \r0|Add0~45_sumout  = SUM(( \r0|period_cnt [20] ) + ( GND ) + ( \r0|Add0~78  ))
// \r0|Add0~46  = CARRY(( \r0|period_cnt [20] ) + ( GND ) + ( \r0|Add0~78  ))

	.dataa(gnd),
	.datab(!\r0|period_cnt [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add0~45_sumout ),
	.cout(\r0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add0~45 .extended_lut = "off";
defparam \r0|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \r0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N32
dffeas \r0|period_cnt[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|period_cnt[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|period_cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|period_cnt[20] .is_wysiwyg = "true";
defparam \r0|period_cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N33
cyclonev_lcell_comb \r0|Add0~49 (
// Equation(s):
// \r0|Add0~49_sumout  = SUM(( \r0|period_cnt [21] ) + ( GND ) + ( \r0|Add0~46  ))
// \r0|Add0~50  = CARRY(( \r0|period_cnt [21] ) + ( GND ) + ( \r0|Add0~46  ))

	.dataa(!\r0|period_cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add0~49_sumout ),
	.cout(\r0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add0~49 .extended_lut = "off";
defparam \r0|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \r0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N35
dffeas \r0|period_cnt[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|period_cnt[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|period_cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|period_cnt[21] .is_wysiwyg = "true";
defparam \r0|period_cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N36
cyclonev_lcell_comb \r0|Add0~81 (
// Equation(s):
// \r0|Add0~81_sumout  = SUM(( \r0|period_cnt [22] ) + ( GND ) + ( \r0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|period_cnt [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add0~81_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|Add0~81 .extended_lut = "off";
defparam \r0|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N38
dffeas \r0|period_cnt[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|period_cnt[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|period_cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|period_cnt[22] .is_wysiwyg = "true";
defparam \r0|period_cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N54
cyclonev_lcell_comb \r0|Equal0~4 (
// Equation(s):
// \r0|Equal0~4_combout  = ( \r0|period_cnt [22] & ( !\r0|period_cnt [5] & ( (\r0|period_cnt [19] & (\r0|period_cnt [14] & (\r0|period_cnt [11] & !\r0|period_cnt [2]))) ) ) )

	.dataa(!\r0|period_cnt [19]),
	.datab(!\r0|period_cnt [14]),
	.datac(!\r0|period_cnt [11]),
	.datad(!\r0|period_cnt [2]),
	.datae(!\r0|period_cnt [22]),
	.dataf(!\r0|period_cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|Equal0~4 .extended_lut = "off";
defparam \r0|Equal0~4 .lut_mask = 64'h0000010000000000;
defparam \r0|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N3
cyclonev_lcell_comb \r0|Equal0~0 (
// Equation(s):
// \r0|Equal0~0_combout  = ( \r0|period_cnt [6] & ( (\r0|period_cnt [9] & \r0|period_cnt [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|period_cnt [9]),
	.datad(!\r0|period_cnt [8]),
	.datae(gnd),
	.dataf(!\r0|period_cnt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|Equal0~0 .extended_lut = "off";
defparam \r0|Equal0~0 .lut_mask = 64'h00000000000F000F;
defparam \r0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N42
cyclonev_lcell_comb \r0|Equal0~1 (
// Equation(s):
// \r0|Equal0~1_combout  = ( !\r0|period_cnt [17] & ( !\r0|period_cnt [20] & ( (!\r0|period_cnt [21] & (!\r0|period_cnt [13] & (!\r0|period_cnt [16] & !\r0|period_cnt [15]))) ) ) )

	.dataa(!\r0|period_cnt [21]),
	.datab(!\r0|period_cnt [13]),
	.datac(!\r0|period_cnt [16]),
	.datad(!\r0|period_cnt [15]),
	.datae(!\r0|period_cnt [17]),
	.dataf(!\r0|period_cnt [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|Equal0~1 .extended_lut = "off";
defparam \r0|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \r0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N12
cyclonev_lcell_comb \r0|period_cnt[19]~0 (
// Equation(s):
// \r0|period_cnt[19]~0_combout  = ( \r0|Equal0~0_combout  & ( \r0|Equal0~1_combout  & ( (!\SW[8]~input_o ) # ((\r0|Equal0~3_combout  & (\r0|Equal0~2_combout  & \r0|Equal0~4_combout ))) ) ) ) # ( !\r0|Equal0~0_combout  & ( \r0|Equal0~1_combout  & ( 
// !\SW[8]~input_o  ) ) ) # ( \r0|Equal0~0_combout  & ( !\r0|Equal0~1_combout  & ( !\SW[8]~input_o  ) ) ) # ( !\r0|Equal0~0_combout  & ( !\r0|Equal0~1_combout  & ( !\SW[8]~input_o  ) ) )

	.dataa(!\r0|Equal0~3_combout ),
	.datab(!\r0|Equal0~2_combout ),
	.datac(!\r0|Equal0~4_combout ),
	.datad(!\SW[8]~input_o ),
	.datae(!\r0|Equal0~0_combout ),
	.dataf(!\r0|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|period_cnt[19]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|period_cnt[19]~0 .extended_lut = "off";
defparam \r0|period_cnt[19]~0 .lut_mask = 64'hFF00FF00FF00FF01;
defparam \r0|period_cnt[19]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N32
dffeas \r0|period_cnt[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|period_cnt[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|period_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|period_cnt[0] .is_wysiwyg = "true";
defparam \r0|period_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N35
dffeas \r0|period_cnt[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|period_cnt[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|period_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|period_cnt[1] .is_wysiwyg = "true";
defparam \r0|period_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N24
cyclonev_lcell_comb \r0|LessThan0~0 (
// Equation(s):
// \r0|LessThan0~0_combout  = ( \r0|period_cnt [0] & ( (!\r0|period_cnt [3] & (!\r0|period_cnt [2] & !\r0|period_cnt [4])) ) ) # ( !\r0|period_cnt [0] & ( (!\r0|period_cnt [3] & (!\r0|period_cnt [4] & ((!\r0|period_cnt [1]) # (!\r0|period_cnt [2])))) ) )

	.dataa(!\r0|period_cnt [1]),
	.datab(!\r0|period_cnt [3]),
	.datac(!\r0|period_cnt [2]),
	.datad(!\r0|period_cnt [4]),
	.datae(gnd),
	.dataf(!\r0|period_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan0~0 .extended_lut = "off";
defparam \r0|LessThan0~0 .lut_mask = 64'hC800C800C000C000;
defparam \r0|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N18
cyclonev_lcell_comb \r0|LessThan0~1 (
// Equation(s):
// \r0|LessThan0~1_combout  = ( !\r0|period_cnt [11] & ( (\r0|Equal0~2_combout  & (!\r0|period_cnt [8] & !\r0|period_cnt [9])) ) )

	.dataa(gnd),
	.datab(!\r0|Equal0~2_combout ),
	.datac(!\r0|period_cnt [8]),
	.datad(!\r0|period_cnt [9]),
	.datae(gnd),
	.dataf(!\r0|period_cnt [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan0~1 .extended_lut = "off";
defparam \r0|LessThan0~1 .lut_mask = 64'h3000300000000000;
defparam \r0|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N21
cyclonev_lcell_comb \r0|LessThan0~2 (
// Equation(s):
// \r0|LessThan0~2_combout  = ( \r0|period_cnt [6] & ( (\r0|LessThan0~1_combout  & ((!\r0|period_cnt [5]) # (\r0|LessThan0~0_combout ))) ) ) # ( !\r0|period_cnt [6] & ( \r0|LessThan0~1_combout  ) )

	.dataa(!\r0|LessThan0~0_combout ),
	.datab(gnd),
	.datac(!\r0|LessThan0~1_combout ),
	.datad(!\r0|period_cnt [5]),
	.datae(gnd),
	.dataf(!\r0|period_cnt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan0~2 .extended_lut = "off";
defparam \r0|LessThan0~2 .lut_mask = 64'h0F0F0F0F0F050F05;
defparam \r0|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N48
cyclonev_lcell_comb \r0|trig~2 (
// Equation(s):
// \r0|trig~2_combout  = ( !\r0|period_cnt [14] & ( (!\r0|period_cnt [18] & (!\r0|period_cnt [22] & !\r0|period_cnt [19])) ) )

	.dataa(!\r0|period_cnt [18]),
	.datab(gnd),
	.datac(!\r0|period_cnt [22]),
	.datad(!\r0|period_cnt [19]),
	.datae(gnd),
	.dataf(!\r0|period_cnt [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|trig~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|trig~2 .extended_lut = "off";
defparam \r0|trig~2 .lut_mask = 64'hA000A00000000000;
defparam \r0|trig~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N0
cyclonev_lcell_comb \r0|trig~0 (
// Equation(s):
// \r0|trig~0_combout  = ( \r0|period_cnt [3] & ( (\r0|period_cnt [7] & (\r0|period_cnt [5] & ((\r0|period_cnt [4]) # (\r0|period_cnt [2])))) ) ) # ( !\r0|period_cnt [3] & ( (\r0|period_cnt [4] & (\r0|period_cnt [7] & \r0|period_cnt [5])) ) )

	.dataa(!\r0|period_cnt [2]),
	.datab(!\r0|period_cnt [4]),
	.datac(!\r0|period_cnt [7]),
	.datad(!\r0|period_cnt [5]),
	.datae(gnd),
	.dataf(!\r0|period_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|trig~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|trig~0 .extended_lut = "off";
defparam \r0|trig~0 .lut_mask = 64'h0003000300070007;
defparam \r0|trig~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N9
cyclonev_lcell_comb \r0|trig~1 (
// Equation(s):
// \r0|trig~1_combout  = ( !\r0|period_cnt [11] & ( (!\r0|period_cnt [10] & ((!\r0|Equal0~0_combout ) # (!\r0|trig~0_combout ))) ) )

	.dataa(!\r0|Equal0~0_combout ),
	.datab(!\r0|period_cnt [10]),
	.datac(gnd),
	.datad(!\r0|trig~0_combout ),
	.datae(gnd),
	.dataf(!\r0|period_cnt [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|trig~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|trig~1 .extended_lut = "off";
defparam \r0|trig~1 .lut_mask = 64'hCC88CC8800000000;
defparam \r0|trig~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N24
cyclonev_lcell_comb \r0|trig~3 (
// Equation(s):
// \r0|trig~3_combout  = ( \r0|trig~1_combout  & ( \r0|Equal0~1_combout  & ( (!\r0|LessThan0~2_combout  & \r0|trig~2_combout ) ) ) ) # ( !\r0|trig~1_combout  & ( \r0|Equal0~1_combout  & ( (!\r0|LessThan0~2_combout  & (!\r0|period_cnt [12] & 
// \r0|trig~2_combout )) ) ) )

	.dataa(!\r0|LessThan0~2_combout ),
	.datab(!\r0|period_cnt [12]),
	.datac(gnd),
	.datad(!\r0|trig~2_combout ),
	.datae(!\r0|trig~1_combout ),
	.dataf(!\r0|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|trig~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|trig~3 .extended_lut = "off";
defparam \r0|trig~3 .lut_mask = 64'h00000000008800AA;
defparam \r0|trig~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N26
dffeas \r0|trig (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|trig~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[8]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|trig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r0|trig .is_wysiwyg = "true";
defparam \r0|trig .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N48
cyclonev_lcell_comb \r0|distance_temp_cm~17 (
// Equation(s):
// \r0|distance_temp_cm~17_combout  = (!\SW[8]~input_o ) # (\r0|trig~q )

	.dataa(gnd),
	.datab(!\SW[8]~input_o ),
	.datac(gnd),
	.datad(!\r0|trig~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_cm~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_cm~17 .extended_lut = "off";
defparam \r0|distance_temp_cm~17 .lut_mask = 64'hCCFFCCFFCCFFCCFF;
defparam \r0|distance_temp_cm~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N51
cyclonev_lcell_comb \r0|echo_length[4]~1 (
// Equation(s):
// \r0|echo_length[4]~1_combout  = ( \GPIO_0[0]~input_o  ) # ( !\GPIO_0[0]~input_o  & ( (!\SW[8]~input_o ) # (\r0|trig~q ) ) )

	.dataa(!\r0|trig~q ),
	.datab(gnd),
	.datac(!\SW[8]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\GPIO_0[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|echo_length[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|echo_length[4]~1 .extended_lut = "off";
defparam \r0|echo_length[4]~1 .lut_mask = 64'hF5F5F5F5FFFFFFFF;
defparam \r0|echo_length[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N38
dffeas \r0|echo_length[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|distance_temp_cm~17_combout ),
	.sload(gnd),
	.ena(\r0|echo_length[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|echo_length [24]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|echo_length[24] .is_wysiwyg = "true";
defparam \r0|echo_length[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N39
cyclonev_lcell_comb \r0|Add2~49 (
// Equation(s):
// \r0|Add2~49_sumout  = SUM(( \r0|echo_length [25] ) + ( GND ) + ( \r0|Add2~2  ))
// \r0|Add2~50  = CARRY(( \r0|echo_length [25] ) + ( GND ) + ( \r0|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|echo_length [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add2~49_sumout ),
	.cout(\r0|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add2~49 .extended_lut = "off";
defparam \r0|Add2~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N41
dffeas \r0|echo_length[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|distance_temp_cm~17_combout ),
	.sload(gnd),
	.ena(\r0|echo_length[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|echo_length [25]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|echo_length[25] .is_wysiwyg = "true";
defparam \r0|echo_length[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N42
cyclonev_lcell_comb \r0|Add2~45 (
// Equation(s):
// \r0|Add2~45_sumout  = SUM(( \r0|echo_length [26] ) + ( GND ) + ( \r0|Add2~50  ))

	.dataa(gnd),
	.datab(!\r0|echo_length [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add2~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|Add2~45 .extended_lut = "off";
defparam \r0|Add2~45 .lut_mask = 64'h0000FFFF00003333;
defparam \r0|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N44
dffeas \r0|echo_length[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|distance_temp_cm~17_combout ),
	.sload(gnd),
	.ena(\r0|echo_length[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|echo_length [26]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|echo_length[26] .is_wysiwyg = "true";
defparam \r0|echo_length[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N54
cyclonev_lcell_comb \r0|Equal2~1 (
// Equation(s):
// \r0|Equal2~1_combout  = ( !\r0|echo_length [12] & ( (\r0|echo_length [25] & (\r0|echo_length [24] & (!\r0|echo_length [13] & \r0|echo_length [26]))) ) )

	.dataa(!\r0|echo_length [25]),
	.datab(!\r0|echo_length [24]),
	.datac(!\r0|echo_length [13]),
	.datad(!\r0|echo_length [26]),
	.datae(gnd),
	.dataf(!\r0|echo_length [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|Equal2~1 .extended_lut = "off";
defparam \r0|Equal2~1 .lut_mask = 64'h0010001000000000;
defparam \r0|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N51
cyclonev_lcell_comb \r0|echo_length~2 (
// Equation(s):
// \r0|echo_length~2_combout  = ( \r0|Equal2~1_combout  & ( (\r0|Add2~57_sumout  & ((!\r0|Equal2~0_combout ) # (!\r0|Equal2~2_combout ))) ) ) # ( !\r0|Equal2~1_combout  & ( \r0|Add2~57_sumout  ) )

	.dataa(!\r0|Add2~57_sumout ),
	.datab(gnd),
	.datac(!\r0|Equal2~0_combout ),
	.datad(!\r0|Equal2~2_combout ),
	.datae(gnd),
	.dataf(!\r0|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|echo_length~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|echo_length~2 .extended_lut = "off";
defparam \r0|echo_length~2 .lut_mask = 64'h5555555555505550;
defparam \r0|echo_length~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N53
dffeas \r0|echo_length[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|echo_length~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|distance_temp_cm~17_combout ),
	.sload(gnd),
	.ena(\r0|echo_length[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|echo_length [12]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|echo_length[12] .is_wysiwyg = "true";
defparam \r0|echo_length[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N3
cyclonev_lcell_comb \r0|Add2~53 (
// Equation(s):
// \r0|Add2~53_sumout  = SUM(( \r0|echo_length [13] ) + ( GND ) + ( \r0|Add2~58  ))
// \r0|Add2~54  = CARRY(( \r0|echo_length [13] ) + ( GND ) + ( \r0|Add2~58  ))

	.dataa(!\r0|echo_length [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add2~53_sumout ),
	.cout(\r0|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add2~53 .extended_lut = "off";
defparam \r0|Add2~53 .lut_mask = 64'h0000FFFF00005555;
defparam \r0|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N5
dffeas \r0|echo_length[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|distance_temp_cm~17_combout ),
	.sload(gnd),
	.ena(\r0|echo_length[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|echo_length [13]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|echo_length[13] .is_wysiwyg = "true";
defparam \r0|echo_length[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N6
cyclonev_lcell_comb \r0|Add2~13 (
// Equation(s):
// \r0|Add2~13_sumout  = SUM(( \r0|echo_length [14] ) + ( GND ) + ( \r0|Add2~54  ))
// \r0|Add2~14  = CARRY(( \r0|echo_length [14] ) + ( GND ) + ( \r0|Add2~54  ))

	.dataa(gnd),
	.datab(!\r0|echo_length [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add2~13_sumout ),
	.cout(\r0|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add2~13 .extended_lut = "off";
defparam \r0|Add2~13 .lut_mask = 64'h0000FFFF00003333;
defparam \r0|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N8
dffeas \r0|echo_length[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|distance_temp_cm~17_combout ),
	.sload(gnd),
	.ena(\r0|echo_length[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|echo_length [14]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|echo_length[14] .is_wysiwyg = "true";
defparam \r0|echo_length[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N9
cyclonev_lcell_comb \r0|Add2~9 (
// Equation(s):
// \r0|Add2~9_sumout  = SUM(( \r0|echo_length [15] ) + ( GND ) + ( \r0|Add2~14  ))
// \r0|Add2~10  = CARRY(( \r0|echo_length [15] ) + ( GND ) + ( \r0|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|echo_length [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add2~9_sumout ),
	.cout(\r0|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add2~9 .extended_lut = "off";
defparam \r0|Add2~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N11
dffeas \r0|echo_length[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|distance_temp_cm~17_combout ),
	.sload(gnd),
	.ena(\r0|echo_length[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|echo_length [15]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|echo_length[15] .is_wysiwyg = "true";
defparam \r0|echo_length[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N12
cyclonev_lcell_comb \r0|Add2~33 (
// Equation(s):
// \r0|Add2~33_sumout  = SUM(( \r0|echo_length [16] ) + ( GND ) + ( \r0|Add2~10  ))
// \r0|Add2~34  = CARRY(( \r0|echo_length [16] ) + ( GND ) + ( \r0|Add2~10  ))

	.dataa(gnd),
	.datab(!\r0|echo_length [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add2~33_sumout ),
	.cout(\r0|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add2~33 .extended_lut = "off";
defparam \r0|Add2~33 .lut_mask = 64'h0000FFFF00003333;
defparam \r0|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N14
dffeas \r0|echo_length[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|distance_temp_cm~17_combout ),
	.sload(gnd),
	.ena(\r0|echo_length[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|echo_length [16]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|echo_length[16] .is_wysiwyg = "true";
defparam \r0|echo_length[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N15
cyclonev_lcell_comb \r0|Add2~29 (
// Equation(s):
// \r0|Add2~29_sumout  = SUM(( \r0|echo_length [17] ) + ( GND ) + ( \r0|Add2~34  ))
// \r0|Add2~30  = CARRY(( \r0|echo_length [17] ) + ( GND ) + ( \r0|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|echo_length [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add2~29_sumout ),
	.cout(\r0|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add2~29 .extended_lut = "off";
defparam \r0|Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N17
dffeas \r0|echo_length[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|distance_temp_cm~17_combout ),
	.sload(gnd),
	.ena(\r0|echo_length[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|echo_length [17]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|echo_length[17] .is_wysiwyg = "true";
defparam \r0|echo_length[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N18
cyclonev_lcell_comb \r0|Add2~37 (
// Equation(s):
// \r0|Add2~37_sumout  = SUM(( \r0|echo_length [18] ) + ( GND ) + ( \r0|Add2~30  ))
// \r0|Add2~38  = CARRY(( \r0|echo_length [18] ) + ( GND ) + ( \r0|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|echo_length [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add2~37_sumout ),
	.cout(\r0|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add2~37 .extended_lut = "off";
defparam \r0|Add2~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N20
dffeas \r0|echo_length[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|distance_temp_cm~17_combout ),
	.sload(gnd),
	.ena(\r0|echo_length[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|echo_length [18]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|echo_length[18] .is_wysiwyg = "true";
defparam \r0|echo_length[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N21
cyclonev_lcell_comb \r0|Add2~41 (
// Equation(s):
// \r0|Add2~41_sumout  = SUM(( \r0|echo_length [19] ) + ( GND ) + ( \r0|Add2~38  ))
// \r0|Add2~42  = CARRY(( \r0|echo_length [19] ) + ( GND ) + ( \r0|Add2~38  ))

	.dataa(!\r0|echo_length [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add2~41_sumout ),
	.cout(\r0|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add2~41 .extended_lut = "off";
defparam \r0|Add2~41 .lut_mask = 64'h0000FFFF00005555;
defparam \r0|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N23
dffeas \r0|echo_length[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|distance_temp_cm~17_combout ),
	.sload(gnd),
	.ena(\r0|echo_length[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|echo_length [19]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|echo_length[19] .is_wysiwyg = "true";
defparam \r0|echo_length[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N24
cyclonev_lcell_comb \r0|Add2~21 (
// Equation(s):
// \r0|Add2~21_sumout  = SUM(( \r0|echo_length [20] ) + ( GND ) + ( \r0|Add2~42  ))
// \r0|Add2~22  = CARRY(( \r0|echo_length [20] ) + ( GND ) + ( \r0|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|echo_length [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add2~21_sumout ),
	.cout(\r0|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add2~21 .extended_lut = "off";
defparam \r0|Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N26
dffeas \r0|echo_length[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|distance_temp_cm~17_combout ),
	.sload(gnd),
	.ena(\r0|echo_length[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|echo_length [20]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|echo_length[20] .is_wysiwyg = "true";
defparam \r0|echo_length[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N27
cyclonev_lcell_comb \r0|Add2~5 (
// Equation(s):
// \r0|Add2~5_sumout  = SUM(( \r0|echo_length [21] ) + ( GND ) + ( \r0|Add2~22  ))
// \r0|Add2~6  = CARRY(( \r0|echo_length [21] ) + ( GND ) + ( \r0|Add2~22  ))

	.dataa(!\r0|echo_length [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add2~5_sumout ),
	.cout(\r0|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add2~5 .extended_lut = "off";
defparam \r0|Add2~5 .lut_mask = 64'h0000FFFF00005555;
defparam \r0|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N29
dffeas \r0|echo_length[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|distance_temp_cm~17_combout ),
	.sload(gnd),
	.ena(\r0|echo_length[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|echo_length [21]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|echo_length[21] .is_wysiwyg = "true";
defparam \r0|echo_length[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N30
cyclonev_lcell_comb \r0|Add2~17 (
// Equation(s):
// \r0|Add2~17_sumout  = SUM(( \r0|echo_length [22] ) + ( GND ) + ( \r0|Add2~6  ))
// \r0|Add2~18  = CARRY(( \r0|echo_length [22] ) + ( GND ) + ( \r0|Add2~6  ))

	.dataa(gnd),
	.datab(!\r0|echo_length [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add2~17_sumout ),
	.cout(\r0|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add2~17 .extended_lut = "off";
defparam \r0|Add2~17 .lut_mask = 64'h0000FFFF00003333;
defparam \r0|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N32
dffeas \r0|echo_length[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|distance_temp_cm~17_combout ),
	.sload(gnd),
	.ena(\r0|echo_length[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|echo_length [22]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|echo_length[22] .is_wysiwyg = "true";
defparam \r0|echo_length[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N35
dffeas \r0|echo_length[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|distance_temp_cm~17_combout ),
	.sload(gnd),
	.ena(\r0|echo_length[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|echo_length [23]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|echo_length[23] .is_wysiwyg = "true";
defparam \r0|echo_length[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N21
cyclonev_lcell_comb \r0|LessThan20~2 (
// Equation(s):
// \r0|LessThan20~2_combout  = ( \r0|echo_length [16] & ( (!\r0|echo_length [21] & ((!\r0|echo_length [19]) # ((!\r0|echo_length [17]) # (!\r0|echo_length [18])))) ) ) # ( !\r0|echo_length [16] & ( !\r0|echo_length [21] ) )

	.dataa(!\r0|echo_length [19]),
	.datab(!\r0|echo_length [21]),
	.datac(!\r0|echo_length [17]),
	.datad(!\r0|echo_length [18]),
	.datae(gnd),
	.dataf(!\r0|echo_length [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan20~2 .extended_lut = "off";
defparam \r0|LessThan20~2 .lut_mask = 64'hCCCCCCCCCCC8CCC8;
defparam \r0|LessThan20~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N0
cyclonev_lcell_comb \r0|LessThan20~0 (
// Equation(s):
// \r0|LessThan20~0_combout  = ( !\r0|echo_length [15] & ( (!\r0|echo_length [21] & !\r0|echo_length [14]) ) )

	.dataa(!\r0|echo_length [21]),
	.datab(gnd),
	.datac(!\r0|echo_length [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r0|echo_length [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan20~0 .extended_lut = "off";
defparam \r0|LessThan20~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \r0|LessThan20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N51
cyclonev_lcell_comb \r0|LessThan20~1 (
// Equation(s):
// \r0|LessThan20~1_combout  = ( \r0|echo_length [21] & ( \r0|echo_length [22] ) ) # ( !\r0|echo_length [21] & ( (\r0|echo_length [22] & \r0|echo_length [20]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|echo_length [22]),
	.datad(!\r0|echo_length [20]),
	.datae(gnd),
	.dataf(!\r0|echo_length [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan20~1 .extended_lut = "off";
defparam \r0|LessThan20~1 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \r0|LessThan20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N12
cyclonev_lcell_comb \r0|always3~0 (
// Equation(s):
// \r0|always3~0_combout  = ( \r0|LessThan20~1_combout  & ( (!\r0|echo_length [23] & (!\r0|echo_length [24] & ((\r0|LessThan20~0_combout ) # (\r0|LessThan20~2_combout )))) ) ) # ( !\r0|LessThan20~1_combout  & ( (!\r0|echo_length [23] & !\r0|echo_length [24]) 
// ) )

	.dataa(!\r0|echo_length [23]),
	.datab(!\r0|echo_length [24]),
	.datac(!\r0|LessThan20~2_combout ),
	.datad(!\r0|LessThan20~0_combout ),
	.datae(gnd),
	.dataf(!\r0|LessThan20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|always3~0 .extended_lut = "off";
defparam \r0|always3~0 .lut_mask = 64'h8888888808880888;
defparam \r0|always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N21
cyclonev_lcell_comb \r0|LessThan4~2 (
// Equation(s):
// \r0|LessThan4~2_combout  = ( \r0|echo_length [21] & ( (!\r0|echo_length [24] & ((!\r0|echo_length [23]) # ((!\r0|echo_length [22] & !\r0|echo_length [20])))) ) ) # ( !\r0|echo_length [21] & ( (!\r0|echo_length [24] & ((!\r0|echo_length [22]) # 
// (!\r0|echo_length [23]))) ) )

	.dataa(!\r0|echo_length [22]),
	.datab(!\r0|echo_length [24]),
	.datac(!\r0|echo_length [20]),
	.datad(!\r0|echo_length [23]),
	.datae(gnd),
	.dataf(!\r0|echo_length [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan4~2 .extended_lut = "off";
defparam \r0|LessThan4~2 .lut_mask = 64'hCC88CC88CC80CC80;
defparam \r0|LessThan4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N54
cyclonev_lcell_comb \r0|LessThan4~0 (
// Equation(s):
// \r0|LessThan4~0_combout  = ( \r0|echo_length [15] & ( (\r0|echo_length [18] & ((\r0|echo_length [17]) # (\r0|echo_length [16]))) ) ) # ( !\r0|echo_length [15] & ( (\r0|echo_length [18] & (((\r0|echo_length [14] & \r0|echo_length [16])) # (\r0|echo_length 
// [17]))) ) )

	.dataa(!\r0|echo_length [14]),
	.datab(!\r0|echo_length [16]),
	.datac(!\r0|echo_length [18]),
	.datad(!\r0|echo_length [17]),
	.datae(gnd),
	.dataf(!\r0|echo_length [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan4~0 .extended_lut = "off";
defparam \r0|LessThan4~0 .lut_mask = 64'h010F010F030F030F;
defparam \r0|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N24
cyclonev_lcell_comb \r0|LessThan6~1 (
// Equation(s):
// \r0|LessThan6~1_combout  = ( !\r0|echo_length [23] & ( \r0|echo_length [15] & ( (!\r0|echo_length [20] & (!\r0|echo_length [18] & !\r0|echo_length [17])) ) ) ) # ( !\r0|echo_length [23] & ( !\r0|echo_length [15] & ( (!\r0|echo_length [20] & 
// (!\r0|echo_length [18] & ((!\r0|echo_length [16]) # (!\r0|echo_length [17])))) ) ) )

	.dataa(!\r0|echo_length [20]),
	.datab(!\r0|echo_length [16]),
	.datac(!\r0|echo_length [18]),
	.datad(!\r0|echo_length [17]),
	.datae(!\r0|echo_length [23]),
	.dataf(!\r0|echo_length [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan6~1 .extended_lut = "off";
defparam \r0|LessThan6~1 .lut_mask = 64'hA0800000A0000000;
defparam \r0|LessThan6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N18
cyclonev_lcell_comb \r0|LessThan6~0 (
// Equation(s):
// \r0|LessThan6~0_combout  = ( \r0|echo_length [20] & ( (!\r0|echo_length [23] & ((!\r0|echo_length [21]) # (!\r0|echo_length [22]))) ) ) # ( !\r0|echo_length [20] & ( (!\r0|echo_length [23] & ((!\r0|echo_length [19]) # ((!\r0|echo_length [21]) # 
// (!\r0|echo_length [22])))) ) )

	.dataa(!\r0|echo_length [19]),
	.datab(!\r0|echo_length [21]),
	.datac(!\r0|echo_length [22]),
	.datad(!\r0|echo_length [23]),
	.datae(gnd),
	.dataf(!\r0|echo_length [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan6~0 .extended_lut = "off";
defparam \r0|LessThan6~0 .lut_mask = 64'hFE00FE00FC00FC00;
defparam \r0|LessThan6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N18
cyclonev_lcell_comb \r0|LessThan4~1 (
// Equation(s):
// \r0|LessThan4~1_combout  = (!\r0|echo_length [22] & (!\r0|echo_length [24] & !\r0|echo_length [19]))

	.dataa(!\r0|echo_length [22]),
	.datab(!\r0|echo_length [24]),
	.datac(!\r0|echo_length [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan4~1 .extended_lut = "off";
defparam \r0|LessThan4~1 .lut_mask = 64'h8080808080808080;
defparam \r0|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N0
cyclonev_lcell_comb \r0|distance_temp_cm[1]~0 (
// Equation(s):
// \r0|distance_temp_cm[1]~0_combout  = ( \r0|echo_length [24] & ( \r0|LessThan4~1_combout  & ( (!\r0|LessThan4~2_combout  & (((!\r0|LessThan6~1_combout  & !\r0|LessThan6~0_combout )) # (\r0|LessThan4~0_combout ))) # (\r0|LessThan4~2_combout  & 
// (((!\r0|LessThan6~1_combout  & !\r0|LessThan6~0_combout )))) ) ) ) # ( !\r0|echo_length [24] & ( \r0|LessThan4~1_combout  & ( (!\r0|LessThan4~2_combout  & \r0|LessThan4~0_combout ) ) ) ) # ( \r0|echo_length [24] & ( !\r0|LessThan4~1_combout  & ( 
// (!\r0|LessThan4~2_combout ) # ((!\r0|LessThan6~1_combout  & !\r0|LessThan6~0_combout )) ) ) ) # ( !\r0|echo_length [24] & ( !\r0|LessThan4~1_combout  & ( !\r0|LessThan4~2_combout  ) ) )

	.dataa(!\r0|LessThan4~2_combout ),
	.datab(!\r0|LessThan4~0_combout ),
	.datac(!\r0|LessThan6~1_combout ),
	.datad(!\r0|LessThan6~0_combout ),
	.datae(!\r0|echo_length [24]),
	.dataf(!\r0|LessThan4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_cm[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_cm[1]~0 .extended_lut = "off";
defparam \r0|distance_temp_cm[1]~0 .lut_mask = 64'hAAAAFAAA2222F222;
defparam \r0|distance_temp_cm[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N15
cyclonev_lcell_comb \r0|distance_temp_cm[1]~1 (
// Equation(s):
// \r0|distance_temp_cm[1]~1_combout  = ( \r0|echo_length [25] & ( (!\r0|always3~0_combout  & \r0|echo_length [26]) ) ) # ( !\r0|echo_length [25] & ( (!\r0|echo_length [26] & !\r0|distance_temp_cm[1]~0_combout ) ) )

	.dataa(!\r0|always3~0_combout ),
	.datab(!\r0|echo_length [26]),
	.datac(gnd),
	.datad(!\r0|distance_temp_cm[1]~0_combout ),
	.datae(gnd),
	.dataf(!\r0|echo_length [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_cm[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_cm[1]~1 .extended_lut = "off";
defparam \r0|distance_temp_cm[1]~1 .lut_mask = 64'hCC00CC0022222222;
defparam \r0|distance_temp_cm[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N21
cyclonev_lcell_comb \r0|LessThan8~0 (
// Equation(s):
// \r0|LessThan8~0_combout  = ( !\r0|echo_length [22] & ( !\r0|echo_length [21] & ( (!\r0|echo_length [23] & !\r0|echo_length [24]) ) ) )

	.dataa(!\r0|echo_length [23]),
	.datab(gnd),
	.datac(!\r0|echo_length [24]),
	.datad(gnd),
	.datae(!\r0|echo_length [22]),
	.dataf(!\r0|echo_length [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan8~0 .extended_lut = "off";
defparam \r0|LessThan8~0 .lut_mask = 64'hA0A0000000000000;
defparam \r0|LessThan8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N48
cyclonev_lcell_comb \r0|LessThan16~0 (
// Equation(s):
// \r0|LessThan16~0_combout  = ( \r0|echo_length [19] & ( \r0|echo_length [15] & ( (\r0|echo_length [18] & (\r0|echo_length [16] & (\r0|echo_length [20] & \r0|echo_length [17]))) ) ) )

	.dataa(!\r0|echo_length [18]),
	.datab(!\r0|echo_length [16]),
	.datac(!\r0|echo_length [20]),
	.datad(!\r0|echo_length [17]),
	.datae(!\r0|echo_length [19]),
	.dataf(!\r0|echo_length [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan16~0 .extended_lut = "off";
defparam \r0|LessThan16~0 .lut_mask = 64'h0000000000000001;
defparam \r0|LessThan16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N48
cyclonev_lcell_comb \r0|LessThan8~1 (
// Equation(s):
// \r0|LessThan8~1_combout  = ( \r0|echo_length [14] & ( (\r0|LessThan8~0_combout  & !\r0|LessThan16~0_combout ) ) ) # ( !\r0|echo_length [14] & ( \r0|LessThan8~0_combout  ) )

	.dataa(!\r0|LessThan8~0_combout ),
	.datab(gnd),
	.datac(!\r0|LessThan16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r0|echo_length [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan8~1 .extended_lut = "off";
defparam \r0|LessThan8~1 .lut_mask = 64'h5555555550505050;
defparam \r0|LessThan8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N42
cyclonev_lcell_comb \r0|LessThan10~0 (
// Equation(s):
// \r0|LessThan10~0_combout  = ( \r0|echo_length [21] & ( \r0|echo_length [16] & ( !\r0|echo_length [23] ) ) ) # ( !\r0|echo_length [21] & ( \r0|echo_length [16] & ( (!\r0|echo_length [23]) # ((!\r0|echo_length [19] & !\r0|echo_length [18])) ) ) ) # ( 
// \r0|echo_length [21] & ( !\r0|echo_length [16] & ( !\r0|echo_length [23] ) ) ) # ( !\r0|echo_length [21] & ( !\r0|echo_length [16] & ( (!\r0|echo_length [23]) # ((!\r0|echo_length [19] & ((!\r0|echo_length [17]) # (!\r0|echo_length [18])))) ) ) )

	.dataa(!\r0|echo_length [19]),
	.datab(!\r0|echo_length [17]),
	.datac(!\r0|echo_length [18]),
	.datad(!\r0|echo_length [23]),
	.datae(!\r0|echo_length [21]),
	.dataf(!\r0|echo_length [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan10~0 .extended_lut = "off";
defparam \r0|LessThan10~0 .lut_mask = 64'hFFA8FF00FFA0FF00;
defparam \r0|LessThan10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N57
cyclonev_lcell_comb \r0|LessThan10~1 (
// Equation(s):
// \r0|LessThan10~1_combout  = ( \r0|LessThan10~0_combout  & ( !\r0|echo_length [24] ) ) # ( !\r0|LessThan10~0_combout  & ( (!\r0|echo_length [24] & !\r0|LessThan20~1_combout ) ) )

	.dataa(gnd),
	.datab(!\r0|echo_length [24]),
	.datac(gnd),
	.datad(!\r0|LessThan20~1_combout ),
	.datae(gnd),
	.dataf(!\r0|LessThan10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan10~1 .extended_lut = "off";
defparam \r0|LessThan10~1 .lut_mask = 64'hCC00CC00CCCCCCCC;
defparam \r0|LessThan10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N9
cyclonev_lcell_comb \r0|LessThan6~2 (
// Equation(s):
// \r0|LessThan6~2_combout  = ( !\r0|LessThan6~0_combout  & ( (\r0|echo_length [24] & !\r0|LessThan6~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|echo_length [24]),
	.datad(!\r0|LessThan6~1_combout ),
	.datae(gnd),
	.dataf(!\r0|LessThan6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan6~2 .extended_lut = "off";
defparam \r0|LessThan6~2 .lut_mask = 64'h0F000F0000000000;
defparam \r0|LessThan6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N27
cyclonev_lcell_comb \r0|distance_temp_cm~4 (
// Equation(s):
// \r0|distance_temp_cm~4_combout  = ( \r0|echo_length [26] & ( !\r0|echo_length [25] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|echo_length [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r0|echo_length [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_cm~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_cm~4 .extended_lut = "off";
defparam \r0|distance_temp_cm~4 .lut_mask = 64'h00000000F0F0F0F0;
defparam \r0|distance_temp_cm~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N36
cyclonev_lcell_comb \r0|LessThan18~0 (
// Equation(s):
// \r0|LessThan18~0_combout  = ( \r0|echo_length [21] & ( !\r0|echo_length [22] & ( (!\r0|echo_length [20] & ((!\r0|echo_length [19]) # ((!\r0|echo_length [17] & !\r0|echo_length [18])))) ) ) ) # ( !\r0|echo_length [21] & ( !\r0|echo_length [22] ) )

	.dataa(!\r0|echo_length [19]),
	.datab(!\r0|echo_length [17]),
	.datac(!\r0|echo_length [18]),
	.datad(!\r0|echo_length [20]),
	.datae(!\r0|echo_length [21]),
	.dataf(!\r0|echo_length [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan18~0 .extended_lut = "off";
defparam \r0|LessThan18~0 .lut_mask = 64'hFFFFEA0000000000;
defparam \r0|LessThan18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N0
cyclonev_lcell_comb \r0|distance_temp_cm~18 (
// Equation(s):
// \r0|distance_temp_cm~18_combout  = ( !\r0|echo_length [23] & ( (\r0|distance_temp_cm~4_combout  & ((((\r0|echo_length [21] & \r0|LessThan16~0_combout )) # (\r0|echo_length [22])) # (\r0|echo_length [24]))) ) ) # ( \r0|echo_length [23] & ( 
// (\r0|distance_temp_cm~4_combout  & ((!\r0|echo_length [24]) # ((\r0|LessThan18~0_combout )))) ) )

	.dataa(!\r0|distance_temp_cm~4_combout ),
	.datab(!\r0|echo_length [24]),
	.datac(!\r0|LessThan18~0_combout ),
	.datad(!\r0|echo_length [21]),
	.datae(!\r0|echo_length [23]),
	.dataf(!\r0|LessThan16~0_combout ),
	.datag(!\r0|echo_length [22]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_cm~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_cm~18 .extended_lut = "on";
defparam \r0|distance_temp_cm~18 .lut_mask = 64'h1515454515554545;
defparam \r0|distance_temp_cm~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N36
cyclonev_lcell_comb \r0|distance_temp_cm~8 (
// Equation(s):
// \r0|distance_temp_cm~8_combout  = ( \r0|echo_length [26] & ( !\r0|distance_temp_cm~18_combout  ) ) # ( !\r0|echo_length [26] & ( !\r0|distance_temp_cm~18_combout  & ( (!\r0|echo_length [25] & (((!\r0|LessThan6~2_combout )))) # (\r0|echo_length [25] & 
// (!\r0|LessThan8~1_combout  & (!\r0|LessThan10~1_combout ))) ) ) )

	.dataa(!\r0|LessThan8~1_combout ),
	.datab(!\r0|LessThan10~1_combout ),
	.datac(!\r0|echo_length [25]),
	.datad(!\r0|LessThan6~2_combout ),
	.datae(!\r0|echo_length [26]),
	.dataf(!\r0|distance_temp_cm~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_cm~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_cm~8 .extended_lut = "off";
defparam \r0|distance_temp_cm~8 .lut_mask = 64'hF808FFFF00000000;
defparam \r0|distance_temp_cm~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N12
cyclonev_lcell_comb \r0|always3~1 (
// Equation(s):
// \r0|always3~1_combout  = ( \r0|echo_length [15] & ( (!\r0|echo_length [19] & !\r0|echo_length [18]) ) ) # ( !\r0|echo_length [15] & ( (!\r0|echo_length [19] & ((!\r0|echo_length [18]) # ((!\r0|echo_length [16] & !\r0|echo_length [17])))) ) )

	.dataa(!\r0|echo_length [19]),
	.datab(!\r0|echo_length [16]),
	.datac(!\r0|echo_length [18]),
	.datad(!\r0|echo_length [17]),
	.datae(gnd),
	.dataf(!\r0|echo_length [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|always3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|always3~1 .extended_lut = "off";
defparam \r0|always3~1 .lut_mask = 64'hA8A0A8A0A0A0A0A0;
defparam \r0|always3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N3
cyclonev_lcell_comb \r0|always3~2 (
// Equation(s):
// \r0|always3~2_combout  = ( !\r0|echo_length [22] & ( (!\r0|echo_length [21] & (!\r0|echo_length [23] & ((!\r0|echo_length [20]) # (\r0|always3~1_combout )))) ) )

	.dataa(!\r0|echo_length [21]),
	.datab(!\r0|always3~1_combout ),
	.datac(!\r0|echo_length [20]),
	.datad(!\r0|echo_length [23]),
	.datae(gnd),
	.dataf(!\r0|echo_length [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|always3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|always3~2 .extended_lut = "off";
defparam \r0|always3~2 .lut_mask = 64'hA200A20000000000;
defparam \r0|always3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N12
cyclonev_lcell_comb \r0|always3~3 (
// Equation(s):
// \r0|always3~3_combout  = ( \r0|echo_length [25] & ( (!\r0|always3~0_combout  & (\r0|echo_length [26] & ((!\r0|echo_length [24]) # (\r0|always3~2_combout )))) ) )

	.dataa(!\r0|always3~0_combout ),
	.datab(!\r0|echo_length [26]),
	.datac(!\r0|always3~2_combout ),
	.datad(!\r0|echo_length [24]),
	.datae(gnd),
	.dataf(!\r0|echo_length [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|always3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|always3~3 .extended_lut = "off";
defparam \r0|always3~3 .lut_mask = 64'h0000000022022202;
defparam \r0|always3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N6
cyclonev_lcell_comb \r0|LessThan4~3 (
// Equation(s):
// \r0|LessThan4~3_combout  = ( \r0|LessThan4~1_combout  & ( (!\r0|echo_length [25] & (!\r0|echo_length [26] & ((!\r0|LessThan4~0_combout ) # (\r0|LessThan4~2_combout )))) ) ) # ( !\r0|LessThan4~1_combout  & ( (\r0|LessThan4~2_combout  & (!\r0|echo_length 
// [25] & !\r0|echo_length [26])) ) )

	.dataa(!\r0|LessThan4~2_combout ),
	.datab(!\r0|LessThan4~0_combout ),
	.datac(!\r0|echo_length [25]),
	.datad(!\r0|echo_length [26]),
	.datae(gnd),
	.dataf(!\r0|LessThan4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan4~3 .extended_lut = "off";
defparam \r0|LessThan4~3 .lut_mask = 64'h50005000D000D000;
defparam \r0|LessThan4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N24
cyclonev_lcell_comb \r0|distance_temp_cm~9 (
// Equation(s):
// \r0|distance_temp_cm~9_combout  = ( \SW[8]~input_o  & ( !\r0|LessThan4~3_combout  & ( (!\r0|trig~q  & ((!\r0|distance_temp_cm[1]~1_combout  & (!\r0|distance_temp_cm~8_combout )) # (\r0|distance_temp_cm[1]~1_combout  & ((!\r0|always3~3_combout ))))) ) ) )

	.dataa(!\r0|distance_temp_cm[1]~1_combout ),
	.datab(!\r0|distance_temp_cm~8_combout ),
	.datac(!\r0|always3~3_combout ),
	.datad(!\r0|trig~q ),
	.datae(!\SW[8]~input_o ),
	.dataf(!\r0|LessThan4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_cm~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_cm~9 .extended_lut = "off";
defparam \r0|distance_temp_cm~9 .lut_mask = 64'h0000D80000000000;
defparam \r0|distance_temp_cm~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N30
cyclonev_lcell_comb \r0|CED|Add0~97 (
// Equation(s):
// \r0|CED|Add0~97_sumout  = SUM(( \r0|CED|count [0] ) + ( VCC ) + ( !VCC ))
// \r0|CED|Add0~98  = CARRY(( \r0|CED|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\r0|CED|count [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|CED|Add0~97_sumout ),
	.cout(\r0|CED|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Add0~97 .extended_lut = "off";
defparam \r0|CED|Add0~97 .lut_mask = 64'h0000000000003333;
defparam \r0|CED|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N33
cyclonev_lcell_comb \r0|CED|Equal0~4 (
// Equation(s):
// \r0|CED|Equal0~4_combout  = ( \r0|CED|count [0] & ( \r0|CED|count [20] & ( (\r0|CED|count [19] & (!\r0|CED|count [18] & (\r0|CED|count [1] & \r0|CED|count [17]))) ) ) )

	.dataa(!\r0|CED|count [19]),
	.datab(!\r0|CED|count [18]),
	.datac(!\r0|CED|count [1]),
	.datad(!\r0|CED|count [17]),
	.datae(!\r0|CED|count [0]),
	.dataf(!\r0|CED|count [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|CED|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Equal0~4 .extended_lut = "off";
defparam \r0|CED|Equal0~4 .lut_mask = 64'h0000000000000004;
defparam \r0|CED|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N15
cyclonev_lcell_comb \r0|CED|Equal0~0 (
// Equation(s):
// \r0|CED|Equal0~0_combout  = ( \r0|CED|count [15] & ( !\r0|CED|count [16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\r0|CED|count [15]),
	.dataf(!\r0|CED|count [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|CED|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Equal0~0 .extended_lut = "off";
defparam \r0|CED|Equal0~0 .lut_mask = 64'h0000FFFF00000000;
defparam \r0|CED|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N48
cyclonev_lcell_comb \r0|CED|Equal0~1 (
// Equation(s):
// \r0|CED|Equal0~1_combout  = ( !\r0|CED|count [11] & ( \r0|CED|count [12] & ( (!\r0|CED|count [7] & (\r0|CED|count [13] & (!\r0|CED|count [10] & \r0|CED|count [14]))) ) ) )

	.dataa(!\r0|CED|count [7]),
	.datab(!\r0|CED|count [13]),
	.datac(!\r0|CED|count [10]),
	.datad(!\r0|CED|count [14]),
	.datae(!\r0|CED|count [11]),
	.dataf(!\r0|CED|count [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|CED|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Equal0~1 .extended_lut = "off";
defparam \r0|CED|Equal0~1 .lut_mask = 64'h0000000000200000;
defparam \r0|CED|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N12
cyclonev_lcell_comb \r0|CED|Equal0~2 (
// Equation(s):
// \r0|CED|Equal0~2_combout  = ( \r0|CED|count [2] & ( \r0|CED|count [3] & ( (!\r0|CED|count [8] & (\r0|CED|count [4] & (\r0|CED|count [6] & \r0|CED|count [5]))) ) ) )

	.dataa(!\r0|CED|count [8]),
	.datab(!\r0|CED|count [4]),
	.datac(!\r0|CED|count [6]),
	.datad(!\r0|CED|count [5]),
	.datae(!\r0|CED|count [2]),
	.dataf(!\r0|CED|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|CED|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Equal0~2 .extended_lut = "off";
defparam \r0|CED|Equal0~2 .lut_mask = 64'h0000000000000002;
defparam \r0|CED|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N6
cyclonev_lcell_comb \r0|CED|count[9]~0 (
// Equation(s):
// \r0|CED|count[9]~0_combout  = ( \r0|CED|Equal0~1_combout  & ( \r0|CED|Equal0~2_combout  & ( (!\SW[8]~input_o ) # ((\r0|CED|Equal0~3_combout  & (\r0|CED|Equal0~4_combout  & \r0|CED|Equal0~0_combout ))) ) ) ) # ( !\r0|CED|Equal0~1_combout  & ( 
// \r0|CED|Equal0~2_combout  & ( !\SW[8]~input_o  ) ) ) # ( \r0|CED|Equal0~1_combout  & ( !\r0|CED|Equal0~2_combout  & ( !\SW[8]~input_o  ) ) ) # ( !\r0|CED|Equal0~1_combout  & ( !\r0|CED|Equal0~2_combout  & ( !\SW[8]~input_o  ) ) )

	.dataa(!\r0|CED|Equal0~3_combout ),
	.datab(!\r0|CED|Equal0~4_combout ),
	.datac(!\r0|CED|Equal0~0_combout ),
	.datad(!\SW[8]~input_o ),
	.datae(!\r0|CED|Equal0~1_combout ),
	.dataf(!\r0|CED|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|CED|count[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|CED|count[9]~0 .extended_lut = "off";
defparam \r0|CED|count[9]~0 .lut_mask = 64'hFF00FF00FF00FF01;
defparam \r0|CED|count[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N32
dffeas \r0|CED|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|CED|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|CED|count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|CED|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|CED|count[0] .is_wysiwyg = "true";
defparam \r0|CED|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N33
cyclonev_lcell_comb \r0|CED|Add0~101 (
// Equation(s):
// \r0|CED|Add0~101_sumout  = SUM(( \r0|CED|count [1] ) + ( GND ) + ( \r0|CED|Add0~98  ))
// \r0|CED|Add0~102  = CARRY(( \r0|CED|count [1] ) + ( GND ) + ( \r0|CED|Add0~98  ))

	.dataa(!\r0|CED|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|CED|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|CED|Add0~101_sumout ),
	.cout(\r0|CED|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Add0~101 .extended_lut = "off";
defparam \r0|CED|Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \r0|CED|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N35
dffeas \r0|CED|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|CED|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|CED|count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|CED|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|CED|count[1] .is_wysiwyg = "true";
defparam \r0|CED|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N36
cyclonev_lcell_comb \r0|CED|Add0~33 (
// Equation(s):
// \r0|CED|Add0~33_sumout  = SUM(( \r0|CED|count [2] ) + ( GND ) + ( \r0|CED|Add0~102  ))
// \r0|CED|Add0~34  = CARRY(( \r0|CED|count [2] ) + ( GND ) + ( \r0|CED|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|CED|count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|CED|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|CED|Add0~33_sumout ),
	.cout(\r0|CED|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Add0~33 .extended_lut = "off";
defparam \r0|CED|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|CED|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N38
dffeas \r0|CED|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|CED|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|CED|count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|CED|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|CED|count[2] .is_wysiwyg = "true";
defparam \r0|CED|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N39
cyclonev_lcell_comb \r0|CED|Add0~37 (
// Equation(s):
// \r0|CED|Add0~37_sumout  = SUM(( \r0|CED|count [3] ) + ( GND ) + ( \r0|CED|Add0~34  ))
// \r0|CED|Add0~38  = CARRY(( \r0|CED|count [3] ) + ( GND ) + ( \r0|CED|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|CED|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|CED|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|CED|Add0~37_sumout ),
	.cout(\r0|CED|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Add0~37 .extended_lut = "off";
defparam \r0|CED|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|CED|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N41
dffeas \r0|CED|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|CED|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|CED|count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|CED|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|CED|count[3] .is_wysiwyg = "true";
defparam \r0|CED|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N42
cyclonev_lcell_comb \r0|CED|Add0~41 (
// Equation(s):
// \r0|CED|Add0~41_sumout  = SUM(( \r0|CED|count [4] ) + ( GND ) + ( \r0|CED|Add0~38  ))
// \r0|CED|Add0~42  = CARRY(( \r0|CED|count [4] ) + ( GND ) + ( \r0|CED|Add0~38  ))

	.dataa(gnd),
	.datab(!\r0|CED|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|CED|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|CED|Add0~41_sumout ),
	.cout(\r0|CED|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Add0~41 .extended_lut = "off";
defparam \r0|CED|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \r0|CED|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N44
dffeas \r0|CED|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|CED|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|CED|count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|CED|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|CED|count[4] .is_wysiwyg = "true";
defparam \r0|CED|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N45
cyclonev_lcell_comb \r0|CED|Add0~49 (
// Equation(s):
// \r0|CED|Add0~49_sumout  = SUM(( \r0|CED|count [5] ) + ( GND ) + ( \r0|CED|Add0~42  ))
// \r0|CED|Add0~50  = CARRY(( \r0|CED|count [5] ) + ( GND ) + ( \r0|CED|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|CED|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|CED|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|CED|Add0~49_sumout ),
	.cout(\r0|CED|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Add0~49 .extended_lut = "off";
defparam \r0|CED|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|CED|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N47
dffeas \r0|CED|count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|CED|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|CED|count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|CED|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|CED|count[5] .is_wysiwyg = "true";
defparam \r0|CED|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N48
cyclonev_lcell_comb \r0|CED|Add0~53 (
// Equation(s):
// \r0|CED|Add0~53_sumout  = SUM(( \r0|CED|count [6] ) + ( GND ) + ( \r0|CED|Add0~50  ))
// \r0|CED|Add0~54  = CARRY(( \r0|CED|count [6] ) + ( GND ) + ( \r0|CED|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|CED|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|CED|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|CED|Add0~53_sumout ),
	.cout(\r0|CED|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Add0~53 .extended_lut = "off";
defparam \r0|CED|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|CED|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N50
dffeas \r0|CED|count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|CED|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|CED|count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|CED|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|CED|count[6] .is_wysiwyg = "true";
defparam \r0|CED|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N51
cyclonev_lcell_comb \r0|CED|Add0~9 (
// Equation(s):
// \r0|CED|Add0~9_sumout  = SUM(( \r0|CED|count [7] ) + ( GND ) + ( \r0|CED|Add0~54  ))
// \r0|CED|Add0~10  = CARRY(( \r0|CED|count [7] ) + ( GND ) + ( \r0|CED|Add0~54  ))

	.dataa(!\r0|CED|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|CED|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|CED|Add0~9_sumout ),
	.cout(\r0|CED|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Add0~9 .extended_lut = "off";
defparam \r0|CED|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \r0|CED|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N53
dffeas \r0|CED|count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|CED|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|CED|count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|CED|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|CED|count[7] .is_wysiwyg = "true";
defparam \r0|CED|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N54
cyclonev_lcell_comb \r0|CED|Add0~45 (
// Equation(s):
// \r0|CED|Add0~45_sumout  = SUM(( \r0|CED|count [8] ) + ( GND ) + ( \r0|CED|Add0~10  ))
// \r0|CED|Add0~46  = CARRY(( \r0|CED|count [8] ) + ( GND ) + ( \r0|CED|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|CED|count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|CED|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|CED|Add0~45_sumout ),
	.cout(\r0|CED|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Add0~45 .extended_lut = "off";
defparam \r0|CED|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|CED|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N56
dffeas \r0|CED|count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|CED|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|CED|count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|CED|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|CED|count[8] .is_wysiwyg = "true";
defparam \r0|CED|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N57
cyclonev_lcell_comb \r0|CED|Add0~57 (
// Equation(s):
// \r0|CED|Add0~57_sumout  = SUM(( \r0|CED|count [9] ) + ( GND ) + ( \r0|CED|Add0~46  ))
// \r0|CED|Add0~58  = CARRY(( \r0|CED|count [9] ) + ( GND ) + ( \r0|CED|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|CED|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|CED|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|CED|Add0~57_sumout ),
	.cout(\r0|CED|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Add0~57 .extended_lut = "off";
defparam \r0|CED|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|CED|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N59
dffeas \r0|CED|count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|CED|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|CED|count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|CED|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|CED|count[9] .is_wysiwyg = "true";
defparam \r0|CED|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N0
cyclonev_lcell_comb \r0|CED|Add0~13 (
// Equation(s):
// \r0|CED|Add0~13_sumout  = SUM(( \r0|CED|count [10] ) + ( GND ) + ( \r0|CED|Add0~58  ))
// \r0|CED|Add0~14  = CARRY(( \r0|CED|count [10] ) + ( GND ) + ( \r0|CED|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|CED|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|CED|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|CED|Add0~13_sumout ),
	.cout(\r0|CED|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Add0~13 .extended_lut = "off";
defparam \r0|CED|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|CED|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N2
dffeas \r0|CED|count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|CED|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|CED|count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|CED|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|CED|count[10] .is_wysiwyg = "true";
defparam \r0|CED|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N3
cyclonev_lcell_comb \r0|CED|Add0~17 (
// Equation(s):
// \r0|CED|Add0~17_sumout  = SUM(( \r0|CED|count [11] ) + ( GND ) + ( \r0|CED|Add0~14  ))
// \r0|CED|Add0~18  = CARRY(( \r0|CED|count [11] ) + ( GND ) + ( \r0|CED|Add0~14  ))

	.dataa(!\r0|CED|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|CED|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|CED|Add0~17_sumout ),
	.cout(\r0|CED|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Add0~17 .extended_lut = "off";
defparam \r0|CED|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \r0|CED|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N5
dffeas \r0|CED|count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|CED|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|CED|count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|CED|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|CED|count[11] .is_wysiwyg = "true";
defparam \r0|CED|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N6
cyclonev_lcell_comb \r0|CED|Add0~21 (
// Equation(s):
// \r0|CED|Add0~21_sumout  = SUM(( \r0|CED|count [12] ) + ( GND ) + ( \r0|CED|Add0~18  ))
// \r0|CED|Add0~22  = CARRY(( \r0|CED|count [12] ) + ( GND ) + ( \r0|CED|Add0~18  ))

	.dataa(gnd),
	.datab(!\r0|CED|count [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|CED|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|CED|Add0~21_sumout ),
	.cout(\r0|CED|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Add0~21 .extended_lut = "off";
defparam \r0|CED|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \r0|CED|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N8
dffeas \r0|CED|count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|CED|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|CED|count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|CED|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|CED|count[12] .is_wysiwyg = "true";
defparam \r0|CED|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N9
cyclonev_lcell_comb \r0|CED|Add0~25 (
// Equation(s):
// \r0|CED|Add0~25_sumout  = SUM(( \r0|CED|count [13] ) + ( GND ) + ( \r0|CED|Add0~22  ))
// \r0|CED|Add0~26  = CARRY(( \r0|CED|count [13] ) + ( GND ) + ( \r0|CED|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|CED|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|CED|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|CED|Add0~25_sumout ),
	.cout(\r0|CED|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Add0~25 .extended_lut = "off";
defparam \r0|CED|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|CED|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N11
dffeas \r0|CED|count[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|CED|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|CED|count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|CED|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|CED|count[13] .is_wysiwyg = "true";
defparam \r0|CED|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N12
cyclonev_lcell_comb \r0|CED|Add0~29 (
// Equation(s):
// \r0|CED|Add0~29_sumout  = SUM(( \r0|CED|count [14] ) + ( GND ) + ( \r0|CED|Add0~26  ))
// \r0|CED|Add0~30  = CARRY(( \r0|CED|count [14] ) + ( GND ) + ( \r0|CED|Add0~26  ))

	.dataa(gnd),
	.datab(!\r0|CED|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|CED|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|CED|Add0~29_sumout ),
	.cout(\r0|CED|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Add0~29 .extended_lut = "off";
defparam \r0|CED|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \r0|CED|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N14
dffeas \r0|CED|count[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|CED|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|CED|count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|CED|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|CED|count[14] .is_wysiwyg = "true";
defparam \r0|CED|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N15
cyclonev_lcell_comb \r0|CED|Add0~1 (
// Equation(s):
// \r0|CED|Add0~1_sumout  = SUM(( \r0|CED|count [15] ) + ( GND ) + ( \r0|CED|Add0~30  ))
// \r0|CED|Add0~2  = CARRY(( \r0|CED|count [15] ) + ( GND ) + ( \r0|CED|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|CED|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|CED|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|CED|Add0~1_sumout ),
	.cout(\r0|CED|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Add0~1 .extended_lut = "off";
defparam \r0|CED|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|CED|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N17
dffeas \r0|CED|count[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|CED|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|CED|count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|CED|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|CED|count[15] .is_wysiwyg = "true";
defparam \r0|CED|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N18
cyclonev_lcell_comb \r0|CED|Add0~5 (
// Equation(s):
// \r0|CED|Add0~5_sumout  = SUM(( \r0|CED|count [16] ) + ( GND ) + ( \r0|CED|Add0~2  ))
// \r0|CED|Add0~6  = CARRY(( \r0|CED|count [16] ) + ( GND ) + ( \r0|CED|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|CED|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|CED|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|CED|Add0~5_sumout ),
	.cout(\r0|CED|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Add0~5 .extended_lut = "off";
defparam \r0|CED|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|CED|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N20
dffeas \r0|CED|count[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|CED|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|CED|count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|CED|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|CED|count[16] .is_wysiwyg = "true";
defparam \r0|CED|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N21
cyclonev_lcell_comb \r0|CED|Add0~93 (
// Equation(s):
// \r0|CED|Add0~93_sumout  = SUM(( \r0|CED|count [17] ) + ( GND ) + ( \r0|CED|Add0~6  ))
// \r0|CED|Add0~94  = CARRY(( \r0|CED|count [17] ) + ( GND ) + ( \r0|CED|Add0~6  ))

	.dataa(!\r0|CED|count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|CED|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|CED|Add0~93_sumout ),
	.cout(\r0|CED|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Add0~93 .extended_lut = "off";
defparam \r0|CED|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \r0|CED|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N23
dffeas \r0|CED|count[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|CED|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|CED|count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|CED|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|CED|count[17] .is_wysiwyg = "true";
defparam \r0|CED|count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N24
cyclonev_lcell_comb \r0|CED|Add0~89 (
// Equation(s):
// \r0|CED|Add0~89_sumout  = SUM(( \r0|CED|count [18] ) + ( GND ) + ( \r0|CED|Add0~94  ))
// \r0|CED|Add0~90  = CARRY(( \r0|CED|count [18] ) + ( GND ) + ( \r0|CED|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|CED|count [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|CED|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|CED|Add0~89_sumout ),
	.cout(\r0|CED|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Add0~89 .extended_lut = "off";
defparam \r0|CED|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|CED|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N26
dffeas \r0|CED|count[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|CED|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|CED|count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|CED|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|CED|count[18] .is_wysiwyg = "true";
defparam \r0|CED|count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N27
cyclonev_lcell_comb \r0|CED|Add0~85 (
// Equation(s):
// \r0|CED|Add0~85_sumout  = SUM(( \r0|CED|count [19] ) + ( GND ) + ( \r0|CED|Add0~90  ))
// \r0|CED|Add0~86  = CARRY(( \r0|CED|count [19] ) + ( GND ) + ( \r0|CED|Add0~90  ))

	.dataa(!\r0|CED|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|CED|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|CED|Add0~85_sumout ),
	.cout(\r0|CED|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Add0~85 .extended_lut = "off";
defparam \r0|CED|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \r0|CED|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N29
dffeas \r0|CED|count[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|CED|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|CED|count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|CED|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|CED|count[19] .is_wysiwyg = "true";
defparam \r0|CED|count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N30
cyclonev_lcell_comb \r0|CED|Add0~81 (
// Equation(s):
// \r0|CED|Add0~81_sumout  = SUM(( \r0|CED|count [20] ) + ( GND ) + ( \r0|CED|Add0~86  ))
// \r0|CED|Add0~82  = CARRY(( \r0|CED|count [20] ) + ( GND ) + ( \r0|CED|Add0~86  ))

	.dataa(gnd),
	.datab(!\r0|CED|count [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|CED|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|CED|Add0~81_sumout ),
	.cout(\r0|CED|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Add0~81 .extended_lut = "off";
defparam \r0|CED|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \r0|CED|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N32
dffeas \r0|CED|count[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|CED|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|CED|count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|CED|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|CED|count[20] .is_wysiwyg = "true";
defparam \r0|CED|count[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N33
cyclonev_lcell_comb \r0|CED|Add0~77 (
// Equation(s):
// \r0|CED|Add0~77_sumout  = SUM(( \r0|CED|count [21] ) + ( GND ) + ( \r0|CED|Add0~82  ))
// \r0|CED|Add0~78  = CARRY(( \r0|CED|count [21] ) + ( GND ) + ( \r0|CED|Add0~82  ))

	.dataa(!\r0|CED|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|CED|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|CED|Add0~77_sumout ),
	.cout(\r0|CED|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Add0~77 .extended_lut = "off";
defparam \r0|CED|Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \r0|CED|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N35
dffeas \r0|CED|count[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|CED|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|CED|count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|CED|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|CED|count[21] .is_wysiwyg = "true";
defparam \r0|CED|count[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N36
cyclonev_lcell_comb \r0|CED|Add0~73 (
// Equation(s):
// \r0|CED|Add0~73_sumout  = SUM(( \r0|CED|count [22] ) + ( GND ) + ( \r0|CED|Add0~78  ))
// \r0|CED|Add0~74  = CARRY(( \r0|CED|count [22] ) + ( GND ) + ( \r0|CED|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|CED|count [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|CED|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|CED|Add0~73_sumout ),
	.cout(\r0|CED|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Add0~73 .extended_lut = "off";
defparam \r0|CED|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|CED|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N38
dffeas \r0|CED|count[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|CED|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|CED|count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|CED|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|CED|count[22] .is_wysiwyg = "true";
defparam \r0|CED|count[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N39
cyclonev_lcell_comb \r0|CED|Add0~69 (
// Equation(s):
// \r0|CED|Add0~69_sumout  = SUM(( \r0|CED|count [23] ) + ( GND ) + ( \r0|CED|Add0~74  ))
// \r0|CED|Add0~70  = CARRY(( \r0|CED|count [23] ) + ( GND ) + ( \r0|CED|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|CED|count [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|CED|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|CED|Add0~69_sumout ),
	.cout(\r0|CED|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Add0~69 .extended_lut = "off";
defparam \r0|CED|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|CED|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N41
dffeas \r0|CED|count[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|CED|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|CED|count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|CED|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|CED|count[23] .is_wysiwyg = "true";
defparam \r0|CED|count[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N42
cyclonev_lcell_comb \r0|CED|Add0~65 (
// Equation(s):
// \r0|CED|Add0~65_sumout  = SUM(( \r0|CED|count [24] ) + ( GND ) + ( \r0|CED|Add0~70  ))
// \r0|CED|Add0~66  = CARRY(( \r0|CED|count [24] ) + ( GND ) + ( \r0|CED|Add0~70  ))

	.dataa(gnd),
	.datab(!\r0|CED|count [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|CED|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|CED|Add0~65_sumout ),
	.cout(\r0|CED|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Add0~65 .extended_lut = "off";
defparam \r0|CED|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \r0|CED|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N44
dffeas \r0|CED|count[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|CED|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|CED|count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|CED|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|CED|count[24] .is_wysiwyg = "true";
defparam \r0|CED|count[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N45
cyclonev_lcell_comb \r0|CED|Add0~61 (
// Equation(s):
// \r0|CED|Add0~61_sumout  = SUM(( \r0|CED|count [25] ) + ( GND ) + ( \r0|CED|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|CED|count [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|CED|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|CED|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Add0~61 .extended_lut = "off";
defparam \r0|CED|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|CED|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N47
dffeas \r0|CED|count[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|CED|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|CED|count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|CED|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|CED|count[25] .is_wysiwyg = "true";
defparam \r0|CED|count[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N54
cyclonev_lcell_comb \r0|CED|Equal0~3 (
// Equation(s):
// \r0|CED|Equal0~3_combout  = ( !\r0|CED|count [9] & ( !\r0|CED|count [24] & ( (\r0|CED|count [21] & (\r0|CED|count [25] & (\r0|CED|count [22] & \r0|CED|count [23]))) ) ) )

	.dataa(!\r0|CED|count [21]),
	.datab(!\r0|CED|count [25]),
	.datac(!\r0|CED|count [22]),
	.datad(!\r0|CED|count [23]),
	.datae(!\r0|CED|count [9]),
	.dataf(!\r0|CED|count [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|CED|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Equal0~3 .extended_lut = "off";
defparam \r0|CED|Equal0~3 .lut_mask = 64'h0001000000000000;
defparam \r0|CED|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N24
cyclonev_lcell_comb \r0|CED|Enable~0 (
// Equation(s):
// \r0|CED|Enable~0_combout  = ( \r0|CED|Equal0~1_combout  & ( \r0|CED|Equal0~2_combout  & ( (\r0|CED|Equal0~3_combout  & (\r0|CED|Equal0~4_combout  & (\r0|CED|Equal0~0_combout  & \SW[8]~input_o ))) ) ) )

	.dataa(!\r0|CED|Equal0~3_combout ),
	.datab(!\r0|CED|Equal0~4_combout ),
	.datac(!\r0|CED|Equal0~0_combout ),
	.datad(!\SW[8]~input_o ),
	.datae(!\r0|CED|Equal0~1_combout ),
	.dataf(!\r0|CED|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|CED|Enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|CED|Enable~0 .extended_lut = "off";
defparam \r0|CED|Enable~0 .lut_mask = 64'h0000000000000001;
defparam \r0|CED|Enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N26
dffeas \r0|CED|Enable (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|CED|Enable~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|CED|Enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r0|CED|Enable .is_wysiwyg = "true";
defparam \r0|CED|Enable .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N21
cyclonev_lcell_comb \r0|distance_temp_mm[1]~12 (
// Equation(s):
// \r0|distance_temp_mm[1]~12_combout  = ( \SW[8]~input_o  & ( \r0|CED|Enable~q  ) ) # ( !\SW[8]~input_o  & ( \r0|CED|Enable~q  ) ) # ( !\SW[8]~input_o  & ( !\r0|CED|Enable~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[8]~input_o ),
	.dataf(!\r0|CED|Enable~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_mm[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_mm[1]~12 .extended_lut = "off";
defparam \r0|distance_temp_mm[1]~12 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \r0|distance_temp_mm[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N26
dffeas \r0|distance_temp_cm[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|distance_temp_cm~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|distance_temp_mm[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|distance_temp_cm [1]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|distance_temp_cm[1] .is_wysiwyg = "true";
defparam \r0|distance_temp_cm[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N0
cyclonev_lcell_comb \r0|distance_temp_cm[3]~11 (
// Equation(s):
// \r0|distance_temp_cm[3]~11_combout  = ( \r0|LessThan20~1_combout  & ( (!\r0|echo_length [24] & \r0|LessThan10~0_combout ) ) ) # ( !\r0|LessThan20~1_combout  & ( !\r0|echo_length [24] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|echo_length [24]),
	.datad(!\r0|LessThan10~0_combout ),
	.datae(gnd),
	.dataf(!\r0|LessThan20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_cm[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_cm[3]~11 .extended_lut = "off";
defparam \r0|distance_temp_cm[3]~11 .lut_mask = 64'hF0F0F0F000F000F0;
defparam \r0|distance_temp_cm[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N51
cyclonev_lcell_comb \r0|LessThan14~0 (
// Equation(s):
// \r0|LessThan14~0_combout  = ( !\r0|echo_length [23] & ( (!\r0|echo_length [24] & !\r0|echo_length [22]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|echo_length [24]),
	.datad(!\r0|echo_length [22]),
	.datae(gnd),
	.dataf(!\r0|echo_length [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan14~0 .extended_lut = "off";
defparam \r0|LessThan14~0 .lut_mask = 64'hF000F00000000000;
defparam \r0|LessThan14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N15
cyclonev_lcell_comb \r0|LessThan16~2 (
// Equation(s):
// \r0|LessThan16~2_combout  = ( \r0|echo_length [15] & ( (!\r0|echo_length [19] & (!\r0|echo_length [16] & (!\r0|echo_length [17] & !\r0|echo_length [14]))) ) ) # ( !\r0|echo_length [15] & ( (!\r0|echo_length [19] & (!\r0|echo_length [16] & !\r0|echo_length 
// [17])) ) )

	.dataa(!\r0|echo_length [19]),
	.datab(!\r0|echo_length [16]),
	.datac(!\r0|echo_length [17]),
	.datad(!\r0|echo_length [14]),
	.datae(gnd),
	.dataf(!\r0|echo_length [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan16~2 .extended_lut = "off";
defparam \r0|LessThan16~2 .lut_mask = 64'h8080808080008000;
defparam \r0|LessThan16~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N30
cyclonev_lcell_comb \r0|LessThan16~1 (
// Equation(s):
// \r0|LessThan16~1_combout  = ( \r0|echo_length [21] & ( \r0|echo_length [22] & ( (\r0|echo_length [23] & (\r0|echo_length [20] & ((\r0|echo_length [19]) # (\r0|echo_length [18])))) ) ) )

	.dataa(!\r0|echo_length [18]),
	.datab(!\r0|echo_length [23]),
	.datac(!\r0|echo_length [19]),
	.datad(!\r0|echo_length [20]),
	.datae(!\r0|echo_length [21]),
	.dataf(!\r0|echo_length [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan16~1 .extended_lut = "off";
defparam \r0|LessThan16~1 .lut_mask = 64'h0000000000000013;
defparam \r0|LessThan16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N54
cyclonev_lcell_comb \r0|distance_temp_cm[3]~12 (
// Equation(s):
// \r0|distance_temp_cm[3]~12_combout  = ( \r0|echo_length [24] & ( \r0|LessThan16~0_combout  & ( (!\r0|LessThan14~0_combout ) # (\r0|echo_length [21]) ) ) ) # ( !\r0|echo_length [24] & ( \r0|LessThan16~0_combout  & ( (!\r0|LessThan16~2_combout  & 
// (\r0|LessThan16~1_combout  & ((!\r0|LessThan14~0_combout ) # (\r0|echo_length [21])))) ) ) ) # ( \r0|echo_length [24] & ( !\r0|LessThan16~0_combout  & ( !\r0|LessThan14~0_combout  ) ) ) # ( !\r0|echo_length [24] & ( !\r0|LessThan16~0_combout  & ( 
// (!\r0|LessThan14~0_combout  & (!\r0|LessThan16~2_combout  & \r0|LessThan16~1_combout )) ) ) )

	.dataa(!\r0|LessThan14~0_combout ),
	.datab(!\r0|LessThan16~2_combout ),
	.datac(!\r0|LessThan16~1_combout ),
	.datad(!\r0|echo_length [21]),
	.datae(!\r0|echo_length [24]),
	.dataf(!\r0|LessThan16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_cm[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_cm[3]~12 .extended_lut = "off";
defparam \r0|distance_temp_cm[3]~12 .lut_mask = 64'h0808AAAA080CAAFF;
defparam \r0|distance_temp_cm[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N30
cyclonev_lcell_comb \r0|distance_temp_cm[1]~10 (
// Equation(s):
// \r0|distance_temp_cm[1]~10_combout  = ( \r0|LessThan16~0_combout  & ( \r0|LessThan10~0_combout  & ( (\r0|echo_length [24] & ((!\r0|LessThan8~0_combout ) # (\r0|echo_length [14]))) ) ) ) # ( !\r0|LessThan16~0_combout  & ( \r0|LessThan10~0_combout  & ( 
// (\r0|echo_length [24] & !\r0|LessThan8~0_combout ) ) ) ) # ( \r0|LessThan16~0_combout  & ( !\r0|LessThan10~0_combout  & ( (!\r0|LessThan20~1_combout  & (\r0|echo_length [24] & ((!\r0|LessThan8~0_combout ) # (\r0|echo_length [14])))) # 
// (\r0|LessThan20~1_combout  & (((!\r0|LessThan8~0_combout ) # (\r0|echo_length [14])))) ) ) ) # ( !\r0|LessThan16~0_combout  & ( !\r0|LessThan10~0_combout  & ( (!\r0|LessThan8~0_combout  & ((\r0|echo_length [24]) # (\r0|LessThan20~1_combout ))) ) ) )

	.dataa(!\r0|LessThan20~1_combout ),
	.datab(!\r0|echo_length [24]),
	.datac(!\r0|LessThan8~0_combout ),
	.datad(!\r0|echo_length [14]),
	.datae(!\r0|LessThan16~0_combout ),
	.dataf(!\r0|LessThan10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_cm[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_cm[1]~10 .extended_lut = "off";
defparam \r0|distance_temp_cm[1]~10 .lut_mask = 64'h7070707730303033;
defparam \r0|distance_temp_cm[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N24
cyclonev_lcell_comb \r0|distance_temp_cm[3]~13 (
// Equation(s):
// \r0|distance_temp_cm[3]~13_combout  = ( \r0|distance_temp_cm[1]~0_combout  & ( \r0|echo_length [25] & ( (!\r0|echo_length [26] & ((!\r0|distance_temp_cm[3]~11_combout ) # (!\r0|distance_temp_cm[1]~10_combout ))) ) ) ) # ( 
// !\r0|distance_temp_cm[1]~0_combout  & ( \r0|echo_length [25] & ( (!\r0|echo_length [26] & ((!\r0|distance_temp_cm[3]~11_combout ) # (!\r0|distance_temp_cm[1]~10_combout ))) ) ) ) # ( \r0|distance_temp_cm[1]~0_combout  & ( !\r0|echo_length [25] & ( 
// (!\r0|echo_length [26]) # (!\r0|distance_temp_cm[3]~12_combout ) ) ) ) # ( !\r0|distance_temp_cm[1]~0_combout  & ( !\r0|echo_length [25] & ( (\r0|echo_length [26] & !\r0|distance_temp_cm[3]~12_combout ) ) ) )

	.dataa(!\r0|distance_temp_cm[3]~11_combout ),
	.datab(!\r0|echo_length [26]),
	.datac(!\r0|distance_temp_cm[3]~12_combout ),
	.datad(!\r0|distance_temp_cm[1]~10_combout ),
	.datae(!\r0|distance_temp_cm[1]~0_combout ),
	.dataf(!\r0|echo_length [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_cm[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_cm[3]~13 .extended_lut = "off";
defparam \r0|distance_temp_cm[3]~13 .lut_mask = 64'h3030FCFCCC88CC88;
defparam \r0|distance_temp_cm[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N36
cyclonev_lcell_comb \r0|always3~4 (
// Equation(s):
// \r0|always3~4_combout  = ( \r0|echo_length [23] & ( \r0|LessThan16~1_combout  & ( (\r0|distance_temp_cm~4_combout  & ((!\r0|echo_length [24] & ((!\r0|LessThan16~2_combout ))) # (\r0|echo_length [24] & (\r0|LessThan18~0_combout )))) ) ) ) # ( 
// !\r0|echo_length [23] & ( \r0|LessThan16~1_combout  & ( (\r0|distance_temp_cm~4_combout  & ((!\r0|LessThan16~2_combout ) # (\r0|echo_length [24]))) ) ) ) # ( \r0|echo_length [23] & ( !\r0|LessThan16~1_combout  & ( (\r0|LessThan18~0_combout  & 
// (\r0|echo_length [24] & \r0|distance_temp_cm~4_combout )) ) ) ) # ( !\r0|echo_length [23] & ( !\r0|LessThan16~1_combout  & ( (\r0|echo_length [24] & \r0|distance_temp_cm~4_combout ) ) ) )

	.dataa(!\r0|LessThan18~0_combout ),
	.datab(!\r0|echo_length [24]),
	.datac(!\r0|distance_temp_cm~4_combout ),
	.datad(!\r0|LessThan16~2_combout ),
	.datae(!\r0|echo_length [23]),
	.dataf(!\r0|LessThan16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|always3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|always3~4 .extended_lut = "off";
defparam \r0|always3~4 .lut_mask = 64'h030301010F030D01;
defparam \r0|always3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N51
cyclonev_lcell_comb \r0|LessThan4~4 (
// Equation(s):
// \r0|LessThan4~4_combout  = ( \r0|LessThan4~1_combout  & ( (\r0|LessThan4~0_combout  & !\r0|LessThan4~2_combout ) ) ) # ( !\r0|LessThan4~1_combout  & ( !\r0|LessThan4~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|LessThan4~0_combout ),
	.datad(!\r0|LessThan4~2_combout ),
	.datae(gnd),
	.dataf(!\r0|LessThan4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan4~4 .extended_lut = "off";
defparam \r0|LessThan4~4 .lut_mask = 64'hFF00FF000F000F00;
defparam \r0|LessThan4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N42
cyclonev_lcell_comb \r0|distance_temp_cm~14 (
// Equation(s):
// \r0|distance_temp_cm~14_combout  = ( !\r0|echo_length [26] & ( \r0|echo_length [25] & ( (\r0|LessThan10~1_combout ) # (\r0|LessThan8~1_combout ) ) ) ) # ( !\r0|echo_length [26] & ( !\r0|echo_length [25] & ( (\r0|LessThan4~4_combout ) # 
// (\r0|LessThan6~2_combout ) ) ) )

	.dataa(!\r0|LessThan8~1_combout ),
	.datab(!\r0|LessThan6~2_combout ),
	.datac(!\r0|LessThan4~4_combout ),
	.datad(!\r0|LessThan10~1_combout ),
	.datae(!\r0|echo_length [26]),
	.dataf(!\r0|echo_length [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_cm~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_cm~14 .extended_lut = "off";
defparam \r0|distance_temp_cm~14 .lut_mask = 64'h3F3F000055FF0000;
defparam \r0|distance_temp_cm~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N36
cyclonev_lcell_comb \r0|distance_temp_cm~15 (
// Equation(s):
// \r0|distance_temp_cm~15_combout  = ( \SW[8]~input_o  & ( !\r0|LessThan4~3_combout  & ( (!\r0|trig~q  & ((!\r0|distance_temp_cm[3]~13_combout  & (\r0|always3~4_combout )) # (\r0|distance_temp_cm[3]~13_combout  & ((!\r0|distance_temp_cm~14_combout ))))) ) ) 
// )

	.dataa(!\r0|distance_temp_cm[3]~13_combout ),
	.datab(!\r0|trig~q ),
	.datac(!\r0|always3~4_combout ),
	.datad(!\r0|distance_temp_cm~14_combout ),
	.datae(!\SW[8]~input_o ),
	.dataf(!\r0|LessThan4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_cm~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_cm~15 .extended_lut = "off";
defparam \r0|distance_temp_cm~15 .lut_mask = 64'h00004C0800000000;
defparam \r0|distance_temp_cm~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N38
dffeas \r0|distance_temp_cm[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|distance_temp_cm~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|distance_temp_mm[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|distance_temp_cm [2]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|distance_temp_cm[2] .is_wysiwyg = "true";
defparam \r0|distance_temp_cm[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N0
cyclonev_lcell_comb \Converter|C3|Add0~101 (
// Equation(s):
// \Converter|C3|Add0~101_sumout  = SUM(( \Converter|C3|count [0] ) + ( VCC ) + ( !VCC ))
// \Converter|C3|Add0~102  = CARRY(( \Converter|C3|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C3|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~101_sumout ),
	.cout(\Converter|C3|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~101 .extended_lut = "off";
defparam \Converter|C3|Add0~101 .lut_mask = 64'h0000000000000F0F;
defparam \Converter|C3|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N36
cyclonev_lcell_comb \Converter|C3|Add0~81 (
// Equation(s):
// \Converter|C3|Add0~81_sumout  = SUM(( \Converter|C3|count [22] ) + ( GND ) + ( \Converter|C3|Add0~62  ))
// \Converter|C3|Add0~82  = CARRY(( \Converter|C3|count [22] ) + ( GND ) + ( \Converter|C3|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C3|count [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~81_sumout ),
	.cout(\Converter|C3|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~81 .extended_lut = "off";
defparam \Converter|C3|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C3|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N39
cyclonev_lcell_comb \Converter|C3|Add0~57 (
// Equation(s):
// \Converter|C3|Add0~57_sumout  = SUM(( \Converter|C3|count [23] ) + ( GND ) + ( \Converter|C3|Add0~82  ))
// \Converter|C3|Add0~58  = CARRY(( \Converter|C3|count [23] ) + ( GND ) + ( \Converter|C3|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C3|count [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~57_sumout ),
	.cout(\Converter|C3|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~57 .extended_lut = "off";
defparam \Converter|C3|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C3|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y9_N41
dffeas \Converter|C3|count[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[23] .is_wysiwyg = "true";
defparam \Converter|C3|count[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N42
cyclonev_lcell_comb \Converter|C3|Add0~77 (
// Equation(s):
// \Converter|C3|Add0~77_sumout  = SUM(( \Converter|C3|count [24] ) + ( GND ) + ( \Converter|C3|Add0~58  ))
// \Converter|C3|Add0~78  = CARRY(( \Converter|C3|count [24] ) + ( GND ) + ( \Converter|C3|Add0~58  ))

	.dataa(gnd),
	.datab(!\Converter|C3|count [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~77_sumout ),
	.cout(\Converter|C3|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~77 .extended_lut = "off";
defparam \Converter|C3|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \Converter|C3|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y9_N44
dffeas \Converter|C3|count[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[24] .is_wysiwyg = "true";
defparam \Converter|C3|count[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N45
cyclonev_lcell_comb \Converter|C3|Add0~73 (
// Equation(s):
// \Converter|C3|Add0~73_sumout  = SUM(( \Converter|C3|count [25] ) + ( GND ) + ( \Converter|C3|Add0~78  ))
// \Converter|C3|Add0~74  = CARRY(( \Converter|C3|count [25] ) + ( GND ) + ( \Converter|C3|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C3|count [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~73_sumout ),
	.cout(\Converter|C3|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~73 .extended_lut = "off";
defparam \Converter|C3|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C3|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y9_N47
dffeas \Converter|C3|count[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[25] .is_wysiwyg = "true";
defparam \Converter|C3|count[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N48
cyclonev_lcell_comb \Converter|C3|Add0~97 (
// Equation(s):
// \Converter|C3|Add0~97_sumout  = SUM(( \Converter|C3|count [26] ) + ( GND ) + ( \Converter|C3|Add0~74  ))
// \Converter|C3|Add0~98  = CARRY(( \Converter|C3|count [26] ) + ( GND ) + ( \Converter|C3|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C3|count [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~97_sumout ),
	.cout(\Converter|C3|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~97 .extended_lut = "off";
defparam \Converter|C3|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C3|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y9_N50
dffeas \Converter|C3|count[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[26] .is_wysiwyg = "true";
defparam \Converter|C3|count[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N51
cyclonev_lcell_comb \Converter|C3|Add0~93 (
// Equation(s):
// \Converter|C3|Add0~93_sumout  = SUM(( \Converter|C3|count [27] ) + ( GND ) + ( \Converter|C3|Add0~98  ))
// \Converter|C3|Add0~94  = CARRY(( \Converter|C3|count [27] ) + ( GND ) + ( \Converter|C3|Add0~98  ))

	.dataa(!\Converter|C3|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~93_sumout ),
	.cout(\Converter|C3|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~93 .extended_lut = "off";
defparam \Converter|C3|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C3|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y9_N53
dffeas \Converter|C3|count[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[27] .is_wysiwyg = "true";
defparam \Converter|C3|count[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N54
cyclonev_lcell_comb \Converter|C3|Add0~89 (
// Equation(s):
// \Converter|C3|Add0~89_sumout  = SUM(( \Converter|C3|count [28] ) + ( GND ) + ( \Converter|C3|Add0~94  ))
// \Converter|C3|Add0~90  = CARRY(( \Converter|C3|count [28] ) + ( GND ) + ( \Converter|C3|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C3|count [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~89_sumout ),
	.cout(\Converter|C3|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~89 .extended_lut = "off";
defparam \Converter|C3|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C3|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y9_N56
dffeas \Converter|C3|count[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[28] .is_wysiwyg = "true";
defparam \Converter|C3|count[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N57
cyclonev_lcell_comb \Converter|C3|Add0~85 (
// Equation(s):
// \Converter|C3|Add0~85_sumout  = SUM(( \Converter|C3|count [29] ) + ( GND ) + ( \Converter|C3|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C3|count [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~85_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~85 .extended_lut = "off";
defparam \Converter|C3|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C3|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y9_N59
dffeas \Converter|C3|count[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[29] .is_wysiwyg = "true";
defparam \Converter|C3|count[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N6
cyclonev_lcell_comb \Converter|C3|count~0 (
// Equation(s):
// \Converter|C3|count~0_combout  = ( !\Converter|C3|count [27] & ( (!\Converter|C3|count [29] & (!\Converter|C3|count [26] & !\Converter|C3|count [28])) ) )

	.dataa(gnd),
	.datab(!\Converter|C3|count [29]),
	.datac(!\Converter|C3|count [26]),
	.datad(!\Converter|C3|count [28]),
	.datae(gnd),
	.dataf(!\Converter|C3|count [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C3|count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|count~0 .extended_lut = "off";
defparam \Converter|C3|count~0 .lut_mask = 64'hC000C00000000000;
defparam \Converter|C3|count~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N27
cyclonev_lcell_comb \Converter|C3|count~1 (
// Equation(s):
// \Converter|C3|count~1_combout  = ( \Converter|C3|count~0_combout  & ( !\Converter|C3|count [25] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C3|count [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Converter|C3|count~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C3|count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|count~1 .extended_lut = "off";
defparam \Converter|C3|count~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Converter|C3|count~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y10_N27
cyclonev_lcell_comb \Converter|C3|count~3 (
// Equation(s):
// \Converter|C3|count~3_combout  = ( !\Converter|C3|count [11] & ( (!\Converter|C3|count [15] & (!\Converter|C3|count [14] & (!\Converter|C3|count [12] & !\Converter|C3|count [13]))) ) )

	.dataa(!\Converter|C3|count [15]),
	.datab(!\Converter|C3|count [14]),
	.datac(!\Converter|C3|count [12]),
	.datad(!\Converter|C3|count [13]),
	.datae(gnd),
	.dataf(!\Converter|C3|count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C3|count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|count~3 .extended_lut = "off";
defparam \Converter|C3|count~3 .lut_mask = 64'h8000800000000000;
defparam \Converter|C3|count~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y10_N48
cyclonev_lcell_comb \Converter|C3|count~5 (
// Equation(s):
// \Converter|C3|count~5_combout  = ( !\Converter|C3|count [3] & ( !\Converter|C3|count [4] & ( (!\Converter|C3|count [7] & (!\Converter|C3|count [2] & !\Converter|C3|count [1])) ) ) )

	.dataa(!\Converter|C3|count [7]),
	.datab(!\Converter|C3|count [2]),
	.datac(!\Converter|C3|count [1]),
	.datad(gnd),
	.datae(!\Converter|C3|count [3]),
	.dataf(!\Converter|C3|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C3|count~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|count~5 .extended_lut = "off";
defparam \Converter|C3|count~5 .lut_mask = 64'h8080000000000000;
defparam \Converter|C3|count~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y10_N24
cyclonev_lcell_comb \Converter|C3|count~2 (
// Equation(s):
// \Converter|C3|count~2_combout  = ( \Converter|C3|count [8] & ( (\Converter|C3|count [10] & \Converter|C3|count [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C3|count [10]),
	.datad(!\Converter|C3|count [9]),
	.datae(gnd),
	.dataf(!\Converter|C3|count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C3|count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|count~2 .extended_lut = "off";
defparam \Converter|C3|count~2 .lut_mask = 64'h00000000000F000F;
defparam \Converter|C3|count~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y10_N18
cyclonev_lcell_comb \Converter|C3|count~6 (
// Equation(s):
// \Converter|C3|count~6_combout  = ( \Converter|C3|count~2_combout  & ( (\Converter|C3|count [5] & (\Converter|C3|count [6] & (\Converter|C3|count~5_combout  & !\Converter|C3|count [0]))) ) )

	.dataa(!\Converter|C3|count [5]),
	.datab(!\Converter|C3|count [6]),
	.datac(!\Converter|C3|count~5_combout ),
	.datad(!\Converter|C3|count [0]),
	.datae(gnd),
	.dataf(!\Converter|C3|count~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C3|count~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|count~6 .extended_lut = "off";
defparam \Converter|C3|count~6 .lut_mask = 64'h0000000001000100;
defparam \Converter|C3|count~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N9
cyclonev_lcell_comb \Converter|C3|count~4 (
// Equation(s):
// \Converter|C3|count~4_combout  = ( !\Converter|C3|count [20] & ( (!\Converter|C3|count [21] & (!\Converter|C3|count [23] & !\Converter|C3|count [22])) ) )

	.dataa(!\Converter|C3|count [21]),
	.datab(gnd),
	.datac(!\Converter|C3|count [23]),
	.datad(!\Converter|C3|count [22]),
	.datae(gnd),
	.dataf(!\Converter|C3|count [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C3|count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|count~4 .extended_lut = "off";
defparam \Converter|C3|count~4 .lut_mask = 64'hA000A00000000000;
defparam \Converter|C3|count~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y10_N6
cyclonev_lcell_comb \Converter|C3|count~7 (
// Equation(s):
// \Converter|C3|count~7_combout  = ( !\Converter|C3|count [18] & ( \Converter|C3|count~4_combout  & ( (\Converter|C3|count~3_combout  & \Converter|C3|count~6_combout ) ) ) )

	.dataa(!\Converter|C3|count~3_combout ),
	.datab(gnd),
	.datac(!\Converter|C3|count~6_combout ),
	.datad(gnd),
	.datae(!\Converter|C3|count [18]),
	.dataf(!\Converter|C3|count~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C3|count~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|count~7 .extended_lut = "off";
defparam \Converter|C3|count~7 .lut_mask = 64'h0000000005050000;
defparam \Converter|C3|count~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N15
cyclonev_lcell_comb \Converter|C3|count~8 (
// Equation(s):
// \Converter|C3|count~8_combout  = ( \Converter|C3|count~7_combout  & ( (\Converter|C3|count [17] & (\Converter|C3|count~1_combout  & (\Converter|C3|count [19] & \Converter|C3|count [16]))) ) )

	.dataa(!\Converter|C3|count [17]),
	.datab(!\Converter|C3|count~1_combout ),
	.datac(!\Converter|C3|count [19]),
	.datad(!\Converter|C3|count [16]),
	.datae(gnd),
	.dataf(!\Converter|C3|count~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C3|count~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|count~8 .extended_lut = "off";
defparam \Converter|C3|count~8 .lut_mask = 64'h0000000000010001;
defparam \Converter|C3|count~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y10_N21
cyclonev_lcell_comb \Converter|C3|LessThan3~0 (
// Equation(s):
// \Converter|C3|LessThan3~0_combout  = ( \Converter|C3|count~2_combout  & ( (\Converter|C3|count~3_combout  & (!\Converter|C3|count [7] & ((!\Converter|C3|count [5]) # (!\Converter|C3|count [6])))) ) ) # ( !\Converter|C3|count~2_combout  & ( 
// \Converter|C3|count~3_combout  ) )

	.dataa(!\Converter|C3|count [5]),
	.datab(!\Converter|C3|count [6]),
	.datac(!\Converter|C3|count~3_combout ),
	.datad(!\Converter|C3|count [7]),
	.datae(gnd),
	.dataf(!\Converter|C3|count~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C3|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|LessThan3~0 .extended_lut = "off";
defparam \Converter|C3|LessThan3~0 .lut_mask = 64'h0F0F0F0F0E000E00;
defparam \Converter|C3|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N0
cyclonev_lcell_comb \Converter|C3|always0~1 (
// Equation(s):
// \Converter|C3|always0~1_combout  = ( \Converter|C3|count [16] & ( \Converter|C3|count [19] & ( (\Converter|C3|count [24] & (((\Converter|C3|count [17] & !\Converter|C3|LessThan3~0_combout )) # (\Converter|C3|count [18]))) ) ) ) # ( !\Converter|C3|count 
// [16] & ( \Converter|C3|count [19] & ( (\Converter|C3|count [24] & \Converter|C3|count [18]) ) ) )

	.dataa(!\Converter|C3|count [17]),
	.datab(!\Converter|C3|count [24]),
	.datac(!\Converter|C3|count [18]),
	.datad(!\Converter|C3|LessThan3~0_combout ),
	.datae(!\Converter|C3|count [16]),
	.dataf(!\Converter|C3|count [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C3|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|always0~1 .extended_lut = "off";
defparam \Converter|C3|always0~1 .lut_mask = 64'h0000000003031303;
defparam \Converter|C3|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N21
cyclonev_lcell_comb \Converter|C3|LessThan2~5 (
// Equation(s):
// \Converter|C3|LessThan2~5_combout  = ( \Converter|C3|count [23] & ( (!\Converter|C3|count [22] & (!\Converter|C3|count [24] & !\Converter|C3|count [25])) ) ) # ( !\Converter|C3|count [23] & ( (!\Converter|C3|count [24] & !\Converter|C3|count [25]) ) )

	.dataa(!\Converter|C3|count [22]),
	.datab(gnd),
	.datac(!\Converter|C3|count [24]),
	.datad(!\Converter|C3|count [25]),
	.datae(gnd),
	.dataf(!\Converter|C3|count [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C3|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|LessThan2~5 .extended_lut = "off";
defparam \Converter|C3|LessThan2~5 .lut_mask = 64'hF000F000A000A000;
defparam \Converter|C3|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y10_N39
cyclonev_lcell_comb \Converter|C3|LessThan2~1 (
// Equation(s):
// \Converter|C3|LessThan2~1_combout  = ( \Converter|C3|count [15] & ( (\Converter|C3|count [13] & (\Converter|C3|count [12] & \Converter|C3|count [10])) ) )

	.dataa(gnd),
	.datab(!\Converter|C3|count [13]),
	.datac(!\Converter|C3|count [12]),
	.datad(!\Converter|C3|count [10]),
	.datae(gnd),
	.dataf(!\Converter|C3|count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C3|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|LessThan2~1 .extended_lut = "off";
defparam \Converter|C3|LessThan2~1 .lut_mask = 64'h0000000000030003;
defparam \Converter|C3|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y10_N36
cyclonev_lcell_comb \Converter|C3|LessThan2~0 (
// Equation(s):
// \Converter|C3|LessThan2~0_combout  = ( !\Converter|C3|count [8] & ( (!\Converter|C3|count [7] & (!\Converter|C3|count [9] & !\Converter|C3|count [5])) ) )

	.dataa(!\Converter|C3|count [7]),
	.datab(gnd),
	.datac(!\Converter|C3|count [9]),
	.datad(!\Converter|C3|count [5]),
	.datae(gnd),
	.dataf(!\Converter|C3|count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C3|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|LessThan2~0 .extended_lut = "off";
defparam \Converter|C3|LessThan2~0 .lut_mask = 64'hA000A00000000000;
defparam \Converter|C3|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y10_N33
cyclonev_lcell_comb \Converter|C3|LessThan2~2 (
// Equation(s):
// \Converter|C3|LessThan2~2_combout  = ( \Converter|C3|count [6] & ( (\Converter|C3|count [11] & \Converter|C3|LessThan2~1_combout ) ) ) # ( !\Converter|C3|count [6] & ( (\Converter|C3|count [11] & (\Converter|C3|LessThan2~1_combout  & 
// !\Converter|C3|LessThan2~0_combout )) ) )

	.dataa(!\Converter|C3|count [11]),
	.datab(gnd),
	.datac(!\Converter|C3|LessThan2~1_combout ),
	.datad(!\Converter|C3|LessThan2~0_combout ),
	.datae(gnd),
	.dataf(!\Converter|C3|count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C3|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|LessThan2~2 .extended_lut = "off";
defparam \Converter|C3|LessThan2~2 .lut_mask = 64'h0500050005050505;
defparam \Converter|C3|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y10_N30
cyclonev_lcell_comb \Converter|C3|LessThan2~3 (
// Equation(s):
// \Converter|C3|LessThan2~3_combout  = ( \Converter|C3|count [15] & ( (!\Converter|C3|count [16] & (!\Converter|C3|LessThan2~2_combout  & !\Converter|C3|count [14])) ) ) # ( !\Converter|C3|count [15] & ( (!\Converter|C3|count [16] & 
// !\Converter|C3|LessThan2~2_combout ) ) )

	.dataa(gnd),
	.datab(!\Converter|C3|count [16]),
	.datac(!\Converter|C3|LessThan2~2_combout ),
	.datad(!\Converter|C3|count [14]),
	.datae(gnd),
	.dataf(!\Converter|C3|count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C3|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|LessThan2~3 .extended_lut = "off";
defparam \Converter|C3|LessThan2~3 .lut_mask = 64'hC0C0C0C0C000C000;
defparam \Converter|C3|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N12
cyclonev_lcell_comb \Converter|C3|LessThan2~4 (
// Equation(s):
// \Converter|C3|LessThan2~4_combout  = ( \Converter|C3|count [20] & ( (\Converter|C3|count [17] & (\Converter|C3|count [21] & \Converter|C3|count [23])) ) )

	.dataa(!\Converter|C3|count [17]),
	.datab(gnd),
	.datac(!\Converter|C3|count [21]),
	.datad(!\Converter|C3|count [23]),
	.datae(gnd),
	.dataf(!\Converter|C3|count [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C3|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|LessThan2~4 .extended_lut = "off";
defparam \Converter|C3|LessThan2~4 .lut_mask = 64'h0000000000050005;
defparam \Converter|C3|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N24
cyclonev_lcell_comb \Converter|C3|LessThan2~6 (
// Equation(s):
// \Converter|C3|LessThan2~6_combout  = ( \Converter|C3|LessThan2~4_combout  & ( (\Converter|C3|LessThan2~5_combout  & ((!\Converter|C3|count [19]) # ((!\Converter|C3|count [18]) # (\Converter|C3|LessThan2~3_combout )))) ) ) # ( 
// !\Converter|C3|LessThan2~4_combout  & ( \Converter|C3|LessThan2~5_combout  ) )

	.dataa(!\Converter|C3|LessThan2~5_combout ),
	.datab(!\Converter|C3|count [19]),
	.datac(!\Converter|C3|count [18]),
	.datad(!\Converter|C3|LessThan2~3_combout ),
	.datae(gnd),
	.dataf(!\Converter|C3|LessThan2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C3|LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|LessThan2~6 .extended_lut = "off";
defparam \Converter|C3|LessThan2~6 .lut_mask = 64'h5555555554555455;
defparam \Converter|C3|LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N42
cyclonev_lcell_comb \Converter|C3|count~9 (
// Equation(s):
// \Converter|C3|count~9_combout  = ( \Converter|C3|LessThan2~6_combout  & ( \Converter|C3|count [25] & ( (\Converter|C3|count~8_combout  & !\Converter|C3|count~0_combout ) ) ) ) # ( !\Converter|C3|LessThan2~6_combout  & ( \Converter|C3|count [25] & ( 
// \Converter|C3|count~8_combout  ) ) ) # ( \Converter|C3|LessThan2~6_combout  & ( !\Converter|C3|count [25] & ( (\Converter|C3|count~8_combout  & !\Converter|C3|count~0_combout ) ) ) ) # ( !\Converter|C3|LessThan2~6_combout  & ( !\Converter|C3|count [25] & 
// ( (\Converter|C3|count~8_combout  & ((!\Converter|C3|count~0_combout ) # ((\Converter|C3|always0~1_combout ) # (\Converter|C3|always0~0_combout )))) ) ) )

	.dataa(!\Converter|C3|count~8_combout ),
	.datab(!\Converter|C3|count~0_combout ),
	.datac(!\Converter|C3|always0~0_combout ),
	.datad(!\Converter|C3|always0~1_combout ),
	.datae(!\Converter|C3|LessThan2~6_combout ),
	.dataf(!\Converter|C3|count [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C3|count~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|count~9 .extended_lut = "off";
defparam \Converter|C3|count~9 .lut_mask = 64'h4555444455554444;
defparam \Converter|C3|count~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N48
cyclonev_lcell_comb \r0|distance_temp_cm~16 (
// Equation(s):
// \r0|distance_temp_cm~16_combout  = ( !\r0|LessThan4~3_combout  & ( (\SW[8]~input_o  & (!\r0|trig~q  & (!\r0|always3~4_combout  & !\r0|distance_temp_cm[3]~13_combout ))) ) )

	.dataa(!\SW[8]~input_o ),
	.datab(!\r0|trig~q ),
	.datac(!\r0|always3~4_combout ),
	.datad(!\r0|distance_temp_cm[3]~13_combout ),
	.datae(gnd),
	.dataf(!\r0|LessThan4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_cm~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_cm~16 .extended_lut = "off";
defparam \r0|distance_temp_cm~16 .lut_mask = 64'h4000400000000000;
defparam \r0|distance_temp_cm~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N50
dffeas \r0|distance_temp_cm[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|distance_temp_cm~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|distance_temp_mm[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|distance_temp_cm [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|distance_temp_cm[3] .is_wysiwyg = "true";
defparam \r0|distance_temp_cm[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N12
cyclonev_lcell_comb \Converter|C3|count[11]~10 (
// Equation(s):
// \Converter|C3|count[11]~10_combout  = ( \r0|distance_temp_cm [3] & ( \SW[8]~input_o  ) ) # ( !\r0|distance_temp_cm [3] & ( \SW[8]~input_o  & ( (!\r0|distance_temp_cm [2]) # ((\Converter|C3|count~9_combout ) # (\r0|distance_temp_cm [1])) ) ) ) # ( 
// \r0|distance_temp_cm [3] & ( !\SW[8]~input_o  ) ) # ( !\r0|distance_temp_cm [3] & ( !\SW[8]~input_o  ) )

	.dataa(!\r0|distance_temp_cm [2]),
	.datab(!\r0|distance_temp_cm [1]),
	.datac(gnd),
	.datad(!\Converter|C3|count~9_combout ),
	.datae(!\r0|distance_temp_cm [3]),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C3|count[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|count[11]~10 .extended_lut = "off";
defparam \Converter|C3|count[11]~10 .lut_mask = 64'hFFFFFFFFBBFFFFFF;
defparam \Converter|C3|count[11]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N2
dffeas \Converter|C3|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[0] .is_wysiwyg = "true";
defparam \Converter|C3|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N3
cyclonev_lcell_comb \Converter|C3|Add0~117 (
// Equation(s):
// \Converter|C3|Add0~117_sumout  = SUM(( \Converter|C3|count [1] ) + ( GND ) + ( \Converter|C3|Add0~102  ))
// \Converter|C3|Add0~118  = CARRY(( \Converter|C3|count [1] ) + ( GND ) + ( \Converter|C3|Add0~102  ))

	.dataa(!\Converter|C3|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~117_sumout ),
	.cout(\Converter|C3|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~117 .extended_lut = "off";
defparam \Converter|C3|Add0~117 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C3|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N5
dffeas \Converter|C3|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[1] .is_wysiwyg = "true";
defparam \Converter|C3|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N6
cyclonev_lcell_comb \Converter|C3|Add0~113 (
// Equation(s):
// \Converter|C3|Add0~113_sumout  = SUM(( \Converter|C3|count [2] ) + ( GND ) + ( \Converter|C3|Add0~118  ))
// \Converter|C3|Add0~114  = CARRY(( \Converter|C3|count [2] ) + ( GND ) + ( \Converter|C3|Add0~118  ))

	.dataa(gnd),
	.datab(!\Converter|C3|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~113_sumout ),
	.cout(\Converter|C3|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~113 .extended_lut = "off";
defparam \Converter|C3|Add0~113 .lut_mask = 64'h0000FFFF00003333;
defparam \Converter|C3|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N8
dffeas \Converter|C3|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[2] .is_wysiwyg = "true";
defparam \Converter|C3|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N9
cyclonev_lcell_comb \Converter|C3|Add0~109 (
// Equation(s):
// \Converter|C3|Add0~109_sumout  = SUM(( \Converter|C3|count [3] ) + ( GND ) + ( \Converter|C3|Add0~114  ))
// \Converter|C3|Add0~110  = CARRY(( \Converter|C3|count [3] ) + ( GND ) + ( \Converter|C3|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C3|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~109_sumout ),
	.cout(\Converter|C3|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~109 .extended_lut = "off";
defparam \Converter|C3|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C3|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N11
dffeas \Converter|C3|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[3] .is_wysiwyg = "true";
defparam \Converter|C3|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N12
cyclonev_lcell_comb \Converter|C3|Add0~105 (
// Equation(s):
// \Converter|C3|Add0~105_sumout  = SUM(( \Converter|C3|count [4] ) + ( GND ) + ( \Converter|C3|Add0~110  ))
// \Converter|C3|Add0~106  = CARRY(( \Converter|C3|count [4] ) + ( GND ) + ( \Converter|C3|Add0~110  ))

	.dataa(gnd),
	.datab(!\Converter|C3|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~105_sumout ),
	.cout(\Converter|C3|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~105 .extended_lut = "off";
defparam \Converter|C3|Add0~105 .lut_mask = 64'h0000FFFF00003333;
defparam \Converter|C3|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N14
dffeas \Converter|C3|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[4] .is_wysiwyg = "true";
defparam \Converter|C3|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N15
cyclonev_lcell_comb \Converter|C3|Add0~41 (
// Equation(s):
// \Converter|C3|Add0~41_sumout  = SUM(( \Converter|C3|count [5] ) + ( GND ) + ( \Converter|C3|Add0~106  ))
// \Converter|C3|Add0~42  = CARRY(( \Converter|C3|count [5] ) + ( GND ) + ( \Converter|C3|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C3|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~41_sumout ),
	.cout(\Converter|C3|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~41 .extended_lut = "off";
defparam \Converter|C3|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C3|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N17
dffeas \Converter|C3|count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[5] .is_wysiwyg = "true";
defparam \Converter|C3|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N18
cyclonev_lcell_comb \Converter|C3|Add0~21 (
// Equation(s):
// \Converter|C3|Add0~21_sumout  = SUM(( \Converter|C3|count [6] ) + ( GND ) + ( \Converter|C3|Add0~42  ))
// \Converter|C3|Add0~22  = CARRY(( \Converter|C3|count [6] ) + ( GND ) + ( \Converter|C3|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C3|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~21_sumout ),
	.cout(\Converter|C3|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~21 .extended_lut = "off";
defparam \Converter|C3|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C3|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N20
dffeas \Converter|C3|count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[6] .is_wysiwyg = "true";
defparam \Converter|C3|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N21
cyclonev_lcell_comb \Converter|C3|Add0~37 (
// Equation(s):
// \Converter|C3|Add0~37_sumout  = SUM(( \Converter|C3|count [7] ) + ( GND ) + ( \Converter|C3|Add0~22  ))
// \Converter|C3|Add0~38  = CARRY(( \Converter|C3|count [7] ) + ( GND ) + ( \Converter|C3|Add0~22  ))

	.dataa(!\Converter|C3|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~37_sumout ),
	.cout(\Converter|C3|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~37 .extended_lut = "off";
defparam \Converter|C3|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C3|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N23
dffeas \Converter|C3|count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[7] .is_wysiwyg = "true";
defparam \Converter|C3|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N24
cyclonev_lcell_comb \Converter|C3|Add0~33 (
// Equation(s):
// \Converter|C3|Add0~33_sumout  = SUM(( \Converter|C3|count [8] ) + ( GND ) + ( \Converter|C3|Add0~38  ))
// \Converter|C3|Add0~34  = CARRY(( \Converter|C3|count [8] ) + ( GND ) + ( \Converter|C3|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C3|count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~33_sumout ),
	.cout(\Converter|C3|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~33 .extended_lut = "off";
defparam \Converter|C3|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C3|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N26
dffeas \Converter|C3|count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[8] .is_wysiwyg = "true";
defparam \Converter|C3|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N27
cyclonev_lcell_comb \Converter|C3|Add0~29 (
// Equation(s):
// \Converter|C3|Add0~29_sumout  = SUM(( \Converter|C3|count [9] ) + ( GND ) + ( \Converter|C3|Add0~34  ))
// \Converter|C3|Add0~30  = CARRY(( \Converter|C3|count [9] ) + ( GND ) + ( \Converter|C3|Add0~34  ))

	.dataa(!\Converter|C3|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~29_sumout ),
	.cout(\Converter|C3|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~29 .extended_lut = "off";
defparam \Converter|C3|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C3|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N29
dffeas \Converter|C3|count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[9] .is_wysiwyg = "true";
defparam \Converter|C3|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N30
cyclonev_lcell_comb \Converter|C3|Add0~45 (
// Equation(s):
// \Converter|C3|Add0~45_sumout  = SUM(( \Converter|C3|count [10] ) + ( GND ) + ( \Converter|C3|Add0~30  ))
// \Converter|C3|Add0~46  = CARRY(( \Converter|C3|count [10] ) + ( GND ) + ( \Converter|C3|Add0~30  ))

	.dataa(gnd),
	.datab(!\Converter|C3|count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~45_sumout ),
	.cout(\Converter|C3|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~45 .extended_lut = "off";
defparam \Converter|C3|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \Converter|C3|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N32
dffeas \Converter|C3|count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[10] .is_wysiwyg = "true";
defparam \Converter|C3|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N33
cyclonev_lcell_comb \Converter|C3|Add0~25 (
// Equation(s):
// \Converter|C3|Add0~25_sumout  = SUM(( \Converter|C3|count [11] ) + ( GND ) + ( \Converter|C3|Add0~46  ))
// \Converter|C3|Add0~26  = CARRY(( \Converter|C3|count [11] ) + ( GND ) + ( \Converter|C3|Add0~46  ))

	.dataa(!\Converter|C3|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~25_sumout ),
	.cout(\Converter|C3|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~25 .extended_lut = "off";
defparam \Converter|C3|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C3|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N35
dffeas \Converter|C3|count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[11] .is_wysiwyg = "true";
defparam \Converter|C3|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N36
cyclonev_lcell_comb \Converter|C3|Add0~53 (
// Equation(s):
// \Converter|C3|Add0~53_sumout  = SUM(( \Converter|C3|count [12] ) + ( GND ) + ( \Converter|C3|Add0~26  ))
// \Converter|C3|Add0~54  = CARRY(( \Converter|C3|count [12] ) + ( GND ) + ( \Converter|C3|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C3|count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~53_sumout ),
	.cout(\Converter|C3|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~53 .extended_lut = "off";
defparam \Converter|C3|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C3|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N38
dffeas \Converter|C3|count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[12] .is_wysiwyg = "true";
defparam \Converter|C3|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N39
cyclonev_lcell_comb \Converter|C3|Add0~49 (
// Equation(s):
// \Converter|C3|Add0~49_sumout  = SUM(( \Converter|C3|count [13] ) + ( GND ) + ( \Converter|C3|Add0~54  ))
// \Converter|C3|Add0~50  = CARRY(( \Converter|C3|count [13] ) + ( GND ) + ( \Converter|C3|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C3|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~49_sumout ),
	.cout(\Converter|C3|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~49 .extended_lut = "off";
defparam \Converter|C3|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C3|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N41
dffeas \Converter|C3|count[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[13] .is_wysiwyg = "true";
defparam \Converter|C3|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N42
cyclonev_lcell_comb \Converter|C3|Add0~17 (
// Equation(s):
// \Converter|C3|Add0~17_sumout  = SUM(( \Converter|C3|count [14] ) + ( GND ) + ( \Converter|C3|Add0~50  ))
// \Converter|C3|Add0~18  = CARRY(( \Converter|C3|count [14] ) + ( GND ) + ( \Converter|C3|Add0~50  ))

	.dataa(gnd),
	.datab(!\Converter|C3|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~17_sumout ),
	.cout(\Converter|C3|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~17 .extended_lut = "off";
defparam \Converter|C3|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Converter|C3|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N44
dffeas \Converter|C3|count[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[14] .is_wysiwyg = "true";
defparam \Converter|C3|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N45
cyclonev_lcell_comb \Converter|C3|Add0~13 (
// Equation(s):
// \Converter|C3|Add0~13_sumout  = SUM(( \Converter|C3|count [15] ) + ( GND ) + ( \Converter|C3|Add0~18  ))
// \Converter|C3|Add0~14  = CARRY(( \Converter|C3|count [15] ) + ( GND ) + ( \Converter|C3|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C3|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~13_sumout ),
	.cout(\Converter|C3|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~13 .extended_lut = "off";
defparam \Converter|C3|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C3|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N47
dffeas \Converter|C3|count[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[15] .is_wysiwyg = "true";
defparam \Converter|C3|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N48
cyclonev_lcell_comb \Converter|C3|Add0~9 (
// Equation(s):
// \Converter|C3|Add0~9_sumout  = SUM(( \Converter|C3|count [16] ) + ( GND ) + ( \Converter|C3|Add0~14  ))
// \Converter|C3|Add0~10  = CARRY(( \Converter|C3|count [16] ) + ( GND ) + ( \Converter|C3|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C3|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~9_sumout ),
	.cout(\Converter|C3|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~9 .extended_lut = "off";
defparam \Converter|C3|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C3|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N50
dffeas \Converter|C3|count[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[16] .is_wysiwyg = "true";
defparam \Converter|C3|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N51
cyclonev_lcell_comb \Converter|C3|Add0~69 (
// Equation(s):
// \Converter|C3|Add0~69_sumout  = SUM(( \Converter|C3|count [17] ) + ( GND ) + ( \Converter|C3|Add0~10  ))
// \Converter|C3|Add0~70  = CARRY(( \Converter|C3|count [17] ) + ( GND ) + ( \Converter|C3|Add0~10  ))

	.dataa(!\Converter|C3|count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~69_sumout ),
	.cout(\Converter|C3|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~69 .extended_lut = "off";
defparam \Converter|C3|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C3|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N53
dffeas \Converter|C3|count[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[17] .is_wysiwyg = "true";
defparam \Converter|C3|count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N54
cyclonev_lcell_comb \Converter|C3|Add0~5 (
// Equation(s):
// \Converter|C3|Add0~5_sumout  = SUM(( \Converter|C3|count [18] ) + ( GND ) + ( \Converter|C3|Add0~70  ))
// \Converter|C3|Add0~6  = CARRY(( \Converter|C3|count [18] ) + ( GND ) + ( \Converter|C3|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C3|count [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~5_sumout ),
	.cout(\Converter|C3|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~5 .extended_lut = "off";
defparam \Converter|C3|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C3|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N56
dffeas \Converter|C3|count[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[18] .is_wysiwyg = "true";
defparam \Converter|C3|count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N57
cyclonev_lcell_comb \Converter|C3|Add0~1 (
// Equation(s):
// \Converter|C3|Add0~1_sumout  = SUM(( \Converter|C3|count [19] ) + ( GND ) + ( \Converter|C3|Add0~6  ))
// \Converter|C3|Add0~2  = CARRY(( \Converter|C3|count [19] ) + ( GND ) + ( \Converter|C3|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C3|count [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~1_sumout ),
	.cout(\Converter|C3|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~1 .extended_lut = "off";
defparam \Converter|C3|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C3|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N59
dffeas \Converter|C3|count[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[19] .is_wysiwyg = "true";
defparam \Converter|C3|count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N30
cyclonev_lcell_comb \Converter|C3|Add0~65 (
// Equation(s):
// \Converter|C3|Add0~65_sumout  = SUM(( \Converter|C3|count [20] ) + ( GND ) + ( \Converter|C3|Add0~2  ))
// \Converter|C3|Add0~66  = CARRY(( \Converter|C3|count [20] ) + ( GND ) + ( \Converter|C3|Add0~2  ))

	.dataa(gnd),
	.datab(!\Converter|C3|count [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~65_sumout ),
	.cout(\Converter|C3|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~65 .extended_lut = "off";
defparam \Converter|C3|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \Converter|C3|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y9_N32
dffeas \Converter|C3|count[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[20] .is_wysiwyg = "true";
defparam \Converter|C3|count[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N33
cyclonev_lcell_comb \Converter|C3|Add0~61 (
// Equation(s):
// \Converter|C3|Add0~61_sumout  = SUM(( \Converter|C3|count [21] ) + ( GND ) + ( \Converter|C3|Add0~66  ))
// \Converter|C3|Add0~62  = CARRY(( \Converter|C3|count [21] ) + ( GND ) + ( \Converter|C3|Add0~66  ))

	.dataa(!\Converter|C3|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C3|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C3|Add0~61_sumout ),
	.cout(\Converter|C3|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|Add0~61 .extended_lut = "off";
defparam \Converter|C3|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C3|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y9_N35
dffeas \Converter|C3|count[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[21] .is_wysiwyg = "true";
defparam \Converter|C3|count[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N38
dffeas \Converter|C3|count[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C3|count[11]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|count[22] .is_wysiwyg = "true";
defparam \Converter|C3|count[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N18
cyclonev_lcell_comb \Converter|C3|always0~0 (
// Equation(s):
// \Converter|C3|always0~0_combout  = ( \Converter|C3|count [20] & ( \Converter|C3|count [24] ) ) # ( !\Converter|C3|count [20] & ( (\Converter|C3|count [24] & (((\Converter|C3|count [21]) # (\Converter|C3|count [23])) # (\Converter|C3|count [22]))) ) )

	.dataa(!\Converter|C3|count [22]),
	.datab(!\Converter|C3|count [23]),
	.datac(!\Converter|C3|count [21]),
	.datad(!\Converter|C3|count [24]),
	.datae(gnd),
	.dataf(!\Converter|C3|count [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C3|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|always0~0 .extended_lut = "off";
defparam \Converter|C3|always0~0 .lut_mask = 64'h007F007F00FF00FF;
defparam \Converter|C3|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N18
cyclonev_lcell_comb \Converter|C3|highReset~0 (
// Equation(s):
// \Converter|C3|highReset~0_combout  = ( \Converter|C3|highReset~q  & ( (((!\Converter|C3|count~1_combout ) # (\Converter|C3|always0~1_combout )) # (\Converter|C3|LessThan2~6_combout )) # (\Converter|C3|always0~0_combout ) ) )

	.dataa(!\Converter|C3|always0~0_combout ),
	.datab(!\Converter|C3|LessThan2~6_combout ),
	.datac(!\Converter|C3|count~1_combout ),
	.datad(!\Converter|C3|always0~1_combout ),
	.datae(gnd),
	.dataf(!\Converter|C3|highReset~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C3|highReset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|highReset~0 .extended_lut = "off";
defparam \Converter|C3|highReset~0 .lut_mask = 64'h00000000F7FFF7FF;
defparam \Converter|C3|highReset~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y9_N0
cyclonev_lcell_comb \Converter|C3|LessThan2~7 (
// Equation(s):
// \Converter|C3|LessThan2~7_combout  = ( \Converter|C3|count~0_combout  & ( \Converter|C3|LessThan2~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Converter|C3|count~0_combout ),
	.dataf(!\Converter|C3|LessThan2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C3|LessThan2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|LessThan2~7 .extended_lut = "off";
defparam \Converter|C3|LessThan2~7 .lut_mask = 64'h000000000000FFFF;
defparam \Converter|C3|LessThan2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N54
cyclonev_lcell_comb \Converter|C3|highReset~1 (
// Equation(s):
// \Converter|C3|highReset~1_combout  = ( \r0|distance_temp_cm [1] & ( \SW[8]~input_o  ) ) # ( !\r0|distance_temp_cm [1] & ( \SW[8]~input_o  & ( (!\r0|distance_temp_cm [2]) # (((\Converter|C3|LessThan2~7_combout ) # (\r0|distance_temp_cm [3])) # 
// (\Converter|C3|highReset~0_combout )) ) ) ) # ( \r0|distance_temp_cm [1] & ( !\SW[8]~input_o  ) ) # ( !\r0|distance_temp_cm [1] & ( !\SW[8]~input_o  ) )

	.dataa(!\r0|distance_temp_cm [2]),
	.datab(!\Converter|C3|highReset~0_combout ),
	.datac(!\r0|distance_temp_cm [3]),
	.datad(!\Converter|C3|LessThan2~7_combout ),
	.datae(!\r0|distance_temp_cm [1]),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C3|highReset~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C3|highReset~1 .extended_lut = "off";
defparam \Converter|C3|highReset~1 .lut_mask = 64'hFFFFFFFFBFFFFFFF;
defparam \Converter|C3|highReset~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N56
dffeas \Converter|C3|highReset (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C3|highReset~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[8]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C3|highReset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C3|highReset .is_wysiwyg = "true";
defparam \Converter|C3|highReset .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N0
cyclonev_lcell_comb \Converter|C4|Add0~113 (
// Equation(s):
// \Converter|C4|Add0~113_sumout  = SUM(( \Converter|C4|count [0] ) + ( VCC ) + ( !VCC ))
// \Converter|C4|Add0~114  = CARRY(( \Converter|C4|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C4|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~113_sumout ),
	.cout(\Converter|C4|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~113 .extended_lut = "off";
defparam \Converter|C4|Add0~113 .lut_mask = 64'h0000000000000F0F;
defparam \Converter|C4|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N33
cyclonev_lcell_comb \Converter|C4|count~3 (
// Equation(s):
// \Converter|C4|count~3_combout  = ( \Converter|C4|count [4] & ( (!\Converter|C4|count [14] & (!\Converter|C4|count [12] & (!\Converter|C4|count [5] & !\Converter|C4|count [1]))) ) )

	.dataa(!\Converter|C4|count [14]),
	.datab(!\Converter|C4|count [12]),
	.datac(!\Converter|C4|count [5]),
	.datad(!\Converter|C4|count [1]),
	.datae(gnd),
	.dataf(!\Converter|C4|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C4|count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|count~3 .extended_lut = "off";
defparam \Converter|C4|count~3 .lut_mask = 64'h0000000080008000;
defparam \Converter|C4|count~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N42
cyclonev_lcell_comb \Converter|C4|count~4 (
// Equation(s):
// \Converter|C4|count~4_combout  = ( \Converter|C4|count [13] & ( !\Converter|C4|count [18] & ( (!\Converter|C4|count [10] & (\Converter|C4|count [11] & (!\Converter|C4|count [20] & !\Converter|C4|count [9]))) ) ) )

	.dataa(!\Converter|C4|count [10]),
	.datab(!\Converter|C4|count [11]),
	.datac(!\Converter|C4|count [20]),
	.datad(!\Converter|C4|count [9]),
	.datae(!\Converter|C4|count [13]),
	.dataf(!\Converter|C4|count [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C4|count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|count~4 .extended_lut = "off";
defparam \Converter|C4|count~4 .lut_mask = 64'h0000200000000000;
defparam \Converter|C4|count~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N54
cyclonev_lcell_comb \Converter|C4|Add0~5 (
// Equation(s):
// \Converter|C4|Add0~5_sumout  = SUM(( \Converter|C4|count [28] ) + ( GND ) + ( \Converter|C4|Add0~10  ))
// \Converter|C4|Add0~6  = CARRY(( \Converter|C4|count [28] ) + ( GND ) + ( \Converter|C4|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C4|count [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~5_sumout ),
	.cout(\Converter|C4|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~5 .extended_lut = "off";
defparam \Converter|C4|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C4|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N57
cyclonev_lcell_comb \Converter|C4|Add0~1 (
// Equation(s):
// \Converter|C4|Add0~1_sumout  = SUM(( \Converter|C4|count [29] ) + ( GND ) + ( \Converter|C4|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C4|count [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~1 .extended_lut = "off";
defparam \Converter|C4|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C4|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N59
dffeas \Converter|C4|count[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[29] .is_wysiwyg = "true";
defparam \Converter|C4|count[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N12
cyclonev_lcell_comb \Converter|C4|count~0 (
// Equation(s):
// \Converter|C4|count~0_combout  = ( !\Converter|C4|count [25] & ( !\Converter|C4|count [27] & ( (!\Converter|C4|count [26] & (!\Converter|C4|count [24] & (!\Converter|C4|count [28] & !\Converter|C4|count [29]))) ) ) )

	.dataa(!\Converter|C4|count [26]),
	.datab(!\Converter|C4|count [24]),
	.datac(!\Converter|C4|count [28]),
	.datad(!\Converter|C4|count [29]),
	.datae(!\Converter|C4|count [25]),
	.dataf(!\Converter|C4|count [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C4|count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|count~0 .extended_lut = "off";
defparam \Converter|C4|count~0 .lut_mask = 64'h8000000000000000;
defparam \Converter|C4|count~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N12
cyclonev_lcell_comb \Converter|C4|count~1 (
// Equation(s):
// \Converter|C4|count~1_combout  = ( \Converter|C4|count [19] & ( \Converter|C4|count [17] & ( (\Converter|C4|count [21] & (\Converter|C4|count [16] & \Converter|C4|count [15])) ) ) )

	.dataa(!\Converter|C4|count [21]),
	.datab(!\Converter|C4|count [16]),
	.datac(!\Converter|C4|count [15]),
	.datad(gnd),
	.datae(!\Converter|C4|count [19]),
	.dataf(!\Converter|C4|count [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C4|count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|count~1 .extended_lut = "off";
defparam \Converter|C4|count~1 .lut_mask = 64'h0000000000000101;
defparam \Converter|C4|count~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N36
cyclonev_lcell_comb \Converter|C4|count~5 (
// Equation(s):
// \Converter|C4|count~5_combout  = ( !\Converter|C4|count [0] & ( \Converter|C4|count~1_combout  & ( (\Converter|C4|count~3_combout  & (\Converter|C4|count~4_combout  & \Converter|C4|count~0_combout )) ) ) )

	.dataa(!\Converter|C4|count~3_combout ),
	.datab(!\Converter|C4|count~4_combout ),
	.datac(gnd),
	.datad(!\Converter|C4|count~0_combout ),
	.datae(!\Converter|C4|count [0]),
	.dataf(!\Converter|C4|count~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C4|count~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|count~5 .extended_lut = "off";
defparam \Converter|C4|count~5 .lut_mask = 64'h0000000000110000;
defparam \Converter|C4|count~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N18
cyclonev_lcell_comb \Converter|C4|always0~0 (
// Equation(s):
// \Converter|C4|always0~0_combout  = ( \Converter|C4|count [19] & ( \Converter|C4|count [18] & ( (\Converter|C4|count [23] & ((\Converter|C4|count [21]) # (\Converter|C4|count [22]))) ) ) ) # ( !\Converter|C4|count [19] & ( \Converter|C4|count [18] & ( 
// (\Converter|C4|count [23] & (((\Converter|C4|count [20] & \Converter|C4|count [21])) # (\Converter|C4|count [22]))) ) ) ) # ( \Converter|C4|count [19] & ( !\Converter|C4|count [18] & ( (\Converter|C4|count [23] & (((\Converter|C4|count [20] & 
// \Converter|C4|count [21])) # (\Converter|C4|count [22]))) ) ) ) # ( !\Converter|C4|count [19] & ( !\Converter|C4|count [18] & ( (\Converter|C4|count [23] & (((\Converter|C4|count [20] & \Converter|C4|count [21])) # (\Converter|C4|count [22]))) ) ) )

	.dataa(!\Converter|C4|count [22]),
	.datab(!\Converter|C4|count [20]),
	.datac(!\Converter|C4|count [21]),
	.datad(!\Converter|C4|count [23]),
	.datae(!\Converter|C4|count [19]),
	.dataf(!\Converter|C4|count [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C4|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|always0~0 .extended_lut = "off";
defparam \Converter|C4|always0~0 .lut_mask = 64'h005700570057005F;
defparam \Converter|C4|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N0
cyclonev_lcell_comb \Converter|C4|LessThan2~3 (
// Equation(s):
// \Converter|C4|LessThan2~3_combout  = ( !\Converter|C4|count [25] & ( !\Converter|C4|count [24] & ( (!\Converter|C4|count [23] & ((!\Converter|C4|count [22]) # (!\Converter|C4|count [21]))) ) ) )

	.dataa(!\Converter|C4|count [22]),
	.datab(!\Converter|C4|count [23]),
	.datac(!\Converter|C4|count [21]),
	.datad(gnd),
	.datae(!\Converter|C4|count [25]),
	.dataf(!\Converter|C4|count [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C4|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|LessThan2~3 .extended_lut = "off";
defparam \Converter|C4|LessThan2~3 .lut_mask = 64'hC8C8000000000000;
defparam \Converter|C4|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N0
cyclonev_lcell_comb \Converter|C4|LessThan2~2 (
// Equation(s):
// \Converter|C4|LessThan2~2_combout  = ( \Converter|C4|count [20] & ( \Converter|C4|count [18] & ( (\Converter|C4|count [19] & (\Converter|C4|count [22] & (\Converter|C4|count [17] & \Converter|C4|count [16]))) ) ) )

	.dataa(!\Converter|C4|count [19]),
	.datab(!\Converter|C4|count [22]),
	.datac(!\Converter|C4|count [17]),
	.datad(!\Converter|C4|count [16]),
	.datae(!\Converter|C4|count [20]),
	.dataf(!\Converter|C4|count [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C4|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|LessThan2~2 .extended_lut = "off";
defparam \Converter|C4|LessThan2~2 .lut_mask = 64'h0000000000000001;
defparam \Converter|C4|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N27
cyclonev_lcell_comb \Converter|C4|LessThan2~0 (
// Equation(s):
// \Converter|C4|LessThan2~0_combout  = ( !\Converter|C4|count [4] & ( (!\Converter|C4|count [5] & (!\Converter|C4|count [8] & (!\Converter|C4|count [6] & !\Converter|C4|count [7]))) ) )

	.dataa(!\Converter|C4|count [5]),
	.datab(!\Converter|C4|count [8]),
	.datac(!\Converter|C4|count [6]),
	.datad(!\Converter|C4|count [7]),
	.datae(gnd),
	.dataf(!\Converter|C4|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C4|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|LessThan2~0 .extended_lut = "off";
defparam \Converter|C4|LessThan2~0 .lut_mask = 64'h8000800000000000;
defparam \Converter|C4|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N6
cyclonev_lcell_comb \Converter|C4|LessThan2~1 (
// Equation(s):
// \Converter|C4|LessThan2~1_combout  = ( \Converter|C4|count [9] & ( \Converter|C4|count [14] & ( (!\Converter|C4|LessThan2~0_combout  & (\Converter|C4|count [11] & (\Converter|C4|count [12] & \Converter|C4|count [10]))) ) ) )

	.dataa(!\Converter|C4|LessThan2~0_combout ),
	.datab(!\Converter|C4|count [11]),
	.datac(!\Converter|C4|count [12]),
	.datad(!\Converter|C4|count [10]),
	.datae(!\Converter|C4|count [9]),
	.dataf(!\Converter|C4|count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C4|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|LessThan2~1 .extended_lut = "off";
defparam \Converter|C4|LessThan2~1 .lut_mask = 64'h0000000000000002;
defparam \Converter|C4|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N18
cyclonev_lcell_comb \Converter|C4|LessThan2~4 (
// Equation(s):
// \Converter|C4|LessThan2~4_combout  = ( !\Converter|C4|LessThan2~2_combout  & ( \Converter|C4|LessThan2~1_combout  & ( \Converter|C4|LessThan2~3_combout  ) ) ) # ( \Converter|C4|LessThan2~2_combout  & ( !\Converter|C4|LessThan2~1_combout  & ( 
// (!\Converter|C4|count [15] & (\Converter|C4|LessThan2~3_combout  & ((!\Converter|C4|count [13]) # (!\Converter|C4|count [14])))) ) ) ) # ( !\Converter|C4|LessThan2~2_combout  & ( !\Converter|C4|LessThan2~1_combout  & ( \Converter|C4|LessThan2~3_combout  ) 
// ) )

	.dataa(!\Converter|C4|count [15]),
	.datab(!\Converter|C4|count [13]),
	.datac(!\Converter|C4|count [14]),
	.datad(!\Converter|C4|LessThan2~3_combout ),
	.datae(!\Converter|C4|LessThan2~2_combout ),
	.dataf(!\Converter|C4|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C4|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|LessThan2~4 .extended_lut = "off";
defparam \Converter|C4|LessThan2~4 .lut_mask = 64'h00FF00A800FF0000;
defparam \Converter|C4|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N48
cyclonev_lcell_comb \Converter|C4|always0~1 (
// Equation(s):
// \Converter|C4|always0~1_combout  = ( \Converter|C4|count [4] & ( (!\Converter|C4|count [7] & !\Converter|C4|count [6]) ) ) # ( !\Converter|C4|count [4] & ( (!\Converter|C4|count [7] & ((!\Converter|C4|count [6]) # (!\Converter|C4|count [5]))) ) )

	.dataa(!\Converter|C4|count [7]),
	.datab(!\Converter|C4|count [6]),
	.datac(!\Converter|C4|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Converter|C4|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C4|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|always0~1 .extended_lut = "off";
defparam \Converter|C4|always0~1 .lut_mask = 64'hA8A8A8A888888888;
defparam \Converter|C4|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N24
cyclonev_lcell_comb \Converter|C4|always0~2 (
// Equation(s):
// \Converter|C4|always0~2_combout  = ( \Converter|C4|always0~1_combout  & ( (!\Converter|C4|count [10] & !\Converter|C4|count [9]) ) ) # ( !\Converter|C4|always0~1_combout  & ( (!\Converter|C4|count [8] & (!\Converter|C4|count [10] & !\Converter|C4|count 
// [9])) ) )

	.dataa(gnd),
	.datab(!\Converter|C4|count [8]),
	.datac(!\Converter|C4|count [10]),
	.datad(!\Converter|C4|count [9]),
	.datae(gnd),
	.dataf(!\Converter|C4|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C4|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|always0~2 .extended_lut = "off";
defparam \Converter|C4|always0~2 .lut_mask = 64'hC000C000F000F000;
defparam \Converter|C4|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N30
cyclonev_lcell_comb \Converter|C4|always0~3 (
// Equation(s):
// \Converter|C4|always0~3_combout  = ( \Converter|C4|always0~2_combout  & ( (!\Converter|C4|count [14] & ((!\Converter|C4|count [12]) # (!\Converter|C4|count [13]))) ) ) # ( !\Converter|C4|always0~2_combout  & ( (!\Converter|C4|count [14] & 
// ((!\Converter|C4|count [13]) # ((!\Converter|C4|count [12] & !\Converter|C4|count [11])))) ) )

	.dataa(!\Converter|C4|count [14]),
	.datab(!\Converter|C4|count [12]),
	.datac(!\Converter|C4|count [13]),
	.datad(!\Converter|C4|count [11]),
	.datae(gnd),
	.dataf(!\Converter|C4|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C4|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|always0~3 .extended_lut = "off";
defparam \Converter|C4|always0~3 .lut_mask = 64'hA8A0A8A0A8A8A8A8;
defparam \Converter|C4|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N24
cyclonev_lcell_comb \Converter|C4|always0~4 (
// Equation(s):
// \Converter|C4|always0~4_combout  = ( \Converter|C4|always0~3_combout  & ( \Converter|C4|count~0_combout  & ( (!\Converter|C4|always0~0_combout  & !\Converter|C4|LessThan2~4_combout ) ) ) ) # ( !\Converter|C4|always0~3_combout  & ( 
// \Converter|C4|count~0_combout  & ( (!\Converter|C4|always0~0_combout  & (!\Converter|C4|LessThan2~4_combout  & ((!\Converter|C4|count~1_combout ) # (!\Converter|C4|count [23])))) ) ) )

	.dataa(!\Converter|C4|always0~0_combout ),
	.datab(!\Converter|C4|LessThan2~4_combout ),
	.datac(!\Converter|C4|count~1_combout ),
	.datad(!\Converter|C4|count [23]),
	.datae(!\Converter|C4|always0~3_combout ),
	.dataf(!\Converter|C4|count~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C4|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|always0~4 .extended_lut = "off";
defparam \Converter|C4|always0~4 .lut_mask = 64'h0000000088808888;
defparam \Converter|C4|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N51
cyclonev_lcell_comb \Converter|C4|count~2 (
// Equation(s):
// \Converter|C4|count~2_combout  = ( !\Converter|C4|count [3] & ( (!\Converter|C4|count [7] & (\Converter|C4|count [6] & (\Converter|C4|count [8] & !\Converter|C4|count [2]))) ) )

	.dataa(!\Converter|C4|count [7]),
	.datab(!\Converter|C4|count [6]),
	.datac(!\Converter|C4|count [8]),
	.datad(!\Converter|C4|count [2]),
	.datae(gnd),
	.dataf(!\Converter|C4|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C4|count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|count~2 .extended_lut = "off";
defparam \Converter|C4|count~2 .lut_mask = 64'h0200020000000000;
defparam \Converter|C4|count~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N54
cyclonev_lcell_comb \Converter|C4|count~6 (
// Equation(s):
// \Converter|C4|count~6_combout  = ( !\Converter|C4|count [22] & ( \Converter|C4|count~2_combout  & ( (\Converter|C4|count~5_combout  & (!\Converter|C4|LessThan2~5_combout  & !\Converter|C4|always0~4_combout )) ) ) )

	.dataa(!\Converter|C4|count~5_combout ),
	.datab(!\Converter|C4|LessThan2~5_combout ),
	.datac(!\Converter|C4|always0~4_combout ),
	.datad(gnd),
	.datae(!\Converter|C4|count [22]),
	.dataf(!\Converter|C4|count~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C4|count~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|count~6 .extended_lut = "off";
defparam \Converter|C4|count~6 .lut_mask = 64'h0000000040400000;
defparam \Converter|C4|count~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N42
cyclonev_lcell_comb \Converter|C4|count[10]~7 (
// Equation(s):
// \Converter|C4|count[10]~7_combout  = ( \r0|distance_temp_cm [3] & ( \SW[8]~input_o  ) ) # ( !\r0|distance_temp_cm [3] & ( \SW[8]~input_o  & ( ((!\r0|distance_temp_cm [1]) # (\r0|distance_temp_cm [2])) # (\Converter|C4|count~6_combout ) ) ) ) # ( 
// \r0|distance_temp_cm [3] & ( !\SW[8]~input_o  ) ) # ( !\r0|distance_temp_cm [3] & ( !\SW[8]~input_o  ) )

	.dataa(!\Converter|C4|count~6_combout ),
	.datab(!\r0|distance_temp_cm [1]),
	.datac(!\r0|distance_temp_cm [2]),
	.datad(gnd),
	.datae(!\r0|distance_temp_cm [3]),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C4|count[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|count[10]~7 .extended_lut = "off";
defparam \Converter|C4|count[10]~7 .lut_mask = 64'hFFFFFFFFDFDFFFFF;
defparam \Converter|C4|count[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N2
dffeas \Converter|C4|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[0] .is_wysiwyg = "true";
defparam \Converter|C4|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N3
cyclonev_lcell_comb \Converter|C4|Add0~117 (
// Equation(s):
// \Converter|C4|Add0~117_sumout  = SUM(( \Converter|C4|count [1] ) + ( GND ) + ( \Converter|C4|Add0~114  ))
// \Converter|C4|Add0~118  = CARRY(( \Converter|C4|count [1] ) + ( GND ) + ( \Converter|C4|Add0~114  ))

	.dataa(!\Converter|C4|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~117_sumout ),
	.cout(\Converter|C4|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~117 .extended_lut = "off";
defparam \Converter|C4|Add0~117 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C4|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N5
dffeas \Converter|C4|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[1] .is_wysiwyg = "true";
defparam \Converter|C4|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N6
cyclonev_lcell_comb \Converter|C4|Add0~109 (
// Equation(s):
// \Converter|C4|Add0~109_sumout  = SUM(( \Converter|C4|count [2] ) + ( GND ) + ( \Converter|C4|Add0~118  ))
// \Converter|C4|Add0~110  = CARRY(( \Converter|C4|count [2] ) + ( GND ) + ( \Converter|C4|Add0~118  ))

	.dataa(gnd),
	.datab(!\Converter|C4|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~109_sumout ),
	.cout(\Converter|C4|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~109 .extended_lut = "off";
defparam \Converter|C4|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \Converter|C4|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N8
dffeas \Converter|C4|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[2] .is_wysiwyg = "true";
defparam \Converter|C4|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N9
cyclonev_lcell_comb \Converter|C4|Add0~105 (
// Equation(s):
// \Converter|C4|Add0~105_sumout  = SUM(( \Converter|C4|count [3] ) + ( GND ) + ( \Converter|C4|Add0~110  ))
// \Converter|C4|Add0~106  = CARRY(( \Converter|C4|count [3] ) + ( GND ) + ( \Converter|C4|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C4|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~105_sumout ),
	.cout(\Converter|C4|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~105 .extended_lut = "off";
defparam \Converter|C4|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C4|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N11
dffeas \Converter|C4|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[3] .is_wysiwyg = "true";
defparam \Converter|C4|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N12
cyclonev_lcell_comb \Converter|C4|Add0~57 (
// Equation(s):
// \Converter|C4|Add0~57_sumout  = SUM(( \Converter|C4|count [4] ) + ( GND ) + ( \Converter|C4|Add0~106  ))
// \Converter|C4|Add0~58  = CARRY(( \Converter|C4|count [4] ) + ( GND ) + ( \Converter|C4|Add0~106  ))

	.dataa(gnd),
	.datab(!\Converter|C4|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~57_sumout ),
	.cout(\Converter|C4|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~57 .extended_lut = "off";
defparam \Converter|C4|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Converter|C4|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N14
dffeas \Converter|C4|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[4] .is_wysiwyg = "true";
defparam \Converter|C4|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N15
cyclonev_lcell_comb \Converter|C4|Add0~61 (
// Equation(s):
// \Converter|C4|Add0~61_sumout  = SUM(( \Converter|C4|count [5] ) + ( GND ) + ( \Converter|C4|Add0~58  ))
// \Converter|C4|Add0~62  = CARRY(( \Converter|C4|count [5] ) + ( GND ) + ( \Converter|C4|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C4|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~61_sumout ),
	.cout(\Converter|C4|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~61 .extended_lut = "off";
defparam \Converter|C4|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C4|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N17
dffeas \Converter|C4|count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[5] .is_wysiwyg = "true";
defparam \Converter|C4|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N18
cyclonev_lcell_comb \Converter|C4|Add0~45 (
// Equation(s):
// \Converter|C4|Add0~45_sumout  = SUM(( \Converter|C4|count [6] ) + ( GND ) + ( \Converter|C4|Add0~62  ))
// \Converter|C4|Add0~46  = CARRY(( \Converter|C4|count [6] ) + ( GND ) + ( \Converter|C4|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C4|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~45_sumout ),
	.cout(\Converter|C4|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~45 .extended_lut = "off";
defparam \Converter|C4|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C4|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N20
dffeas \Converter|C4|count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[6] .is_wysiwyg = "true";
defparam \Converter|C4|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N21
cyclonev_lcell_comb \Converter|C4|Add0~49 (
// Equation(s):
// \Converter|C4|Add0~49_sumout  = SUM(( \Converter|C4|count [7] ) + ( GND ) + ( \Converter|C4|Add0~46  ))
// \Converter|C4|Add0~50  = CARRY(( \Converter|C4|count [7] ) + ( GND ) + ( \Converter|C4|Add0~46  ))

	.dataa(!\Converter|C4|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~49_sumout ),
	.cout(\Converter|C4|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~49 .extended_lut = "off";
defparam \Converter|C4|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C4|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N23
dffeas \Converter|C4|count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[7] .is_wysiwyg = "true";
defparam \Converter|C4|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N24
cyclonev_lcell_comb \Converter|C4|Add0~53 (
// Equation(s):
// \Converter|C4|Add0~53_sumout  = SUM(( \Converter|C4|count [8] ) + ( GND ) + ( \Converter|C4|Add0~50  ))
// \Converter|C4|Add0~54  = CARRY(( \Converter|C4|count [8] ) + ( GND ) + ( \Converter|C4|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C4|count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~53_sumout ),
	.cout(\Converter|C4|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~53 .extended_lut = "off";
defparam \Converter|C4|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C4|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N26
dffeas \Converter|C4|count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[8] .is_wysiwyg = "true";
defparam \Converter|C4|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N27
cyclonev_lcell_comb \Converter|C4|Add0~41 (
// Equation(s):
// \Converter|C4|Add0~41_sumout  = SUM(( \Converter|C4|count [9] ) + ( GND ) + ( \Converter|C4|Add0~54  ))
// \Converter|C4|Add0~42  = CARRY(( \Converter|C4|count [9] ) + ( GND ) + ( \Converter|C4|Add0~54  ))

	.dataa(!\Converter|C4|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~41_sumout ),
	.cout(\Converter|C4|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~41 .extended_lut = "off";
defparam \Converter|C4|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C4|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N29
dffeas \Converter|C4|count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[9] .is_wysiwyg = "true";
defparam \Converter|C4|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N30
cyclonev_lcell_comb \Converter|C4|Add0~29 (
// Equation(s):
// \Converter|C4|Add0~29_sumout  = SUM(( \Converter|C4|count [10] ) + ( GND ) + ( \Converter|C4|Add0~42  ))
// \Converter|C4|Add0~30  = CARRY(( \Converter|C4|count [10] ) + ( GND ) + ( \Converter|C4|Add0~42  ))

	.dataa(gnd),
	.datab(!\Converter|C4|count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~29_sumout ),
	.cout(\Converter|C4|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~29 .extended_lut = "off";
defparam \Converter|C4|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \Converter|C4|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N32
dffeas \Converter|C4|count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[10] .is_wysiwyg = "true";
defparam \Converter|C4|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N33
cyclonev_lcell_comb \Converter|C4|Add0~33 (
// Equation(s):
// \Converter|C4|Add0~33_sumout  = SUM(( \Converter|C4|count [11] ) + ( GND ) + ( \Converter|C4|Add0~30  ))
// \Converter|C4|Add0~34  = CARRY(( \Converter|C4|count [11] ) + ( GND ) + ( \Converter|C4|Add0~30  ))

	.dataa(!\Converter|C4|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~33_sumout ),
	.cout(\Converter|C4|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~33 .extended_lut = "off";
defparam \Converter|C4|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C4|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N35
dffeas \Converter|C4|count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[11] .is_wysiwyg = "true";
defparam \Converter|C4|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N36
cyclonev_lcell_comb \Converter|C4|Add0~37 (
// Equation(s):
// \Converter|C4|Add0~37_sumout  = SUM(( \Converter|C4|count [12] ) + ( GND ) + ( \Converter|C4|Add0~34  ))
// \Converter|C4|Add0~38  = CARRY(( \Converter|C4|count [12] ) + ( GND ) + ( \Converter|C4|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C4|count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~37_sumout ),
	.cout(\Converter|C4|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~37 .extended_lut = "off";
defparam \Converter|C4|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C4|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N38
dffeas \Converter|C4|count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[12] .is_wysiwyg = "true";
defparam \Converter|C4|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N39
cyclonev_lcell_comb \Converter|C4|Add0~25 (
// Equation(s):
// \Converter|C4|Add0~25_sumout  = SUM(( \Converter|C4|count [13] ) + ( GND ) + ( \Converter|C4|Add0~38  ))
// \Converter|C4|Add0~26  = CARRY(( \Converter|C4|count [13] ) + ( GND ) + ( \Converter|C4|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C4|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~25_sumout ),
	.cout(\Converter|C4|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~25 .extended_lut = "off";
defparam \Converter|C4|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C4|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N41
dffeas \Converter|C4|count[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[13] .is_wysiwyg = "true";
defparam \Converter|C4|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N42
cyclonev_lcell_comb \Converter|C4|Add0~21 (
// Equation(s):
// \Converter|C4|Add0~21_sumout  = SUM(( \Converter|C4|count [14] ) + ( GND ) + ( \Converter|C4|Add0~26  ))
// \Converter|C4|Add0~22  = CARRY(( \Converter|C4|count [14] ) + ( GND ) + ( \Converter|C4|Add0~26  ))

	.dataa(gnd),
	.datab(!\Converter|C4|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~21_sumout ),
	.cout(\Converter|C4|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~21 .extended_lut = "off";
defparam \Converter|C4|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \Converter|C4|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N44
dffeas \Converter|C4|count[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[14] .is_wysiwyg = "true";
defparam \Converter|C4|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N45
cyclonev_lcell_comb \Converter|C4|Add0~17 (
// Equation(s):
// \Converter|C4|Add0~17_sumout  = SUM(( \Converter|C4|count [15] ) + ( GND ) + ( \Converter|C4|Add0~22  ))
// \Converter|C4|Add0~18  = CARRY(( \Converter|C4|count [15] ) + ( GND ) + ( \Converter|C4|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C4|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~17_sumout ),
	.cout(\Converter|C4|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~17 .extended_lut = "off";
defparam \Converter|C4|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C4|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N47
dffeas \Converter|C4|count[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[15] .is_wysiwyg = "true";
defparam \Converter|C4|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N48
cyclonev_lcell_comb \Converter|C4|Add0~85 (
// Equation(s):
// \Converter|C4|Add0~85_sumout  = SUM(( \Converter|C4|count [16] ) + ( GND ) + ( \Converter|C4|Add0~18  ))
// \Converter|C4|Add0~86  = CARRY(( \Converter|C4|count [16] ) + ( GND ) + ( \Converter|C4|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C4|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~85_sumout ),
	.cout(\Converter|C4|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~85 .extended_lut = "off";
defparam \Converter|C4|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C4|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N50
dffeas \Converter|C4|count[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[16] .is_wysiwyg = "true";
defparam \Converter|C4|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N51
cyclonev_lcell_comb \Converter|C4|Add0~81 (
// Equation(s):
// \Converter|C4|Add0~81_sumout  = SUM(( \Converter|C4|count [17] ) + ( GND ) + ( \Converter|C4|Add0~86  ))
// \Converter|C4|Add0~82  = CARRY(( \Converter|C4|count [17] ) + ( GND ) + ( \Converter|C4|Add0~86  ))

	.dataa(!\Converter|C4|count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~81_sumout ),
	.cout(\Converter|C4|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~81 .extended_lut = "off";
defparam \Converter|C4|Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C4|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N53
dffeas \Converter|C4|count[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[17] .is_wysiwyg = "true";
defparam \Converter|C4|count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N54
cyclonev_lcell_comb \Converter|C4|Add0~73 (
// Equation(s):
// \Converter|C4|Add0~73_sumout  = SUM(( \Converter|C4|count [18] ) + ( GND ) + ( \Converter|C4|Add0~82  ))
// \Converter|C4|Add0~74  = CARRY(( \Converter|C4|count [18] ) + ( GND ) + ( \Converter|C4|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C4|count [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~73_sumout ),
	.cout(\Converter|C4|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~73 .extended_lut = "off";
defparam \Converter|C4|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C4|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N56
dffeas \Converter|C4|count[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[18] .is_wysiwyg = "true";
defparam \Converter|C4|count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N57
cyclonev_lcell_comb \Converter|C4|Add0~77 (
// Equation(s):
// \Converter|C4|Add0~77_sumout  = SUM(( \Converter|C4|count [19] ) + ( GND ) + ( \Converter|C4|Add0~74  ))
// \Converter|C4|Add0~78  = CARRY(( \Converter|C4|count [19] ) + ( GND ) + ( \Converter|C4|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C4|count [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~77_sumout ),
	.cout(\Converter|C4|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~77 .extended_lut = "off";
defparam \Converter|C4|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C4|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N59
dffeas \Converter|C4|count[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[19] .is_wysiwyg = "true";
defparam \Converter|C4|count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N30
cyclonev_lcell_comb \Converter|C4|Add0~69 (
// Equation(s):
// \Converter|C4|Add0~69_sumout  = SUM(( \Converter|C4|count [20] ) + ( GND ) + ( \Converter|C4|Add0~78  ))
// \Converter|C4|Add0~70  = CARRY(( \Converter|C4|count [20] ) + ( GND ) + ( \Converter|C4|Add0~78  ))

	.dataa(gnd),
	.datab(!\Converter|C4|count [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~69_sumout ),
	.cout(\Converter|C4|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~69 .extended_lut = "off";
defparam \Converter|C4|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \Converter|C4|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N32
dffeas \Converter|C4|count[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[20] .is_wysiwyg = "true";
defparam \Converter|C4|count[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N33
cyclonev_lcell_comb \Converter|C4|Add0~93 (
// Equation(s):
// \Converter|C4|Add0~93_sumout  = SUM(( \Converter|C4|count [21] ) + ( GND ) + ( \Converter|C4|Add0~70  ))
// \Converter|C4|Add0~94  = CARRY(( \Converter|C4|count [21] ) + ( GND ) + ( \Converter|C4|Add0~70  ))

	.dataa(!\Converter|C4|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~93_sumout ),
	.cout(\Converter|C4|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~93 .extended_lut = "off";
defparam \Converter|C4|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C4|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N35
dffeas \Converter|C4|count[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[21] .is_wysiwyg = "true";
defparam \Converter|C4|count[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N36
cyclonev_lcell_comb \Converter|C4|Add0~65 (
// Equation(s):
// \Converter|C4|Add0~65_sumout  = SUM(( \Converter|C4|count [22] ) + ( GND ) + ( \Converter|C4|Add0~94  ))
// \Converter|C4|Add0~66  = CARRY(( \Converter|C4|count [22] ) + ( GND ) + ( \Converter|C4|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C4|count [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~65_sumout ),
	.cout(\Converter|C4|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~65 .extended_lut = "off";
defparam \Converter|C4|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C4|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N38
dffeas \Converter|C4|count[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[22] .is_wysiwyg = "true";
defparam \Converter|C4|count[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N39
cyclonev_lcell_comb \Converter|C4|Add0~89 (
// Equation(s):
// \Converter|C4|Add0~89_sumout  = SUM(( \Converter|C4|count [23] ) + ( GND ) + ( \Converter|C4|Add0~66  ))
// \Converter|C4|Add0~90  = CARRY(( \Converter|C4|count [23] ) + ( GND ) + ( \Converter|C4|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C4|count [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~89_sumout ),
	.cout(\Converter|C4|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~89 .extended_lut = "off";
defparam \Converter|C4|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C4|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N41
dffeas \Converter|C4|count[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[23] .is_wysiwyg = "true";
defparam \Converter|C4|count[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N42
cyclonev_lcell_comb \Converter|C4|Add0~101 (
// Equation(s):
// \Converter|C4|Add0~101_sumout  = SUM(( \Converter|C4|count [24] ) + ( GND ) + ( \Converter|C4|Add0~90  ))
// \Converter|C4|Add0~102  = CARRY(( \Converter|C4|count [24] ) + ( GND ) + ( \Converter|C4|Add0~90  ))

	.dataa(gnd),
	.datab(!\Converter|C4|count [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~101_sumout ),
	.cout(\Converter|C4|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~101 .extended_lut = "off";
defparam \Converter|C4|Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \Converter|C4|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N44
dffeas \Converter|C4|count[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[24] .is_wysiwyg = "true";
defparam \Converter|C4|count[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N45
cyclonev_lcell_comb \Converter|C4|Add0~97 (
// Equation(s):
// \Converter|C4|Add0~97_sumout  = SUM(( \Converter|C4|count [25] ) + ( GND ) + ( \Converter|C4|Add0~102  ))
// \Converter|C4|Add0~98  = CARRY(( \Converter|C4|count [25] ) + ( GND ) + ( \Converter|C4|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C4|count [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~97_sumout ),
	.cout(\Converter|C4|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~97 .extended_lut = "off";
defparam \Converter|C4|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C4|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N47
dffeas \Converter|C4|count[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[25] .is_wysiwyg = "true";
defparam \Converter|C4|count[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N48
cyclonev_lcell_comb \Converter|C4|Add0~13 (
// Equation(s):
// \Converter|C4|Add0~13_sumout  = SUM(( \Converter|C4|count [26] ) + ( GND ) + ( \Converter|C4|Add0~98  ))
// \Converter|C4|Add0~14  = CARRY(( \Converter|C4|count [26] ) + ( GND ) + ( \Converter|C4|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C4|count [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~13_sumout ),
	.cout(\Converter|C4|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~13 .extended_lut = "off";
defparam \Converter|C4|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C4|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N50
dffeas \Converter|C4|count[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[26] .is_wysiwyg = "true";
defparam \Converter|C4|count[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N51
cyclonev_lcell_comb \Converter|C4|Add0~9 (
// Equation(s):
// \Converter|C4|Add0~9_sumout  = SUM(( \Converter|C4|count [27] ) + ( GND ) + ( \Converter|C4|Add0~14  ))
// \Converter|C4|Add0~10  = CARRY(( \Converter|C4|count [27] ) + ( GND ) + ( \Converter|C4|Add0~14  ))

	.dataa(!\Converter|C4|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C4|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C4|Add0~9_sumout ),
	.cout(\Converter|C4|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|Add0~9 .extended_lut = "off";
defparam \Converter|C4|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C4|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N53
dffeas \Converter|C4|count[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[27] .is_wysiwyg = "true";
defparam \Converter|C4|count[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N56
dffeas \Converter|C4|count[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C4|count[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|count[28] .is_wysiwyg = "true";
defparam \Converter|C4|count[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N6
cyclonev_lcell_comb \Converter|C4|LessThan2~5 (
// Equation(s):
// \Converter|C4|LessThan2~5_combout  = ( !\Converter|C4|count [26] & ( (!\Converter|C4|count [28] & (!\Converter|C4|count [29] & (!\Converter|C4|count [27] & \Converter|C4|LessThan2~4_combout ))) ) )

	.dataa(!\Converter|C4|count [28]),
	.datab(!\Converter|C4|count [29]),
	.datac(!\Converter|C4|count [27]),
	.datad(!\Converter|C4|LessThan2~4_combout ),
	.datae(gnd),
	.dataf(!\Converter|C4|count [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C4|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|LessThan2~5 .extended_lut = "off";
defparam \Converter|C4|LessThan2~5 .lut_mask = 64'h0080008000000000;
defparam \Converter|C4|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N51
cyclonev_lcell_comb \Converter|C4|highReset~0 (
// Equation(s):
// \Converter|C4|highReset~0_combout  = ( \Converter|C4|highReset~q  & ( !\Converter|C4|always0~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Converter|C4|always0~4_combout ),
	.datae(gnd),
	.dataf(!\Converter|C4|highReset~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C4|highReset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|highReset~0 .extended_lut = "off";
defparam \Converter|C4|highReset~0 .lut_mask = 64'h00000000FF00FF00;
defparam \Converter|C4|highReset~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N12
cyclonev_lcell_comb \Converter|C4|highReset~1 (
// Equation(s):
// \Converter|C4|highReset~1_combout  = ( \r0|distance_temp_cm [1] & ( \Converter|C4|highReset~0_combout  ) ) # ( !\r0|distance_temp_cm [1] & ( \Converter|C4|highReset~0_combout  ) ) # ( \r0|distance_temp_cm [1] & ( !\Converter|C4|highReset~0_combout  & ( 
// ((!\SW[8]~input_o ) # ((\Converter|C4|LessThan2~5_combout ) # (\r0|distance_temp_cm [3]))) # (\r0|distance_temp_cm [2]) ) ) ) # ( !\r0|distance_temp_cm [1] & ( !\Converter|C4|highReset~0_combout  ) )

	.dataa(!\r0|distance_temp_cm [2]),
	.datab(!\SW[8]~input_o ),
	.datac(!\r0|distance_temp_cm [3]),
	.datad(!\Converter|C4|LessThan2~5_combout ),
	.datae(!\r0|distance_temp_cm [1]),
	.dataf(!\Converter|C4|highReset~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C4|highReset~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C4|highReset~1 .extended_lut = "off";
defparam \Converter|C4|highReset~1 .lut_mask = 64'hFFFFDFFFFFFFFFFF;
defparam \Converter|C4|highReset~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N14
dffeas \Converter|C4|highReset (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C4|highReset~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[8]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C4|highReset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C4|highReset .is_wysiwyg = "true";
defparam \Converter|C4|highReset .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N30
cyclonev_lcell_comb \Converter|pulse~1 (
// Equation(s):
// \Converter|pulse~1_combout  = ( \r0|distance_temp_cm [2] & ( !\r0|distance_temp_cm [3] & ( (\SW[8]~input_o  & ((!\Converter|C3|highReset~q ) # (\r0|distance_temp_cm [1]))) ) ) ) # ( !\r0|distance_temp_cm [2] & ( !\r0|distance_temp_cm [3] & ( 
// (\r0|distance_temp_cm [1] & (\SW[8]~input_o  & !\Converter|C4|highReset~q )) ) ) )

	.dataa(!\r0|distance_temp_cm [1]),
	.datab(!\SW[8]~input_o ),
	.datac(!\Converter|C3|highReset~q ),
	.datad(!\Converter|C4|highReset~q ),
	.datae(!\r0|distance_temp_cm [2]),
	.dataf(!\r0|distance_temp_cm [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|pulse~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|pulse~1 .extended_lut = "off";
defparam \Converter|pulse~1 .lut_mask = 64'h1100313100000000;
defparam \Converter|pulse~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N0
cyclonev_lcell_comb \Converter|C1|Add0~113 (
// Equation(s):
// \Converter|C1|Add0~113_sumout  = SUM(( \Converter|C1|count [0] ) + ( VCC ) + ( !VCC ))
// \Converter|C1|Add0~114  = CARRY(( \Converter|C1|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C1|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~113_sumout ),
	.cout(\Converter|C1|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~113 .extended_lut = "off";
defparam \Converter|C1|Add0~113 .lut_mask = 64'h0000000000000F0F;
defparam \Converter|C1|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N12
cyclonev_lcell_comb \Converter|C1|Add0~5 (
// Equation(s):
// \Converter|C1|Add0~5_sumout  = SUM(( \Converter|C1|count [24] ) + ( GND ) + ( \Converter|C1|Add0~62  ))
// \Converter|C1|Add0~6  = CARRY(( \Converter|C1|count [24] ) + ( GND ) + ( \Converter|C1|Add0~62  ))

	.dataa(gnd),
	.datab(!\Converter|C1|count [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~5_sumout ),
	.cout(\Converter|C1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~5 .extended_lut = "off";
defparam \Converter|C1|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Converter|C1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N15
cyclonev_lcell_comb \Converter|C1|Add0~1 (
// Equation(s):
// \Converter|C1|Add0~1_sumout  = SUM(( \Converter|C1|count [25] ) + ( GND ) + ( \Converter|C1|Add0~6  ))
// \Converter|C1|Add0~2  = CARRY(( \Converter|C1|count [25] ) + ( GND ) + ( \Converter|C1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C1|count [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~1_sumout ),
	.cout(\Converter|C1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~1 .extended_lut = "off";
defparam \Converter|C1|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N17
dffeas \Converter|C1|count[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[25] .is_wysiwyg = "true";
defparam \Converter|C1|count[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N18
cyclonev_lcell_comb \Converter|C1|Add0~89 (
// Equation(s):
// \Converter|C1|Add0~89_sumout  = SUM(( \Converter|C1|count [26] ) + ( GND ) + ( \Converter|C1|Add0~2  ))
// \Converter|C1|Add0~90  = CARRY(( \Converter|C1|count [26] ) + ( GND ) + ( \Converter|C1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C1|count [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~89_sumout ),
	.cout(\Converter|C1|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~89 .extended_lut = "off";
defparam \Converter|C1|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C1|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N20
dffeas \Converter|C1|count[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[26] .is_wysiwyg = "true";
defparam \Converter|C1|count[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N21
cyclonev_lcell_comb \Converter|C1|Add0~85 (
// Equation(s):
// \Converter|C1|Add0~85_sumout  = SUM(( \Converter|C1|count [27] ) + ( GND ) + ( \Converter|C1|Add0~90  ))
// \Converter|C1|Add0~86  = CARRY(( \Converter|C1|count [27] ) + ( GND ) + ( \Converter|C1|Add0~90  ))

	.dataa(!\Converter|C1|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~85_sumout ),
	.cout(\Converter|C1|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~85 .extended_lut = "off";
defparam \Converter|C1|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C1|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N23
dffeas \Converter|C1|count[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[27] .is_wysiwyg = "true";
defparam \Converter|C1|count[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N24
cyclonev_lcell_comb \Converter|C1|Add0~81 (
// Equation(s):
// \Converter|C1|Add0~81_sumout  = SUM(( \Converter|C1|count [28] ) + ( GND ) + ( \Converter|C1|Add0~86  ))
// \Converter|C1|Add0~82  = CARRY(( \Converter|C1|count [28] ) + ( GND ) + ( \Converter|C1|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C1|count [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~81_sumout ),
	.cout(\Converter|C1|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~81 .extended_lut = "off";
defparam \Converter|C1|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C1|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N26
dffeas \Converter|C1|count[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[28] .is_wysiwyg = "true";
defparam \Converter|C1|count[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N27
cyclonev_lcell_comb \Converter|C1|Add0~77 (
// Equation(s):
// \Converter|C1|Add0~77_sumout  = SUM(( \Converter|C1|count [29] ) + ( GND ) + ( \Converter|C1|Add0~82  ))

	.dataa(!\Converter|C1|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~77_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~77 .extended_lut = "off";
defparam \Converter|C1|Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C1|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N29
dffeas \Converter|C1|count[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[29] .is_wysiwyg = "true";
defparam \Converter|C1|count[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N33
cyclonev_lcell_comb \Converter|C1|count~0 (
// Equation(s):
// \Converter|C1|count~0_combout  = ( !\Converter|C1|count [26] & ( (!\Converter|C1|count [28] & (!\Converter|C1|count [29] & !\Converter|C1|count [27])) ) )

	.dataa(!\Converter|C1|count [28]),
	.datab(gnd),
	.datac(!\Converter|C1|count [29]),
	.datad(!\Converter|C1|count [27]),
	.datae(gnd),
	.dataf(!\Converter|C1|count [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C1|count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|count~0 .extended_lut = "off";
defparam \Converter|C1|count~0 .lut_mask = 64'hA000A00000000000;
defparam \Converter|C1|count~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N51
cyclonev_lcell_comb \Converter|C1|LessThan2~0 (
// Equation(s):
// \Converter|C1|LessThan2~0_combout  = ( !\Converter|C1|count [7] & ( (!\Converter|C1|count [11] & (!\Converter|C1|count [10] & (!\Converter|C1|count [9] & !\Converter|C1|count [8]))) ) )

	.dataa(!\Converter|C1|count [11]),
	.datab(!\Converter|C1|count [10]),
	.datac(!\Converter|C1|count [9]),
	.datad(!\Converter|C1|count [8]),
	.datae(gnd),
	.dataf(!\Converter|C1|count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C1|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|LessThan2~0 .extended_lut = "off";
defparam \Converter|C1|LessThan2~0 .lut_mask = 64'h8000800000000000;
defparam \Converter|C1|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N42
cyclonev_lcell_comb \Converter|C1|LessThan2~1 (
// Equation(s):
// \Converter|C1|LessThan2~1_combout  = ( \Converter|C1|count [15] & ( \Converter|C1|count [12] & ( (\Converter|C1|count [17] & (\Converter|C1|count [13] & \Converter|C1|count [14])) ) ) )

	.dataa(gnd),
	.datab(!\Converter|C1|count [17]),
	.datac(!\Converter|C1|count [13]),
	.datad(!\Converter|C1|count [14]),
	.datae(!\Converter|C1|count [15]),
	.dataf(!\Converter|C1|count [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C1|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|LessThan2~1 .extended_lut = "off";
defparam \Converter|C1|LessThan2~1 .lut_mask = 64'h0000000000000003;
defparam \Converter|C1|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N30
cyclonev_lcell_comb \Converter|C1|LessThan2~2 (
// Equation(s):
// \Converter|C1|LessThan2~2_combout  = ( \Converter|C1|count [16] & ( \Converter|C1|LessThan2~1_combout  & ( (!\Converter|C1|count [18] & (!\Converter|C1|count [17] & \Converter|C1|LessThan2~0_combout )) ) ) ) # ( !\Converter|C1|count [16] & ( 
// \Converter|C1|LessThan2~1_combout  & ( (!\Converter|C1|count [18] & \Converter|C1|LessThan2~0_combout ) ) ) ) # ( \Converter|C1|count [16] & ( !\Converter|C1|LessThan2~1_combout  & ( (!\Converter|C1|count [18] & !\Converter|C1|count [17]) ) ) ) # ( 
// !\Converter|C1|count [16] & ( !\Converter|C1|LessThan2~1_combout  & ( !\Converter|C1|count [18] ) ) )

	.dataa(!\Converter|C1|count [18]),
	.datab(!\Converter|C1|count [17]),
	.datac(!\Converter|C1|LessThan2~0_combout ),
	.datad(gnd),
	.datae(!\Converter|C1|count [16]),
	.dataf(!\Converter|C1|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C1|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|LessThan2~2 .extended_lut = "off";
defparam \Converter|C1|LessThan2~2 .lut_mask = 64'hAAAA88880A0A0808;
defparam \Converter|C1|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N30
cyclonev_lcell_comb \Converter|C1|LessThan2~3 (
// Equation(s):
// \Converter|C1|LessThan2~3_combout  = ( \Converter|C1|count [23] & ( (\Converter|C1|count [22] & (\Converter|C1|count [21] & \Converter|C1|count [20])) ) )

	.dataa(gnd),
	.datab(!\Converter|C1|count [22]),
	.datac(!\Converter|C1|count [21]),
	.datad(!\Converter|C1|count [20]),
	.datae(gnd),
	.dataf(!\Converter|C1|count [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C1|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|LessThan2~3 .extended_lut = "off";
defparam \Converter|C1|LessThan2~3 .lut_mask = 64'h0000000000030003;
defparam \Converter|C1|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N36
cyclonev_lcell_comb \Converter|C1|LessThan2~4 (
// Equation(s):
// \Converter|C1|LessThan2~4_combout  = ( \Converter|C1|count [24] & ( \Converter|C1|count [25] ) ) # ( !\Converter|C1|count [24] & ( (\Converter|C1|count [19] & (\Converter|C1|count [25] & (!\Converter|C1|LessThan2~2_combout  & 
// \Converter|C1|LessThan2~3_combout ))) ) )

	.dataa(!\Converter|C1|count [19]),
	.datab(!\Converter|C1|count [25]),
	.datac(!\Converter|C1|LessThan2~2_combout ),
	.datad(!\Converter|C1|LessThan2~3_combout ),
	.datae(gnd),
	.dataf(!\Converter|C1|count [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C1|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|LessThan2~4 .extended_lut = "off";
defparam \Converter|C1|LessThan2~4 .lut_mask = 64'h0010001033333333;
defparam \Converter|C1|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N15
cyclonev_lcell_comb \Converter|C1|LessThan2~5 (
// Equation(s):
// \Converter|C1|LessThan2~5_combout  = ( !\Converter|C1|LessThan2~4_combout  & ( \Converter|C1|count~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C1|count~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Converter|C1|LessThan2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C1|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|LessThan2~5 .extended_lut = "off";
defparam \Converter|C1|LessThan2~5 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Converter|C1|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N18
cyclonev_lcell_comb \Converter|C1|count~1 (
// Equation(s):
// \Converter|C1|count~1_combout  = ( \Converter|C1|count [7] & ( (\Converter|C1|count [8] & (\Converter|C1|count [9] & \Converter|C1|count [6])) ) )

	.dataa(!\Converter|C1|count [8]),
	.datab(!\Converter|C1|count [9]),
	.datac(!\Converter|C1|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Converter|C1|count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C1|count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|count~1 .extended_lut = "off";
defparam \Converter|C1|count~1 .lut_mask = 64'h0000000001010101;
defparam \Converter|C1|count~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N24
cyclonev_lcell_comb \Converter|C1|count~3 (
// Equation(s):
// \Converter|C1|count~3_combout  = ( !\Converter|C1|count [0] & ( (!\Converter|C1|count [4] & (!\Converter|C1|count [1] & (!\Converter|C1|count [3] & !\Converter|C1|count [2]))) ) )

	.dataa(!\Converter|C1|count [4]),
	.datab(!\Converter|C1|count [1]),
	.datac(!\Converter|C1|count [3]),
	.datad(!\Converter|C1|count [2]),
	.datae(gnd),
	.dataf(!\Converter|C1|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C1|count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|count~3 .extended_lut = "off";
defparam \Converter|C1|count~3 .lut_mask = 64'h8000800000000000;
defparam \Converter|C1|count~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N57
cyclonev_lcell_comb \Converter|C1|count~2 (
// Equation(s):
// \Converter|C1|count~2_combout  = ( \Converter|C1|count [11] & ( (\Converter|C1|count [12] & \Converter|C1|count [13]) ) )

	.dataa(!\Converter|C1|count [12]),
	.datab(gnd),
	.datac(!\Converter|C1|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Converter|C1|count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C1|count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|count~2 .extended_lut = "off";
defparam \Converter|C1|count~2 .lut_mask = 64'h0000000005050505;
defparam \Converter|C1|count~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N45
cyclonev_lcell_comb \Converter|C1|count~5 (
// Equation(s):
// \Converter|C1|count~5_combout  = ( \Converter|C1|count~2_combout  & ( (\Converter|C1|count [16] & (\Converter|C1|count [17] & \Converter|C1|count [18])) ) )

	.dataa(!\Converter|C1|count [16]),
	.datab(gnd),
	.datac(!\Converter|C1|count [17]),
	.datad(!\Converter|C1|count [18]),
	.datae(gnd),
	.dataf(!\Converter|C1|count~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C1|count~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|count~5 .extended_lut = "off";
defparam \Converter|C1|count~5 .lut_mask = 64'h0000000000050005;
defparam \Converter|C1|count~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N42
cyclonev_lcell_comb \Converter|C1|count~4 (
// Equation(s):
// \Converter|C1|count~4_combout  = ( !\Converter|C1|count [23] & ( (!\Converter|C1|count [5] & (!\Converter|C1|count [21] & !\Converter|C1|count [20])) ) )

	.dataa(gnd),
	.datab(!\Converter|C1|count [5]),
	.datac(!\Converter|C1|count [21]),
	.datad(!\Converter|C1|count [20]),
	.datae(gnd),
	.dataf(!\Converter|C1|count [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C1|count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|count~4 .extended_lut = "off";
defparam \Converter|C1|count~4 .lut_mask = 64'hC000C00000000000;
defparam \Converter|C1|count~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N39
cyclonev_lcell_comb \Converter|C1|count~6 (
// Equation(s):
// \Converter|C1|count~6_combout  = ( \Converter|C1|count~4_combout  & ( (!\Converter|C1|count [19] & (\Converter|C1|count~5_combout  & !\Converter|C1|count [10])) ) )

	.dataa(!\Converter|C1|count [19]),
	.datab(gnd),
	.datac(!\Converter|C1|count~5_combout ),
	.datad(!\Converter|C1|count [10]),
	.datae(gnd),
	.dataf(!\Converter|C1|count~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C1|count~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|count~6 .extended_lut = "off";
defparam \Converter|C1|count~6 .lut_mask = 64'h000000000A000A00;
defparam \Converter|C1|count~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N0
cyclonev_lcell_comb \Converter|C1|count~7 (
// Equation(s):
// \Converter|C1|count~7_combout  = ( \Converter|C1|count~0_combout  & ( (!\Converter|C1|count [15] & (!\Converter|C1|count [14] & (\Converter|C1|count~3_combout  & \Converter|C1|count~6_combout ))) ) )

	.dataa(!\Converter|C1|count [15]),
	.datab(!\Converter|C1|count [14]),
	.datac(!\Converter|C1|count~3_combout ),
	.datad(!\Converter|C1|count~6_combout ),
	.datae(gnd),
	.dataf(!\Converter|C1|count~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C1|count~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|count~7 .extended_lut = "off";
defparam \Converter|C1|count~7 .lut_mask = 64'h0000000000080008;
defparam \Converter|C1|count~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N54
cyclonev_lcell_comb \Converter|C1|count~8 (
// Equation(s):
// \Converter|C1|count~8_combout  = ( !\Converter|C1|always0~1_combout  & ( (!\Converter|C1|LessThan2~5_combout  & (\Converter|C1|count~1_combout  & \Converter|C1|count~7_combout )) ) )

	.dataa(gnd),
	.datab(!\Converter|C1|LessThan2~5_combout ),
	.datac(!\Converter|C1|count~1_combout ),
	.datad(!\Converter|C1|count~7_combout ),
	.datae(gnd),
	.dataf(!\Converter|C1|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C1|count~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|count~8 .extended_lut = "off";
defparam \Converter|C1|count~8 .lut_mask = 64'h000C000C00000000;
defparam \Converter|C1|count~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N36
cyclonev_lcell_comb \Converter|C1|count[5]~9 (
// Equation(s):
// \Converter|C1|count[5]~9_combout  = ( \Converter|C1|count~8_combout  & ( \r0|distance_temp_cm [1] ) ) # ( !\Converter|C1|count~8_combout  & ( \r0|distance_temp_cm [1] ) ) # ( \Converter|C1|count~8_combout  & ( !\r0|distance_temp_cm [1] ) ) # ( 
// !\Converter|C1|count~8_combout  & ( !\r0|distance_temp_cm [1] & ( (!\SW[8]~input_o ) # ((!\r0|distance_temp_cm [3]) # (\r0|distance_temp_cm [2])) ) ) )

	.dataa(!\SW[8]~input_o ),
	.datab(!\r0|distance_temp_cm [2]),
	.datac(!\r0|distance_temp_cm [3]),
	.datad(gnd),
	.datae(!\Converter|C1|count~8_combout ),
	.dataf(!\r0|distance_temp_cm [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C1|count[5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|count[5]~9 .extended_lut = "off";
defparam \Converter|C1|count[5]~9 .lut_mask = 64'hFBFBFFFFFFFFFFFF;
defparam \Converter|C1|count[5]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N2
dffeas \Converter|C1|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[0] .is_wysiwyg = "true";
defparam \Converter|C1|count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N3
cyclonev_lcell_comb \Converter|C1|Add0~109 (
// Equation(s):
// \Converter|C1|Add0~109_sumout  = SUM(( \Converter|C1|count [1] ) + ( GND ) + ( \Converter|C1|Add0~114  ))
// \Converter|C1|Add0~110  = CARRY(( \Converter|C1|count [1] ) + ( GND ) + ( \Converter|C1|Add0~114  ))

	.dataa(!\Converter|C1|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~109_sumout ),
	.cout(\Converter|C1|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~109 .extended_lut = "off";
defparam \Converter|C1|Add0~109 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C1|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N5
dffeas \Converter|C1|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[1] .is_wysiwyg = "true";
defparam \Converter|C1|count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N6
cyclonev_lcell_comb \Converter|C1|Add0~105 (
// Equation(s):
// \Converter|C1|Add0~105_sumout  = SUM(( \Converter|C1|count [2] ) + ( GND ) + ( \Converter|C1|Add0~110  ))
// \Converter|C1|Add0~106  = CARRY(( \Converter|C1|count [2] ) + ( GND ) + ( \Converter|C1|Add0~110  ))

	.dataa(gnd),
	.datab(!\Converter|C1|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~105_sumout ),
	.cout(\Converter|C1|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~105 .extended_lut = "off";
defparam \Converter|C1|Add0~105 .lut_mask = 64'h0000FFFF00003333;
defparam \Converter|C1|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N8
dffeas \Converter|C1|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[2] .is_wysiwyg = "true";
defparam \Converter|C1|count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N9
cyclonev_lcell_comb \Converter|C1|Add0~101 (
// Equation(s):
// \Converter|C1|Add0~101_sumout  = SUM(( \Converter|C1|count [3] ) + ( GND ) + ( \Converter|C1|Add0~106  ))
// \Converter|C1|Add0~102  = CARRY(( \Converter|C1|count [3] ) + ( GND ) + ( \Converter|C1|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C1|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~101_sumout ),
	.cout(\Converter|C1|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~101 .extended_lut = "off";
defparam \Converter|C1|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C1|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N11
dffeas \Converter|C1|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[3] .is_wysiwyg = "true";
defparam \Converter|C1|count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N12
cyclonev_lcell_comb \Converter|C1|Add0~97 (
// Equation(s):
// \Converter|C1|Add0~97_sumout  = SUM(( \Converter|C1|count [4] ) + ( GND ) + ( \Converter|C1|Add0~102  ))
// \Converter|C1|Add0~98  = CARRY(( \Converter|C1|count [4] ) + ( GND ) + ( \Converter|C1|Add0~102  ))

	.dataa(gnd),
	.datab(!\Converter|C1|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~97_sumout ),
	.cout(\Converter|C1|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~97 .extended_lut = "off";
defparam \Converter|C1|Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \Converter|C1|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N14
dffeas \Converter|C1|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[4] .is_wysiwyg = "true";
defparam \Converter|C1|count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N15
cyclonev_lcell_comb \Converter|C1|Add0~117 (
// Equation(s):
// \Converter|C1|Add0~117_sumout  = SUM(( \Converter|C1|count [5] ) + ( GND ) + ( \Converter|C1|Add0~98  ))
// \Converter|C1|Add0~118  = CARRY(( \Converter|C1|count [5] ) + ( GND ) + ( \Converter|C1|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C1|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~117_sumout ),
	.cout(\Converter|C1|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~117 .extended_lut = "off";
defparam \Converter|C1|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C1|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N17
dffeas \Converter|C1|count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[5] .is_wysiwyg = "true";
defparam \Converter|C1|count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N18
cyclonev_lcell_comb \Converter|C1|Add0~93 (
// Equation(s):
// \Converter|C1|Add0~93_sumout  = SUM(( \Converter|C1|count [6] ) + ( GND ) + ( \Converter|C1|Add0~118  ))
// \Converter|C1|Add0~94  = CARRY(( \Converter|C1|count [6] ) + ( GND ) + ( \Converter|C1|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C1|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~93_sumout ),
	.cout(\Converter|C1|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~93 .extended_lut = "off";
defparam \Converter|C1|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C1|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N20
dffeas \Converter|C1|count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[6] .is_wysiwyg = "true";
defparam \Converter|C1|count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N21
cyclonev_lcell_comb \Converter|C1|Add0~41 (
// Equation(s):
// \Converter|C1|Add0~41_sumout  = SUM(( \Converter|C1|count [7] ) + ( GND ) + ( \Converter|C1|Add0~94  ))
// \Converter|C1|Add0~42  = CARRY(( \Converter|C1|count [7] ) + ( GND ) + ( \Converter|C1|Add0~94  ))

	.dataa(!\Converter|C1|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~41_sumout ),
	.cout(\Converter|C1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~41 .extended_lut = "off";
defparam \Converter|C1|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N23
dffeas \Converter|C1|count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[7] .is_wysiwyg = "true";
defparam \Converter|C1|count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N24
cyclonev_lcell_comb \Converter|C1|Add0~37 (
// Equation(s):
// \Converter|C1|Add0~37_sumout  = SUM(( \Converter|C1|count [8] ) + ( GND ) + ( \Converter|C1|Add0~42  ))
// \Converter|C1|Add0~38  = CARRY(( \Converter|C1|count [8] ) + ( GND ) + ( \Converter|C1|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C1|count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~37_sumout ),
	.cout(\Converter|C1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~37 .extended_lut = "off";
defparam \Converter|C1|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N26
dffeas \Converter|C1|count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[8] .is_wysiwyg = "true";
defparam \Converter|C1|count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N27
cyclonev_lcell_comb \Converter|C1|Add0~33 (
// Equation(s):
// \Converter|C1|Add0~33_sumout  = SUM(( \Converter|C1|count [9] ) + ( GND ) + ( \Converter|C1|Add0~38  ))
// \Converter|C1|Add0~34  = CARRY(( \Converter|C1|count [9] ) + ( GND ) + ( \Converter|C1|Add0~38  ))

	.dataa(!\Converter|C1|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~33_sumout ),
	.cout(\Converter|C1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~33 .extended_lut = "off";
defparam \Converter|C1|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N29
dffeas \Converter|C1|count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[9] .is_wysiwyg = "true";
defparam \Converter|C1|count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N30
cyclonev_lcell_comb \Converter|C1|Add0~29 (
// Equation(s):
// \Converter|C1|Add0~29_sumout  = SUM(( \Converter|C1|count [10] ) + ( GND ) + ( \Converter|C1|Add0~34  ))
// \Converter|C1|Add0~30  = CARRY(( \Converter|C1|count [10] ) + ( GND ) + ( \Converter|C1|Add0~34  ))

	.dataa(gnd),
	.datab(!\Converter|C1|count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~29_sumout ),
	.cout(\Converter|C1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~29 .extended_lut = "off";
defparam \Converter|C1|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \Converter|C1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N32
dffeas \Converter|C1|count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[10] .is_wysiwyg = "true";
defparam \Converter|C1|count[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N33
cyclonev_lcell_comb \Converter|C1|Add0~25 (
// Equation(s):
// \Converter|C1|Add0~25_sumout  = SUM(( \Converter|C1|count [11] ) + ( GND ) + ( \Converter|C1|Add0~30  ))
// \Converter|C1|Add0~26  = CARRY(( \Converter|C1|count [11] ) + ( GND ) + ( \Converter|C1|Add0~30  ))

	.dataa(!\Converter|C1|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~25_sumout ),
	.cout(\Converter|C1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~25 .extended_lut = "off";
defparam \Converter|C1|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N35
dffeas \Converter|C1|count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[11] .is_wysiwyg = "true";
defparam \Converter|C1|count[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N36
cyclonev_lcell_comb \Converter|C1|Add0~57 (
// Equation(s):
// \Converter|C1|Add0~57_sumout  = SUM(( \Converter|C1|count [12] ) + ( GND ) + ( \Converter|C1|Add0~26  ))
// \Converter|C1|Add0~58  = CARRY(( \Converter|C1|count [12] ) + ( GND ) + ( \Converter|C1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C1|count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~57_sumout ),
	.cout(\Converter|C1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~57 .extended_lut = "off";
defparam \Converter|C1|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N38
dffeas \Converter|C1|count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[12] .is_wysiwyg = "true";
defparam \Converter|C1|count[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N39
cyclonev_lcell_comb \Converter|C1|Add0~53 (
// Equation(s):
// \Converter|C1|Add0~53_sumout  = SUM(( \Converter|C1|count [13] ) + ( GND ) + ( \Converter|C1|Add0~58  ))
// \Converter|C1|Add0~54  = CARRY(( \Converter|C1|count [13] ) + ( GND ) + ( \Converter|C1|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C1|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~53_sumout ),
	.cout(\Converter|C1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~53 .extended_lut = "off";
defparam \Converter|C1|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N41
dffeas \Converter|C1|count[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[13] .is_wysiwyg = "true";
defparam \Converter|C1|count[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N42
cyclonev_lcell_comb \Converter|C1|Add0~49 (
// Equation(s):
// \Converter|C1|Add0~49_sumout  = SUM(( \Converter|C1|count [14] ) + ( GND ) + ( \Converter|C1|Add0~54  ))
// \Converter|C1|Add0~50  = CARRY(( \Converter|C1|count [14] ) + ( GND ) + ( \Converter|C1|Add0~54  ))

	.dataa(gnd),
	.datab(!\Converter|C1|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~49_sumout ),
	.cout(\Converter|C1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~49 .extended_lut = "off";
defparam \Converter|C1|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \Converter|C1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N44
dffeas \Converter|C1|count[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[14] .is_wysiwyg = "true";
defparam \Converter|C1|count[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N45
cyclonev_lcell_comb \Converter|C1|Add0~45 (
// Equation(s):
// \Converter|C1|Add0~45_sumout  = SUM(( \Converter|C1|count [15] ) + ( GND ) + ( \Converter|C1|Add0~50  ))
// \Converter|C1|Add0~46  = CARRY(( \Converter|C1|count [15] ) + ( GND ) + ( \Converter|C1|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C1|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~45_sumout ),
	.cout(\Converter|C1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~45 .extended_lut = "off";
defparam \Converter|C1|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N47
dffeas \Converter|C1|count[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[15] .is_wysiwyg = "true";
defparam \Converter|C1|count[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N48
cyclonev_lcell_comb \Converter|C1|Add0~21 (
// Equation(s):
// \Converter|C1|Add0~21_sumout  = SUM(( \Converter|C1|count [16] ) + ( GND ) + ( \Converter|C1|Add0~46  ))
// \Converter|C1|Add0~22  = CARRY(( \Converter|C1|count [16] ) + ( GND ) + ( \Converter|C1|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C1|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~21_sumout ),
	.cout(\Converter|C1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~21 .extended_lut = "off";
defparam \Converter|C1|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N50
dffeas \Converter|C1|count[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[16] .is_wysiwyg = "true";
defparam \Converter|C1|count[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N51
cyclonev_lcell_comb \Converter|C1|Add0~17 (
// Equation(s):
// \Converter|C1|Add0~17_sumout  = SUM(( \Converter|C1|count [17] ) + ( GND ) + ( \Converter|C1|Add0~22  ))
// \Converter|C1|Add0~18  = CARRY(( \Converter|C1|count [17] ) + ( GND ) + ( \Converter|C1|Add0~22  ))

	.dataa(!\Converter|C1|count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~17_sumout ),
	.cout(\Converter|C1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~17 .extended_lut = "off";
defparam \Converter|C1|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N53
dffeas \Converter|C1|count[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[17] .is_wysiwyg = "true";
defparam \Converter|C1|count[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N54
cyclonev_lcell_comb \Converter|C1|Add0~13 (
// Equation(s):
// \Converter|C1|Add0~13_sumout  = SUM(( \Converter|C1|count [18] ) + ( GND ) + ( \Converter|C1|Add0~18  ))
// \Converter|C1|Add0~14  = CARRY(( \Converter|C1|count [18] ) + ( GND ) + ( \Converter|C1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C1|count [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~13_sumout ),
	.cout(\Converter|C1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~13 .extended_lut = "off";
defparam \Converter|C1|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N56
dffeas \Converter|C1|count[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[18] .is_wysiwyg = "true";
defparam \Converter|C1|count[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N57
cyclonev_lcell_comb \Converter|C1|Add0~9 (
// Equation(s):
// \Converter|C1|Add0~9_sumout  = SUM(( \Converter|C1|count [19] ) + ( GND ) + ( \Converter|C1|Add0~14  ))
// \Converter|C1|Add0~10  = CARRY(( \Converter|C1|count [19] ) + ( GND ) + ( \Converter|C1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C1|count [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~9_sumout ),
	.cout(\Converter|C1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~9 .extended_lut = "off";
defparam \Converter|C1|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N59
dffeas \Converter|C1|count[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[19] .is_wysiwyg = "true";
defparam \Converter|C1|count[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N0
cyclonev_lcell_comb \Converter|C1|Add0~73 (
// Equation(s):
// \Converter|C1|Add0~73_sumout  = SUM(( \Converter|C1|count [20] ) + ( GND ) + ( \Converter|C1|Add0~10  ))
// \Converter|C1|Add0~74  = CARRY(( \Converter|C1|count [20] ) + ( GND ) + ( \Converter|C1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C1|count [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~73_sumout ),
	.cout(\Converter|C1|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~73 .extended_lut = "off";
defparam \Converter|C1|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C1|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N2
dffeas \Converter|C1|count[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[20] .is_wysiwyg = "true";
defparam \Converter|C1|count[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N3
cyclonev_lcell_comb \Converter|C1|Add0~69 (
// Equation(s):
// \Converter|C1|Add0~69_sumout  = SUM(( \Converter|C1|count [21] ) + ( GND ) + ( \Converter|C1|Add0~74  ))
// \Converter|C1|Add0~70  = CARRY(( \Converter|C1|count [21] ) + ( GND ) + ( \Converter|C1|Add0~74  ))

	.dataa(!\Converter|C1|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~69_sumout ),
	.cout(\Converter|C1|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~69 .extended_lut = "off";
defparam \Converter|C1|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C1|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N5
dffeas \Converter|C1|count[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[21] .is_wysiwyg = "true";
defparam \Converter|C1|count[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N6
cyclonev_lcell_comb \Converter|C1|Add0~65 (
// Equation(s):
// \Converter|C1|Add0~65_sumout  = SUM(( \Converter|C1|count [22] ) + ( GND ) + ( \Converter|C1|Add0~70  ))
// \Converter|C1|Add0~66  = CARRY(( \Converter|C1|count [22] ) + ( GND ) + ( \Converter|C1|Add0~70  ))

	.dataa(gnd),
	.datab(!\Converter|C1|count [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~65_sumout ),
	.cout(\Converter|C1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~65 .extended_lut = "off";
defparam \Converter|C1|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \Converter|C1|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N8
dffeas \Converter|C1|count[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[22] .is_wysiwyg = "true";
defparam \Converter|C1|count[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N9
cyclonev_lcell_comb \Converter|C1|Add0~61 (
// Equation(s):
// \Converter|C1|Add0~61_sumout  = SUM(( \Converter|C1|count [23] ) + ( GND ) + ( \Converter|C1|Add0~66  ))
// \Converter|C1|Add0~62  = CARRY(( \Converter|C1|count [23] ) + ( GND ) + ( \Converter|C1|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C1|count [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C1|Add0~61_sumout ),
	.cout(\Converter|C1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|Add0~61 .extended_lut = "off";
defparam \Converter|C1|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N11
dffeas \Converter|C1|count[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[23] .is_wysiwyg = "true";
defparam \Converter|C1|count[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y4_N14
dffeas \Converter|C1|count[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C1|count[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|count[24] .is_wysiwyg = "true";
defparam \Converter|C1|count[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N54
cyclonev_lcell_comb \Converter|C1|LessThan3~1 (
// Equation(s):
// \Converter|C1|LessThan3~1_combout  = ( \Converter|C1|count [18] & ( \Converter|C1|count [17] & ( (\Converter|C1|count [24] & (\Converter|C1|count [16] & \Converter|C1|count [22])) ) ) )

	.dataa(gnd),
	.datab(!\Converter|C1|count [24]),
	.datac(!\Converter|C1|count [16]),
	.datad(!\Converter|C1|count [22]),
	.datae(!\Converter|C1|count [18]),
	.dataf(!\Converter|C1|count [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C1|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|LessThan3~1 .extended_lut = "off";
defparam \Converter|C1|LessThan3~1 .lut_mask = 64'h0000000000000003;
defparam \Converter|C1|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N48
cyclonev_lcell_comb \Converter|C1|always0~0 (
// Equation(s):
// \Converter|C1|always0~0_combout  = ( \Converter|C1|count [20] & ( \Converter|C1|count [24] & ( (\Converter|C1|count [22]) # (\Converter|C1|count [23]) ) ) ) # ( !\Converter|C1|count [20] & ( \Converter|C1|count [24] & ( ((\Converter|C1|count [22] & 
// ((\Converter|C1|count [19]) # (\Converter|C1|count [21])))) # (\Converter|C1|count [23]) ) ) )

	.dataa(!\Converter|C1|count [21]),
	.datab(!\Converter|C1|count [23]),
	.datac(!\Converter|C1|count [19]),
	.datad(!\Converter|C1|count [22]),
	.datae(!\Converter|C1|count [20]),
	.dataf(!\Converter|C1|count [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C1|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|always0~0 .extended_lut = "off";
defparam \Converter|C1|always0~0 .lut_mask = 64'h00000000337F33FF;
defparam \Converter|C1|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N3
cyclonev_lcell_comb \Converter|C1|LessThan3~0 (
// Equation(s):
// \Converter|C1|LessThan3~0_combout  = ( \Converter|C1|count~1_combout  & ( (!\Converter|C1|count [15] & (!\Converter|C1|count [14] & !\Converter|C1|count~2_combout )) ) ) # ( !\Converter|C1|count~1_combout  & ( (!\Converter|C1|count [15] & 
// (!\Converter|C1|count [14] & ((!\Converter|C1|count~2_combout ) # (!\Converter|C1|count [10])))) ) )

	.dataa(!\Converter|C1|count [15]),
	.datab(!\Converter|C1|count [14]),
	.datac(!\Converter|C1|count~2_combout ),
	.datad(!\Converter|C1|count [10]),
	.datae(gnd),
	.dataf(!\Converter|C1|count~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C1|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|LessThan3~0 .extended_lut = "off";
defparam \Converter|C1|LessThan3~0 .lut_mask = 64'h8880888080808080;
defparam \Converter|C1|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N12
cyclonev_lcell_comb \Converter|C1|always0~1 (
// Equation(s):
// \Converter|C1|always0~1_combout  = ( \Converter|C1|LessThan2~4_combout  & ( (\Converter|C1|count~0_combout  & (!\Converter|C1|always0~0_combout  & ((!\Converter|C1|LessThan3~1_combout ) # (\Converter|C1|LessThan3~0_combout )))) ) )

	.dataa(!\Converter|C1|LessThan3~1_combout ),
	.datab(!\Converter|C1|count~0_combout ),
	.datac(!\Converter|C1|always0~0_combout ),
	.datad(!\Converter|C1|LessThan3~0_combout ),
	.datae(gnd),
	.dataf(!\Converter|C1|LessThan2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C1|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|always0~1 .extended_lut = "off";
defparam \Converter|C1|always0~1 .lut_mask = 64'h0000000020302030;
defparam \Converter|C1|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N27
cyclonev_lcell_comb \Converter|C1|highReset~0 (
// Equation(s):
// \Converter|C1|highReset~0_combout  = ( !\Converter|C1|always0~1_combout  & ( \Converter|C1|highReset~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Converter|C1|highReset~q ),
	.datae(gnd),
	.dataf(!\Converter|C1|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C1|highReset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|highReset~0 .extended_lut = "off";
defparam \Converter|C1|highReset~0 .lut_mask = 64'h00FF00FF00000000;
defparam \Converter|C1|highReset~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N6
cyclonev_lcell_comb \Converter|C1|highReset~1 (
// Equation(s):
// \Converter|C1|highReset~1_combout  = ( \SW[8]~input_o  & ( \Converter|C1|LessThan2~5_combout  ) ) # ( !\SW[8]~input_o  & ( \Converter|C1|LessThan2~5_combout  ) ) # ( \SW[8]~input_o  & ( !\Converter|C1|LessThan2~5_combout  & ( (!\r0|distance_temp_cm [3]) # 
// (((\r0|distance_temp_cm [2]) # (\Converter|C1|highReset~0_combout )) # (\r0|distance_temp_cm [1])) ) ) ) # ( !\SW[8]~input_o  & ( !\Converter|C1|LessThan2~5_combout  ) )

	.dataa(!\r0|distance_temp_cm [3]),
	.datab(!\r0|distance_temp_cm [1]),
	.datac(!\Converter|C1|highReset~0_combout ),
	.datad(!\r0|distance_temp_cm [2]),
	.datae(!\SW[8]~input_o ),
	.dataf(!\Converter|C1|LessThan2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C1|highReset~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C1|highReset~1 .extended_lut = "off";
defparam \Converter|C1|highReset~1 .lut_mask = 64'hFFFFBFFFFFFFFFFF;
defparam \Converter|C1|highReset~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N8
dffeas \Converter|C1|highReset (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C1|highReset~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[8]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C1|highReset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C1|highReset .is_wysiwyg = "true";
defparam \Converter|C1|highReset .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N27
cyclonev_lcell_comb \Converter|OneSecBPS~0 (
// Equation(s):
// \Converter|OneSecBPS~0_combout  = (\SW[8]~input_o  & (\r0|distance_temp_cm [3] & (!\r0|distance_temp_cm [1] & !\r0|distance_temp_cm [2])))

	.dataa(!\SW[8]~input_o ),
	.datab(!\r0|distance_temp_cm [3]),
	.datac(!\r0|distance_temp_cm [1]),
	.datad(!\r0|distance_temp_cm [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|OneSecBPS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|OneSecBPS~0 .extended_lut = "off";
defparam \Converter|OneSecBPS~0 .lut_mask = 64'h1000100010001000;
defparam \Converter|OneSecBPS~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N0
cyclonev_lcell_comb \Converter|C2|Add0~113 (
// Equation(s):
// \Converter|C2|Add0~113_sumout  = SUM(( \Converter|C2|count [0] ) + ( VCC ) + ( !VCC ))
// \Converter|C2|Add0~114  = CARRY(( \Converter|C2|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C2|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~113_sumout ),
	.cout(\Converter|C2|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~113 .extended_lut = "off";
defparam \Converter|C2|Add0~113 .lut_mask = 64'h0000000000000F0F;
defparam \Converter|C2|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N54
cyclonev_lcell_comb \Converter|C2|count~3 (
// Equation(s):
// \Converter|C2|count~3_combout  = ( \Converter|C2|count [14] & ( (\Converter|C2|count [15] & \Converter|C2|count [16]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C2|count [15]),
	.datad(!\Converter|C2|count [16]),
	.datae(gnd),
	.dataf(!\Converter|C2|count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C2|count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|count~3 .extended_lut = "off";
defparam \Converter|C2|count~3 .lut_mask = 64'h00000000000F000F;
defparam \Converter|C2|count~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N9
cyclonev_lcell_comb \Converter|C2|count~2 (
// Equation(s):
// \Converter|C2|count~2_combout  = ( \Converter|C2|count [8] & ( (\Converter|C2|count [7] & \Converter|C2|count [9]) ) )

	.dataa(!\Converter|C2|count [7]),
	.datab(gnd),
	.datac(!\Converter|C2|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Converter|C2|count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C2|count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|count~2 .extended_lut = "off";
defparam \Converter|C2|count~2 .lut_mask = 64'h0000000005050505;
defparam \Converter|C2|count~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N6
cyclonev_lcell_comb \Converter|C2|count~1 (
// Equation(s):
// \Converter|C2|count~1_combout  = ( !\Converter|C2|count [11] & ( (!\Converter|C2|count [10] & (!\Converter|C2|count [12] & !\Converter|C2|count [13])) ) )

	.dataa(gnd),
	.datab(!\Converter|C2|count [10]),
	.datac(!\Converter|C2|count [12]),
	.datad(!\Converter|C2|count [13]),
	.datae(gnd),
	.dataf(!\Converter|C2|count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C2|count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|count~1 .extended_lut = "off";
defparam \Converter|C2|count~1 .lut_mask = 64'hC000C00000000000;
defparam \Converter|C2|count~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N57
cyclonev_lcell_comb \Converter|C2|always0~0 (
// Equation(s):
// \Converter|C2|always0~0_combout  = ( \Converter|C2|count~1_combout  & ( (!\Converter|C2|count [18] & (!\Converter|C2|count [17] & ((!\Converter|C2|count~3_combout ) # (!\Converter|C2|count~2_combout )))) ) ) # ( !\Converter|C2|count~1_combout  & ( 
// (!\Converter|C2|count [18] & (!\Converter|C2|count~3_combout  & !\Converter|C2|count [17])) ) )

	.dataa(!\Converter|C2|count [18]),
	.datab(!\Converter|C2|count~3_combout ),
	.datac(!\Converter|C2|count~2_combout ),
	.datad(!\Converter|C2|count [17]),
	.datae(gnd),
	.dataf(!\Converter|C2|count~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C2|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|always0~0 .extended_lut = "off";
defparam \Converter|C2|always0~0 .lut_mask = 64'h88008800A800A800;
defparam \Converter|C2|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N36
cyclonev_lcell_comb \Converter|C2|Add0~9 (
// Equation(s):
// \Converter|C2|Add0~9_sumout  = SUM(( \Converter|C2|count [22] ) + ( GND ) + ( \Converter|C2|Add0~66  ))
// \Converter|C2|Add0~10  = CARRY(( \Converter|C2|count [22] ) + ( GND ) + ( \Converter|C2|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C2|count [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~9_sumout ),
	.cout(\Converter|C2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~9 .extended_lut = "off";
defparam \Converter|C2|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N39
cyclonev_lcell_comb \Converter|C2|Add0~13 (
// Equation(s):
// \Converter|C2|Add0~13_sumout  = SUM(( \Converter|C2|count [23] ) + ( GND ) + ( \Converter|C2|Add0~10  ))
// \Converter|C2|Add0~14  = CARRY(( \Converter|C2|count [23] ) + ( GND ) + ( \Converter|C2|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C2|count [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~13_sumout ),
	.cout(\Converter|C2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~13 .extended_lut = "off";
defparam \Converter|C2|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N41
dffeas \Converter|C2|count[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[23] .is_wysiwyg = "true";
defparam \Converter|C2|count[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N42
cyclonev_lcell_comb \Converter|C2|Add0~5 (
// Equation(s):
// \Converter|C2|Add0~5_sumout  = SUM(( \Converter|C2|count [24] ) + ( GND ) + ( \Converter|C2|Add0~14  ))
// \Converter|C2|Add0~6  = CARRY(( \Converter|C2|count [24] ) + ( GND ) + ( \Converter|C2|Add0~14  ))

	.dataa(gnd),
	.datab(!\Converter|C2|count [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~5_sumout ),
	.cout(\Converter|C2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~5 .extended_lut = "off";
defparam \Converter|C2|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Converter|C2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N44
dffeas \Converter|C2|count[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[24] .is_wysiwyg = "true";
defparam \Converter|C2|count[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N0
cyclonev_lcell_comb \Converter|C2|count~4 (
// Equation(s):
// \Converter|C2|count~4_combout  = ( \Converter|C2|count [22] & ( \Converter|C2|count [24] & ( \Converter|C2|count [23] ) ) )

	.dataa(gnd),
	.datab(!\Converter|C2|count [23]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Converter|C2|count [22]),
	.dataf(!\Converter|C2|count [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C2|count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|count~4 .extended_lut = "off";
defparam \Converter|C2|count~4 .lut_mask = 64'h0000000000003333;
defparam \Converter|C2|count~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N0
cyclonev_lcell_comb \Converter|C2|always0~1 (
// Equation(s):
// \Converter|C2|always0~1_combout  = ( \Converter|C2|count [21] & ( \Converter|C2|count~4_combout  ) ) # ( !\Converter|C2|count [21] & ( (\Converter|C2|count~4_combout  & (((!\Converter|C2|always0~0_combout  & \Converter|C2|count [19])) # 
// (\Converter|C2|count [20]))) ) )

	.dataa(!\Converter|C2|always0~0_combout ),
	.datab(!\Converter|C2|count~4_combout ),
	.datac(!\Converter|C2|count [19]),
	.datad(!\Converter|C2|count [20]),
	.datae(gnd),
	.dataf(!\Converter|C2|count [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C2|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|always0~1 .extended_lut = "off";
defparam \Converter|C2|always0~1 .lut_mask = 64'h0233023333333333;
defparam \Converter|C2|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N45
cyclonev_lcell_comb \Converter|C2|Add0~1 (
// Equation(s):
// \Converter|C2|Add0~1_sumout  = SUM(( \Converter|C2|count [25] ) + ( GND ) + ( \Converter|C2|Add0~6  ))
// \Converter|C2|Add0~2  = CARRY(( \Converter|C2|count [25] ) + ( GND ) + ( \Converter|C2|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C2|count [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~1_sumout ),
	.cout(\Converter|C2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~1 .extended_lut = "off";
defparam \Converter|C2|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N47
dffeas \Converter|C2|count[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[25] .is_wysiwyg = "true";
defparam \Converter|C2|count[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N48
cyclonev_lcell_comb \Converter|C2|Add0~81 (
// Equation(s):
// \Converter|C2|Add0~81_sumout  = SUM(( \Converter|C2|count [26] ) + ( GND ) + ( \Converter|C2|Add0~2  ))
// \Converter|C2|Add0~82  = CARRY(( \Converter|C2|count [26] ) + ( GND ) + ( \Converter|C2|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C2|count [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~81_sumout ),
	.cout(\Converter|C2|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~81 .extended_lut = "off";
defparam \Converter|C2|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C2|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N50
dffeas \Converter|C2|count[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[26] .is_wysiwyg = "true";
defparam \Converter|C2|count[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N51
cyclonev_lcell_comb \Converter|C2|Add0~85 (
// Equation(s):
// \Converter|C2|Add0~85_sumout  = SUM(( \Converter|C2|count [27] ) + ( GND ) + ( \Converter|C2|Add0~82  ))
// \Converter|C2|Add0~86  = CARRY(( \Converter|C2|count [27] ) + ( GND ) + ( \Converter|C2|Add0~82  ))

	.dataa(!\Converter|C2|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~85_sumout ),
	.cout(\Converter|C2|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~85 .extended_lut = "off";
defparam \Converter|C2|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C2|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N53
dffeas \Converter|C2|count[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[27] .is_wysiwyg = "true";
defparam \Converter|C2|count[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N54
cyclonev_lcell_comb \Converter|C2|Add0~89 (
// Equation(s):
// \Converter|C2|Add0~89_sumout  = SUM(( \Converter|C2|count [28] ) + ( GND ) + ( \Converter|C2|Add0~86  ))
// \Converter|C2|Add0~90  = CARRY(( \Converter|C2|count [28] ) + ( GND ) + ( \Converter|C2|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C2|count [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~89_sumout ),
	.cout(\Converter|C2|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~89 .extended_lut = "off";
defparam \Converter|C2|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C2|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N56
dffeas \Converter|C2|count[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[28] .is_wysiwyg = "true";
defparam \Converter|C2|count[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N57
cyclonev_lcell_comb \Converter|C2|Add0~93 (
// Equation(s):
// \Converter|C2|Add0~93_sumout  = SUM(( \Converter|C2|count [29] ) + ( GND ) + ( \Converter|C2|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C2|count [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~93_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~93 .extended_lut = "off";
defparam \Converter|C2|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C2|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N59
dffeas \Converter|C2|count[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[29] .is_wysiwyg = "true";
defparam \Converter|C2|count[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N6
cyclonev_lcell_comb \Converter|C2|count~0 (
// Equation(s):
// \Converter|C2|count~0_combout  = ( !\Converter|C2|count [28] & ( !\Converter|C2|count [27] & ( (!\Converter|C2|count [29] & !\Converter|C2|count [26]) ) ) )

	.dataa(gnd),
	.datab(!\Converter|C2|count [29]),
	.datac(!\Converter|C2|count [26]),
	.datad(gnd),
	.datae(!\Converter|C2|count [28]),
	.dataf(!\Converter|C2|count [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C2|count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|count~0 .extended_lut = "off";
defparam \Converter|C2|count~0 .lut_mask = 64'hC0C0000000000000;
defparam \Converter|C2|count~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N21
cyclonev_lcell_comb \Converter|C2|count~5 (
// Equation(s):
// \Converter|C2|count~5_combout  = ( !\Converter|C2|count [25] & ( \Converter|C2|count~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Converter|C2|count [25]),
	.dataf(!\Converter|C2|count~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C2|count~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|count~5 .extended_lut = "off";
defparam \Converter|C2|count~5 .lut_mask = 64'h00000000FFFF0000;
defparam \Converter|C2|count~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N30
cyclonev_lcell_comb \Converter|C2|count~7 (
// Equation(s):
// \Converter|C2|count~7_combout  = ( !\Converter|C2|count [17] & ( (!\Converter|C2|count [4] & (\Converter|C2|count [19] & !\Converter|C2|count [18])) ) )

	.dataa(gnd),
	.datab(!\Converter|C2|count [4]),
	.datac(!\Converter|C2|count [19]),
	.datad(!\Converter|C2|count [18]),
	.datae(gnd),
	.dataf(!\Converter|C2|count [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C2|count~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|count~7 .extended_lut = "off";
defparam \Converter|C2|count~7 .lut_mask = 64'h0C000C0000000000;
defparam \Converter|C2|count~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N0
cyclonev_lcell_comb \Converter|C2|count~6 (
// Equation(s):
// \Converter|C2|count~6_combout  = ( !\Converter|C2|count [3] & ( !\Converter|C2|count [2] & ( (!\Converter|C2|count [1] & (!\Converter|C2|count [6] & !\Converter|C2|count [0])) ) ) )

	.dataa(!\Converter|C2|count [1]),
	.datab(!\Converter|C2|count [6]),
	.datac(!\Converter|C2|count [0]),
	.datad(gnd),
	.datae(!\Converter|C2|count [3]),
	.dataf(!\Converter|C2|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C2|count~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|count~6 .extended_lut = "off";
defparam \Converter|C2|count~6 .lut_mask = 64'h8080000000000000;
defparam \Converter|C2|count~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N39
cyclonev_lcell_comb \Converter|C2|count~8 (
// Equation(s):
// \Converter|C2|count~8_combout  = ( \Converter|C2|count~6_combout  & ( (!\Converter|C2|count [21] & (!\Converter|C2|count [20] & (\Converter|C2|count~7_combout  & !\Converter|C2|count [5]))) ) )

	.dataa(!\Converter|C2|count [21]),
	.datab(!\Converter|C2|count [20]),
	.datac(!\Converter|C2|count~7_combout ),
	.datad(!\Converter|C2|count [5]),
	.datae(gnd),
	.dataf(!\Converter|C2|count~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C2|count~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|count~8 .extended_lut = "off";
defparam \Converter|C2|count~8 .lut_mask = 64'h0000000008000800;
defparam \Converter|C2|count~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N42
cyclonev_lcell_comb \Converter|C2|count~9 (
// Equation(s):
// \Converter|C2|count~9_combout  = ( \Converter|C2|count~5_combout  & ( \Converter|C2|count~8_combout  & ( (\Converter|C2|count~1_combout  & (\Converter|C2|count~3_combout  & \Converter|C2|count~4_combout )) ) ) )

	.dataa(gnd),
	.datab(!\Converter|C2|count~1_combout ),
	.datac(!\Converter|C2|count~3_combout ),
	.datad(!\Converter|C2|count~4_combout ),
	.datae(!\Converter|C2|count~5_combout ),
	.dataf(!\Converter|C2|count~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C2|count~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|count~9 .extended_lut = "off";
defparam \Converter|C2|count~9 .lut_mask = 64'h0000000000000003;
defparam \Converter|C2|count~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N15
cyclonev_lcell_comb \Converter|C2|count~10 (
// Equation(s):
// \Converter|C2|count~10_combout  = ( \Converter|C2|count [25] & ( \Converter|C2|count~0_combout  & ( (!\Converter|C2|LessThan2~5_combout  & (\Converter|C2|count~2_combout  & \Converter|C2|count~9_combout )) ) ) ) # ( !\Converter|C2|count [25] & ( 
// \Converter|C2|count~0_combout  & ( (!\Converter|C2|LessThan2~5_combout  & (\Converter|C2|always0~1_combout  & (\Converter|C2|count~2_combout  & \Converter|C2|count~9_combout ))) ) ) ) # ( \Converter|C2|count [25] & ( !\Converter|C2|count~0_combout  & ( 
// (\Converter|C2|count~2_combout  & \Converter|C2|count~9_combout ) ) ) ) # ( !\Converter|C2|count [25] & ( !\Converter|C2|count~0_combout  & ( (\Converter|C2|count~2_combout  & \Converter|C2|count~9_combout ) ) ) )

	.dataa(!\Converter|C2|LessThan2~5_combout ),
	.datab(!\Converter|C2|always0~1_combout ),
	.datac(!\Converter|C2|count~2_combout ),
	.datad(!\Converter|C2|count~9_combout ),
	.datae(!\Converter|C2|count [25]),
	.dataf(!\Converter|C2|count~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C2|count~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|count~10 .extended_lut = "off";
defparam \Converter|C2|count~10 .lut_mask = 64'h000F000F0002000A;
defparam \Converter|C2|count~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N18
cyclonev_lcell_comb \Converter|C2|count[17]~11 (
// Equation(s):
// \Converter|C2|count[17]~11_combout  = ( \Converter|C2|count~10_combout  & ( \r0|distance_temp_cm [2] ) ) # ( !\Converter|C2|count~10_combout  & ( \r0|distance_temp_cm [2] & ( (!\r0|distance_temp_cm [1]) # ((!\SW[8]~input_o ) # (\r0|distance_temp_cm [3])) 
// ) ) ) # ( \Converter|C2|count~10_combout  & ( !\r0|distance_temp_cm [2] ) ) # ( !\Converter|C2|count~10_combout  & ( !\r0|distance_temp_cm [2] ) )

	.dataa(!\r0|distance_temp_cm [1]),
	.datab(!\r0|distance_temp_cm [3]),
	.datac(!\SW[8]~input_o ),
	.datad(gnd),
	.datae(!\Converter|C2|count~10_combout ),
	.dataf(!\r0|distance_temp_cm [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C2|count[17]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|count[17]~11 .extended_lut = "off";
defparam \Converter|C2|count[17]~11 .lut_mask = 64'hFFFFFFFFFBFBFFFF;
defparam \Converter|C2|count[17]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N2
dffeas \Converter|C2|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[0] .is_wysiwyg = "true";
defparam \Converter|C2|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N3
cyclonev_lcell_comb \Converter|C2|Add0~109 (
// Equation(s):
// \Converter|C2|Add0~109_sumout  = SUM(( \Converter|C2|count [1] ) + ( GND ) + ( \Converter|C2|Add0~114  ))
// \Converter|C2|Add0~110  = CARRY(( \Converter|C2|count [1] ) + ( GND ) + ( \Converter|C2|Add0~114  ))

	.dataa(!\Converter|C2|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~109_sumout ),
	.cout(\Converter|C2|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~109 .extended_lut = "off";
defparam \Converter|C2|Add0~109 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C2|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N5
dffeas \Converter|C2|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[1] .is_wysiwyg = "true";
defparam \Converter|C2|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N6
cyclonev_lcell_comb \Converter|C2|Add0~105 (
// Equation(s):
// \Converter|C2|Add0~105_sumout  = SUM(( \Converter|C2|count [2] ) + ( GND ) + ( \Converter|C2|Add0~110  ))
// \Converter|C2|Add0~106  = CARRY(( \Converter|C2|count [2] ) + ( GND ) + ( \Converter|C2|Add0~110  ))

	.dataa(gnd),
	.datab(!\Converter|C2|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~105_sumout ),
	.cout(\Converter|C2|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~105 .extended_lut = "off";
defparam \Converter|C2|Add0~105 .lut_mask = 64'h0000FFFF00003333;
defparam \Converter|C2|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N8
dffeas \Converter|C2|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[2] .is_wysiwyg = "true";
defparam \Converter|C2|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N9
cyclonev_lcell_comb \Converter|C2|Add0~101 (
// Equation(s):
// \Converter|C2|Add0~101_sumout  = SUM(( \Converter|C2|count [3] ) + ( GND ) + ( \Converter|C2|Add0~106  ))
// \Converter|C2|Add0~102  = CARRY(( \Converter|C2|count [3] ) + ( GND ) + ( \Converter|C2|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C2|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~101_sumout ),
	.cout(\Converter|C2|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~101 .extended_lut = "off";
defparam \Converter|C2|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C2|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N11
dffeas \Converter|C2|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[3] .is_wysiwyg = "true";
defparam \Converter|C2|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N12
cyclonev_lcell_comb \Converter|C2|Add0~117 (
// Equation(s):
// \Converter|C2|Add0~117_sumout  = SUM(( \Converter|C2|count [4] ) + ( GND ) + ( \Converter|C2|Add0~102  ))
// \Converter|C2|Add0~118  = CARRY(( \Converter|C2|count [4] ) + ( GND ) + ( \Converter|C2|Add0~102  ))

	.dataa(gnd),
	.datab(!\Converter|C2|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~117_sumout ),
	.cout(\Converter|C2|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~117 .extended_lut = "off";
defparam \Converter|C2|Add0~117 .lut_mask = 64'h0000FFFF00003333;
defparam \Converter|C2|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N14
dffeas \Converter|C2|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[4] .is_wysiwyg = "true";
defparam \Converter|C2|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N15
cyclonev_lcell_comb \Converter|C2|Add0~97 (
// Equation(s):
// \Converter|C2|Add0~97_sumout  = SUM(( \Converter|C2|count [5] ) + ( GND ) + ( \Converter|C2|Add0~118  ))
// \Converter|C2|Add0~98  = CARRY(( \Converter|C2|count [5] ) + ( GND ) + ( \Converter|C2|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C2|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~97_sumout ),
	.cout(\Converter|C2|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~97 .extended_lut = "off";
defparam \Converter|C2|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C2|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N17
dffeas \Converter|C2|count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[5] .is_wysiwyg = "true";
defparam \Converter|C2|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N18
cyclonev_lcell_comb \Converter|C2|Add0~37 (
// Equation(s):
// \Converter|C2|Add0~37_sumout  = SUM(( \Converter|C2|count [6] ) + ( GND ) + ( \Converter|C2|Add0~98  ))
// \Converter|C2|Add0~38  = CARRY(( \Converter|C2|count [6] ) + ( GND ) + ( \Converter|C2|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C2|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~37_sumout ),
	.cout(\Converter|C2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~37 .extended_lut = "off";
defparam \Converter|C2|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N20
dffeas \Converter|C2|count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[6] .is_wysiwyg = "true";
defparam \Converter|C2|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N21
cyclonev_lcell_comb \Converter|C2|Add0~49 (
// Equation(s):
// \Converter|C2|Add0~49_sumout  = SUM(( \Converter|C2|count [7] ) + ( GND ) + ( \Converter|C2|Add0~38  ))
// \Converter|C2|Add0~50  = CARRY(( \Converter|C2|count [7] ) + ( GND ) + ( \Converter|C2|Add0~38  ))

	.dataa(!\Converter|C2|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~49_sumout ),
	.cout(\Converter|C2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~49 .extended_lut = "off";
defparam \Converter|C2|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N23
dffeas \Converter|C2|count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[7] .is_wysiwyg = "true";
defparam \Converter|C2|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N24
cyclonev_lcell_comb \Converter|C2|Add0~29 (
// Equation(s):
// \Converter|C2|Add0~29_sumout  = SUM(( \Converter|C2|count [8] ) + ( GND ) + ( \Converter|C2|Add0~50  ))
// \Converter|C2|Add0~30  = CARRY(( \Converter|C2|count [8] ) + ( GND ) + ( \Converter|C2|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C2|count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~29_sumout ),
	.cout(\Converter|C2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~29 .extended_lut = "off";
defparam \Converter|C2|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N26
dffeas \Converter|C2|count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[8] .is_wysiwyg = "true";
defparam \Converter|C2|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N27
cyclonev_lcell_comb \Converter|C2|Add0~45 (
// Equation(s):
// \Converter|C2|Add0~45_sumout  = SUM(( \Converter|C2|count [9] ) + ( GND ) + ( \Converter|C2|Add0~30  ))
// \Converter|C2|Add0~46  = CARRY(( \Converter|C2|count [9] ) + ( GND ) + ( \Converter|C2|Add0~30  ))

	.dataa(!\Converter|C2|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~45_sumout ),
	.cout(\Converter|C2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~45 .extended_lut = "off";
defparam \Converter|C2|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N29
dffeas \Converter|C2|count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[9] .is_wysiwyg = "true";
defparam \Converter|C2|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N30
cyclonev_lcell_comb \Converter|C2|Add0~41 (
// Equation(s):
// \Converter|C2|Add0~41_sumout  = SUM(( \Converter|C2|count [10] ) + ( GND ) + ( \Converter|C2|Add0~46  ))
// \Converter|C2|Add0~42  = CARRY(( \Converter|C2|count [10] ) + ( GND ) + ( \Converter|C2|Add0~46  ))

	.dataa(gnd),
	.datab(!\Converter|C2|count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~41_sumout ),
	.cout(\Converter|C2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~41 .extended_lut = "off";
defparam \Converter|C2|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \Converter|C2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N32
dffeas \Converter|C2|count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[10] .is_wysiwyg = "true";
defparam \Converter|C2|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N33
cyclonev_lcell_comb \Converter|C2|Add0~57 (
// Equation(s):
// \Converter|C2|Add0~57_sumout  = SUM(( \Converter|C2|count [11] ) + ( GND ) + ( \Converter|C2|Add0~42  ))
// \Converter|C2|Add0~58  = CARRY(( \Converter|C2|count [11] ) + ( GND ) + ( \Converter|C2|Add0~42  ))

	.dataa(!\Converter|C2|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~57_sumout ),
	.cout(\Converter|C2|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~57 .extended_lut = "off";
defparam \Converter|C2|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N35
dffeas \Converter|C2|count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[11] .is_wysiwyg = "true";
defparam \Converter|C2|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N36
cyclonev_lcell_comb \Converter|C2|Add0~53 (
// Equation(s):
// \Converter|C2|Add0~53_sumout  = SUM(( \Converter|C2|count [12] ) + ( GND ) + ( \Converter|C2|Add0~58  ))
// \Converter|C2|Add0~54  = CARRY(( \Converter|C2|count [12] ) + ( GND ) + ( \Converter|C2|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C2|count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~53_sumout ),
	.cout(\Converter|C2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~53 .extended_lut = "off";
defparam \Converter|C2|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N38
dffeas \Converter|C2|count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[12] .is_wysiwyg = "true";
defparam \Converter|C2|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N39
cyclonev_lcell_comb \Converter|C2|Add0~33 (
// Equation(s):
// \Converter|C2|Add0~33_sumout  = SUM(( \Converter|C2|count [13] ) + ( GND ) + ( \Converter|C2|Add0~54  ))
// \Converter|C2|Add0~34  = CARRY(( \Converter|C2|count [13] ) + ( GND ) + ( \Converter|C2|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C2|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~33_sumout ),
	.cout(\Converter|C2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~33 .extended_lut = "off";
defparam \Converter|C2|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N41
dffeas \Converter|C2|count[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[13] .is_wysiwyg = "true";
defparam \Converter|C2|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N42
cyclonev_lcell_comb \Converter|C2|Add0~61 (
// Equation(s):
// \Converter|C2|Add0~61_sumout  = SUM(( \Converter|C2|count [14] ) + ( GND ) + ( \Converter|C2|Add0~34  ))
// \Converter|C2|Add0~62  = CARRY(( \Converter|C2|count [14] ) + ( GND ) + ( \Converter|C2|Add0~34  ))

	.dataa(gnd),
	.datab(!\Converter|C2|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~61_sumout ),
	.cout(\Converter|C2|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~61 .extended_lut = "off";
defparam \Converter|C2|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \Converter|C2|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N44
dffeas \Converter|C2|count[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[14] .is_wysiwyg = "true";
defparam \Converter|C2|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N45
cyclonev_lcell_comb \Converter|C2|Add0~25 (
// Equation(s):
// \Converter|C2|Add0~25_sumout  = SUM(( \Converter|C2|count [15] ) + ( GND ) + ( \Converter|C2|Add0~62  ))
// \Converter|C2|Add0~26  = CARRY(( \Converter|C2|count [15] ) + ( GND ) + ( \Converter|C2|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C2|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~25_sumout ),
	.cout(\Converter|C2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~25 .extended_lut = "off";
defparam \Converter|C2|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N47
dffeas \Converter|C2|count[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[15] .is_wysiwyg = "true";
defparam \Converter|C2|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N48
cyclonev_lcell_comb \Converter|C2|Add0~21 (
// Equation(s):
// \Converter|C2|Add0~21_sumout  = SUM(( \Converter|C2|count [16] ) + ( GND ) + ( \Converter|C2|Add0~26  ))
// \Converter|C2|Add0~22  = CARRY(( \Converter|C2|count [16] ) + ( GND ) + ( \Converter|C2|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C2|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~21_sumout ),
	.cout(\Converter|C2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~21 .extended_lut = "off";
defparam \Converter|C2|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N50
dffeas \Converter|C2|count[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[16] .is_wysiwyg = "true";
defparam \Converter|C2|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N51
cyclonev_lcell_comb \Converter|C2|Add0~17 (
// Equation(s):
// \Converter|C2|Add0~17_sumout  = SUM(( \Converter|C2|count [17] ) + ( GND ) + ( \Converter|C2|Add0~22  ))
// \Converter|C2|Add0~18  = CARRY(( \Converter|C2|count [17] ) + ( GND ) + ( \Converter|C2|Add0~22  ))

	.dataa(!\Converter|C2|count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~17_sumout ),
	.cout(\Converter|C2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~17 .extended_lut = "off";
defparam \Converter|C2|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N53
dffeas \Converter|C2|count[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[17] .is_wysiwyg = "true";
defparam \Converter|C2|count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N54
cyclonev_lcell_comb \Converter|C2|Add0~77 (
// Equation(s):
// \Converter|C2|Add0~77_sumout  = SUM(( \Converter|C2|count [18] ) + ( GND ) + ( \Converter|C2|Add0~18  ))
// \Converter|C2|Add0~78  = CARRY(( \Converter|C2|count [18] ) + ( GND ) + ( \Converter|C2|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C2|count [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~77_sumout ),
	.cout(\Converter|C2|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~77 .extended_lut = "off";
defparam \Converter|C2|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C2|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N56
dffeas \Converter|C2|count[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[18] .is_wysiwyg = "true";
defparam \Converter|C2|count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N57
cyclonev_lcell_comb \Converter|C2|Add0~73 (
// Equation(s):
// \Converter|C2|Add0~73_sumout  = SUM(( \Converter|C2|count [19] ) + ( GND ) + ( \Converter|C2|Add0~78  ))
// \Converter|C2|Add0~74  = CARRY(( \Converter|C2|count [19] ) + ( GND ) + ( \Converter|C2|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C2|count [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~73_sumout ),
	.cout(\Converter|C2|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~73 .extended_lut = "off";
defparam \Converter|C2|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Converter|C2|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N59
dffeas \Converter|C2|count[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[19] .is_wysiwyg = "true";
defparam \Converter|C2|count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N30
cyclonev_lcell_comb \Converter|C2|Add0~69 (
// Equation(s):
// \Converter|C2|Add0~69_sumout  = SUM(( \Converter|C2|count [20] ) + ( GND ) + ( \Converter|C2|Add0~74  ))
// \Converter|C2|Add0~70  = CARRY(( \Converter|C2|count [20] ) + ( GND ) + ( \Converter|C2|Add0~74  ))

	.dataa(gnd),
	.datab(!\Converter|C2|count [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~69_sumout ),
	.cout(\Converter|C2|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~69 .extended_lut = "off";
defparam \Converter|C2|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \Converter|C2|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N32
dffeas \Converter|C2|count[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[20] .is_wysiwyg = "true";
defparam \Converter|C2|count[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N33
cyclonev_lcell_comb \Converter|C2|Add0~65 (
// Equation(s):
// \Converter|C2|Add0~65_sumout  = SUM(( \Converter|C2|count [21] ) + ( GND ) + ( \Converter|C2|Add0~70  ))
// \Converter|C2|Add0~66  = CARRY(( \Converter|C2|count [21] ) + ( GND ) + ( \Converter|C2|Add0~70  ))

	.dataa(!\Converter|C2|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Converter|C2|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Converter|C2|Add0~65_sumout ),
	.cout(\Converter|C2|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|Add0~65 .extended_lut = "off";
defparam \Converter|C2|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \Converter|C2|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N35
dffeas \Converter|C2|count[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[21] .is_wysiwyg = "true";
defparam \Converter|C2|count[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N38
dffeas \Converter|C2|count[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|C2|count[17]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|count[22] .is_wysiwyg = "true";
defparam \Converter|C2|count[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N36
cyclonev_lcell_comb \Converter|C2|LessThan2~4 (
// Equation(s):
// \Converter|C2|LessThan2~4_combout  = ( \Converter|C2|count [21] & ( (\Converter|C2|count [20] & (\Converter|C2|count [19] & \Converter|C2|count [18])) ) )

	.dataa(gnd),
	.datab(!\Converter|C2|count [20]),
	.datac(!\Converter|C2|count [19]),
	.datad(!\Converter|C2|count [18]),
	.datae(gnd),
	.dataf(!\Converter|C2|count [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C2|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|LessThan2~4 .extended_lut = "off";
defparam \Converter|C2|LessThan2~4 .lut_mask = 64'h0000000000030003;
defparam \Converter|C2|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N15
cyclonev_lcell_comb \Converter|C2|LessThan2~0 (
// Equation(s):
// \Converter|C2|LessThan2~0_combout  = ( !\Converter|C2|count [10] & ( (!\Converter|C2|count [7] & (!\Converter|C2|count [9] & !\Converter|C2|count [6])) ) )

	.dataa(!\Converter|C2|count [7]),
	.datab(gnd),
	.datac(!\Converter|C2|count [9]),
	.datad(!\Converter|C2|count [6]),
	.datae(gnd),
	.dataf(!\Converter|C2|count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C2|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|LessThan2~0 .extended_lut = "off";
defparam \Converter|C2|LessThan2~0 .lut_mask = 64'hA000A00000000000;
defparam \Converter|C2|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N12
cyclonev_lcell_comb \Converter|C2|LessThan2~1 (
// Equation(s):
// \Converter|C2|LessThan2~1_combout  = ( \Converter|C2|count [14] & ( (\Converter|C2|count [16] & (\Converter|C2|count [11] & \Converter|C2|count [12])) ) )

	.dataa(gnd),
	.datab(!\Converter|C2|count [16]),
	.datac(!\Converter|C2|count [11]),
	.datad(!\Converter|C2|count [12]),
	.datae(gnd),
	.dataf(!\Converter|C2|count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C2|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|LessThan2~1 .extended_lut = "off";
defparam \Converter|C2|LessThan2~1 .lut_mask = 64'h0000000000030003;
defparam \Converter|C2|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N27
cyclonev_lcell_comb \Converter|C2|LessThan2~2 (
// Equation(s):
// \Converter|C2|LessThan2~2_combout  = ( \Converter|C2|LessThan2~1_combout  & ( (\Converter|C2|count [13] & ((!\Converter|C2|LessThan2~0_combout ) # (\Converter|C2|count [8]))) ) )

	.dataa(gnd),
	.datab(!\Converter|C2|LessThan2~0_combout ),
	.datac(!\Converter|C2|count [8]),
	.datad(!\Converter|C2|count [13]),
	.datae(gnd),
	.dataf(!\Converter|C2|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C2|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|LessThan2~2 .extended_lut = "off";
defparam \Converter|C2|LessThan2~2 .lut_mask = 64'h0000000000CF00CF;
defparam \Converter|C2|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N24
cyclonev_lcell_comb \Converter|C2|LessThan2~3 (
// Equation(s):
// \Converter|C2|LessThan2~3_combout  = ( \Converter|C2|count [15] & ( (!\Converter|C2|LessThan2~2_combout  & (!\Converter|C2|count [17] & !\Converter|C2|count [16])) ) ) # ( !\Converter|C2|count [15] & ( (!\Converter|C2|LessThan2~2_combout  & 
// !\Converter|C2|count [17]) ) )

	.dataa(!\Converter|C2|LessThan2~2_combout ),
	.datab(gnd),
	.datac(!\Converter|C2|count [17]),
	.datad(!\Converter|C2|count [16]),
	.datae(gnd),
	.dataf(!\Converter|C2|count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C2|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|LessThan2~3 .extended_lut = "off";
defparam \Converter|C2|LessThan2~3 .lut_mask = 64'hA0A0A0A0A000A000;
defparam \Converter|C2|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N24
cyclonev_lcell_comb \Converter|C2|LessThan2~5 (
// Equation(s):
// \Converter|C2|LessThan2~5_combout  = ( !\Converter|C2|count [25] & ( \Converter|C2|count [24] & ( (!\Converter|C2|count [23] & ((!\Converter|C2|count [22]) # ((!\Converter|C2|LessThan2~4_combout ) # (\Converter|C2|LessThan2~3_combout )))) ) ) ) # ( 
// !\Converter|C2|count [25] & ( !\Converter|C2|count [24] ) )

	.dataa(!\Converter|C2|count [22]),
	.datab(!\Converter|C2|count [23]),
	.datac(!\Converter|C2|LessThan2~4_combout ),
	.datad(!\Converter|C2|LessThan2~3_combout ),
	.datae(!\Converter|C2|count [25]),
	.dataf(!\Converter|C2|count [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C2|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|LessThan2~5 .extended_lut = "off";
defparam \Converter|C2|LessThan2~5 .lut_mask = 64'hFFFF0000C8CC0000;
defparam \Converter|C2|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N33
cyclonev_lcell_comb \Converter|C2|highReset~0 (
// Equation(s):
// \Converter|C2|highReset~0_combout  = ( \Converter|C2|always0~1_combout  & ( \Converter|C2|highReset~q  ) ) # ( !\Converter|C2|always0~1_combout  & ( (\Converter|C2|highReset~q  & ((!\Converter|C2|count~5_combout ) # (\Converter|C2|LessThan2~5_combout ))) 
// ) )

	.dataa(!\Converter|C2|highReset~q ),
	.datab(gnd),
	.datac(!\Converter|C2|LessThan2~5_combout ),
	.datad(!\Converter|C2|count~5_combout ),
	.datae(gnd),
	.dataf(!\Converter|C2|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C2|highReset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|highReset~0 .extended_lut = "off";
defparam \Converter|C2|highReset~0 .lut_mask = 64'h5505550555555555;
defparam \Converter|C2|highReset~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N3
cyclonev_lcell_comb \Converter|C2|LessThan2~6 (
// Equation(s):
// \Converter|C2|LessThan2~6_combout  = ( \Converter|C2|LessThan2~5_combout  & ( \Converter|C2|count~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Converter|C2|count~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Converter|C2|LessThan2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C2|LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|LessThan2~6 .extended_lut = "off";
defparam \Converter|C2|LessThan2~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \Converter|C2|LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N48
cyclonev_lcell_comb \Converter|C2|highReset~1 (
// Equation(s):
// \Converter|C2|highReset~1_combout  = ( \Converter|C2|LessThan2~6_combout  & ( \r0|distance_temp_cm [2] ) ) # ( !\Converter|C2|LessThan2~6_combout  & ( \r0|distance_temp_cm [2] & ( (!\r0|distance_temp_cm [1]) # (((!\SW[8]~input_o ) # (\r0|distance_temp_cm 
// [3])) # (\Converter|C2|highReset~0_combout )) ) ) ) # ( \Converter|C2|LessThan2~6_combout  & ( !\r0|distance_temp_cm [2] ) ) # ( !\Converter|C2|LessThan2~6_combout  & ( !\r0|distance_temp_cm [2] ) )

	.dataa(!\r0|distance_temp_cm [1]),
	.datab(!\Converter|C2|highReset~0_combout ),
	.datac(!\SW[8]~input_o ),
	.datad(!\r0|distance_temp_cm [3]),
	.datae(!\Converter|C2|LessThan2~6_combout ),
	.dataf(!\r0|distance_temp_cm [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|C2|highReset~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|C2|highReset~1 .extended_lut = "off";
defparam \Converter|C2|highReset~1 .lut_mask = 64'hFFFFFFFFFBFFFFFF;
defparam \Converter|C2|highReset~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N50
dffeas \Converter|C2|highReset (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Converter|C2|highReset~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[8]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Converter|C2|highReset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Converter|C2|highReset .is_wysiwyg = "true";
defparam \Converter|C2|highReset .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N24
cyclonev_lcell_comb \Converter|pulse~0 (
// Equation(s):
// \Converter|pulse~0_combout  = ( \r0|distance_temp_cm [1] & ( (\SW[8]~input_o  & (!\r0|distance_temp_cm [3] & (\Converter|C2|highReset~q  & \r0|distance_temp_cm [2]))) ) )

	.dataa(!\SW[8]~input_o ),
	.datab(!\r0|distance_temp_cm [3]),
	.datac(!\Converter|C2|highReset~q ),
	.datad(!\r0|distance_temp_cm [2]),
	.datae(gnd),
	.dataf(!\r0|distance_temp_cm [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|pulse~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|pulse~0 .extended_lut = "off";
defparam \Converter|pulse~0 .lut_mask = 64'h0000000000040004;
defparam \Converter|pulse~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N21
cyclonev_lcell_comb \Converter|pulse~2 (
// Equation(s):
// \Converter|pulse~2_combout  = ( \Converter|pulse~0_combout  & ( (!\Converter|OneSecBPS~0_combout ) # (\Converter|C1|highReset~q ) ) ) # ( !\Converter|pulse~0_combout  & ( (!\Converter|OneSecBPS~0_combout  & (!\Converter|pulse~1_combout )) # 
// (\Converter|OneSecBPS~0_combout  & ((\Converter|C1|highReset~q ))) ) )

	.dataa(!\Converter|pulse~1_combout ),
	.datab(!\Converter|C1|highReset~q ),
	.datac(!\Converter|OneSecBPS~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Converter|pulse~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Converter|pulse~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Converter|pulse~2 .extended_lut = "off";
defparam \Converter|pulse~2 .lut_mask = 64'hA3A3A3A3F3F3F3F3;
defparam \Converter|pulse~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N2
dffeas \Audio|avc|mI2C_CLK_DIV[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|avc|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(\Audio|avc|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_CLK_DIV [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_CLK_DIV[0] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_CLK_DIV[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N3
cyclonev_lcell_comb \Audio|avc|Add0~57 (
// Equation(s):
// \Audio|avc|Add0~57_sumout  = SUM(( \Audio|avc|mI2C_CLK_DIV [1] ) + ( GND ) + ( \Audio|avc|Add0~62  ))
// \Audio|avc|Add0~58  = CARRY(( \Audio|avc|mI2C_CLK_DIV [1] ) + ( GND ) + ( \Audio|avc|Add0~62  ))

	.dataa(!\Audio|avc|mI2C_CLK_DIV [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|avc|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|avc|Add0~57_sumout ),
	.cout(\Audio|avc|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Add0~57 .extended_lut = "off";
defparam \Audio|avc|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \Audio|avc|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N5
dffeas \Audio|avc|mI2C_CLK_DIV[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|avc|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(\Audio|avc|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_CLK_DIV [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_CLK_DIV[1] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_CLK_DIV[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N6
cyclonev_lcell_comb \Audio|avc|Add0~13 (
// Equation(s):
// \Audio|avc|Add0~13_sumout  = SUM(( \Audio|avc|mI2C_CLK_DIV[2]~DUPLICATE_q  ) + ( GND ) + ( \Audio|avc|Add0~58  ))
// \Audio|avc|Add0~14  = CARRY(( \Audio|avc|mI2C_CLK_DIV[2]~DUPLICATE_q  ) + ( GND ) + ( \Audio|avc|Add0~58  ))

	.dataa(gnd),
	.datab(!\Audio|avc|mI2C_CLK_DIV[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|avc|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|avc|Add0~13_sumout ),
	.cout(\Audio|avc|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Add0~13 .extended_lut = "off";
defparam \Audio|avc|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \Audio|avc|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N8
dffeas \Audio|avc|mI2C_CLK_DIV[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|avc|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(\Audio|avc|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_CLK_DIV[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_CLK_DIV[2]~DUPLICATE .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_CLK_DIV[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N9
cyclonev_lcell_comb \Audio|avc|Add0~25 (
// Equation(s):
// \Audio|avc|Add0~25_sumout  = SUM(( \Audio|avc|mI2C_CLK_DIV [3] ) + ( GND ) + ( \Audio|avc|Add0~14  ))
// \Audio|avc|Add0~26  = CARRY(( \Audio|avc|mI2C_CLK_DIV [3] ) + ( GND ) + ( \Audio|avc|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|avc|mI2C_CLK_DIV [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|avc|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|avc|Add0~25_sumout ),
	.cout(\Audio|avc|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Add0~25 .extended_lut = "off";
defparam \Audio|avc|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Audio|avc|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N11
dffeas \Audio|avc|mI2C_CLK_DIV[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|avc|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(\Audio|avc|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_CLK_DIV [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_CLK_DIV[3] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_CLK_DIV[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N12
cyclonev_lcell_comb \Audio|avc|Add0~21 (
// Equation(s):
// \Audio|avc|Add0~21_sumout  = SUM(( \Audio|avc|mI2C_CLK_DIV [4] ) + ( GND ) + ( \Audio|avc|Add0~26  ))
// \Audio|avc|Add0~22  = CARRY(( \Audio|avc|mI2C_CLK_DIV [4] ) + ( GND ) + ( \Audio|avc|Add0~26  ))

	.dataa(gnd),
	.datab(!\Audio|avc|mI2C_CLK_DIV [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|avc|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|avc|Add0~21_sumout ),
	.cout(\Audio|avc|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Add0~21 .extended_lut = "off";
defparam \Audio|avc|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \Audio|avc|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N14
dffeas \Audio|avc|mI2C_CLK_DIV[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|avc|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(\Audio|avc|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_CLK_DIV [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_CLK_DIV[4] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_CLK_DIV[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N15
cyclonev_lcell_comb \Audio|avc|Add0~17 (
// Equation(s):
// \Audio|avc|Add0~17_sumout  = SUM(( \Audio|avc|mI2C_CLK_DIV[5]~DUPLICATE_q  ) + ( GND ) + ( \Audio|avc|Add0~22  ))
// \Audio|avc|Add0~18  = CARRY(( \Audio|avc|mI2C_CLK_DIV[5]~DUPLICATE_q  ) + ( GND ) + ( \Audio|avc|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|avc|mI2C_CLK_DIV[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|avc|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|avc|Add0~17_sumout ),
	.cout(\Audio|avc|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Add0~17 .extended_lut = "off";
defparam \Audio|avc|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Audio|avc|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N17
dffeas \Audio|avc|mI2C_CLK_DIV[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|avc|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(\Audio|avc|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_CLK_DIV[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_CLK_DIV[5]~DUPLICATE .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_CLK_DIV[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N18
cyclonev_lcell_comb \Audio|avc|Add0~37 (
// Equation(s):
// \Audio|avc|Add0~37_sumout  = SUM(( \Audio|avc|mI2C_CLK_DIV [6] ) + ( GND ) + ( \Audio|avc|Add0~18  ))
// \Audio|avc|Add0~38  = CARRY(( \Audio|avc|mI2C_CLK_DIV [6] ) + ( GND ) + ( \Audio|avc|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|avc|mI2C_CLK_DIV [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|avc|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|avc|Add0~37_sumout ),
	.cout(\Audio|avc|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Add0~37 .extended_lut = "off";
defparam \Audio|avc|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Audio|avc|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N19
dffeas \Audio|avc|mI2C_CLK_DIV[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|avc|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(\Audio|avc|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_CLK_DIV [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_CLK_DIV[6] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_CLK_DIV[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N21
cyclonev_lcell_comb \Audio|avc|Add0~33 (
// Equation(s):
// \Audio|avc|Add0~33_sumout  = SUM(( \Audio|avc|mI2C_CLK_DIV [7] ) + ( GND ) + ( \Audio|avc|Add0~38  ))
// \Audio|avc|Add0~34  = CARRY(( \Audio|avc|mI2C_CLK_DIV [7] ) + ( GND ) + ( \Audio|avc|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|avc|mI2C_CLK_DIV [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|avc|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|avc|Add0~33_sumout ),
	.cout(\Audio|avc|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Add0~33 .extended_lut = "off";
defparam \Audio|avc|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Audio|avc|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N22
dffeas \Audio|avc|mI2C_CLK_DIV[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|avc|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(\Audio|avc|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_CLK_DIV [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_CLK_DIV[7] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_CLK_DIV[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N24
cyclonev_lcell_comb \Audio|avc|Add0~29 (
// Equation(s):
// \Audio|avc|Add0~29_sumout  = SUM(( \Audio|avc|mI2C_CLK_DIV [8] ) + ( GND ) + ( \Audio|avc|Add0~34  ))
// \Audio|avc|Add0~30  = CARRY(( \Audio|avc|mI2C_CLK_DIV [8] ) + ( GND ) + ( \Audio|avc|Add0~34  ))

	.dataa(gnd),
	.datab(!\Audio|avc|mI2C_CLK_DIV [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|avc|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|avc|Add0~29_sumout ),
	.cout(\Audio|avc|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Add0~29 .extended_lut = "off";
defparam \Audio|avc|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \Audio|avc|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N25
dffeas \Audio|avc|mI2C_CLK_DIV[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|avc|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(\Audio|avc|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_CLK_DIV [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_CLK_DIV[8] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_CLK_DIV[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N27
cyclonev_lcell_comb \Audio|avc|Add0~5 (
// Equation(s):
// \Audio|avc|Add0~5_sumout  = SUM(( \Audio|avc|mI2C_CLK_DIV [9] ) + ( GND ) + ( \Audio|avc|Add0~30  ))
// \Audio|avc|Add0~6  = CARRY(( \Audio|avc|mI2C_CLK_DIV [9] ) + ( GND ) + ( \Audio|avc|Add0~30  ))

	.dataa(!\Audio|avc|mI2C_CLK_DIV [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|avc|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|avc|Add0~5_sumout ),
	.cout(\Audio|avc|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Add0~5 .extended_lut = "off";
defparam \Audio|avc|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Audio|avc|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N29
dffeas \Audio|avc|mI2C_CLK_DIV[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|avc|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(\Audio|avc|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_CLK_DIV [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_CLK_DIV[9] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_CLK_DIV[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N30
cyclonev_lcell_comb \Audio|avc|Add0~9 (
// Equation(s):
// \Audio|avc|Add0~9_sumout  = SUM(( \Audio|avc|mI2C_CLK_DIV [10] ) + ( GND ) + ( \Audio|avc|Add0~6  ))
// \Audio|avc|Add0~10  = CARRY(( \Audio|avc|mI2C_CLK_DIV [10] ) + ( GND ) + ( \Audio|avc|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|avc|mI2C_CLK_DIV [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|avc|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|avc|Add0~9_sumout ),
	.cout(\Audio|avc|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Add0~9 .extended_lut = "off";
defparam \Audio|avc|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Audio|avc|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N31
dffeas \Audio|avc|mI2C_CLK_DIV[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|avc|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(\Audio|avc|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_CLK_DIV [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_CLK_DIV[10] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_CLK_DIV[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N33
cyclonev_lcell_comb \Audio|avc|Add0~1 (
// Equation(s):
// \Audio|avc|Add0~1_sumout  = SUM(( \Audio|avc|mI2C_CLK_DIV [11] ) + ( GND ) + ( \Audio|avc|Add0~10  ))
// \Audio|avc|Add0~2  = CARRY(( \Audio|avc|mI2C_CLK_DIV [11] ) + ( GND ) + ( \Audio|avc|Add0~10  ))

	.dataa(!\Audio|avc|mI2C_CLK_DIV [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|avc|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|avc|Add0~1_sumout ),
	.cout(\Audio|avc|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Add0~1 .extended_lut = "off";
defparam \Audio|avc|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Audio|avc|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N35
dffeas \Audio|avc|mI2C_CLK_DIV[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|avc|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(\Audio|avc|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_CLK_DIV [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_CLK_DIV[11] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_CLK_DIV[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N36
cyclonev_lcell_comb \Audio|avc|Add0~53 (
// Equation(s):
// \Audio|avc|Add0~53_sumout  = SUM(( \Audio|avc|mI2C_CLK_DIV [12] ) + ( GND ) + ( \Audio|avc|Add0~2  ))
// \Audio|avc|Add0~54  = CARRY(( \Audio|avc|mI2C_CLK_DIV [12] ) + ( GND ) + ( \Audio|avc|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|avc|mI2C_CLK_DIV [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|avc|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|avc|Add0~53_sumout ),
	.cout(\Audio|avc|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Add0~53 .extended_lut = "off";
defparam \Audio|avc|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Audio|avc|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N38
dffeas \Audio|avc|mI2C_CLK_DIV[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|avc|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(\Audio|avc|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_CLK_DIV [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_CLK_DIV[12] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_CLK_DIV[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N39
cyclonev_lcell_comb \Audio|avc|Add0~49 (
// Equation(s):
// \Audio|avc|Add0~49_sumout  = SUM(( \Audio|avc|mI2C_CLK_DIV [13] ) + ( GND ) + ( \Audio|avc|Add0~54  ))
// \Audio|avc|Add0~50  = CARRY(( \Audio|avc|mI2C_CLK_DIV [13] ) + ( GND ) + ( \Audio|avc|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|avc|mI2C_CLK_DIV [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|avc|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|avc|Add0~49_sumout ),
	.cout(\Audio|avc|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Add0~49 .extended_lut = "off";
defparam \Audio|avc|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Audio|avc|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N41
dffeas \Audio|avc|mI2C_CLK_DIV[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|avc|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(\Audio|avc|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_CLK_DIV [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_CLK_DIV[13] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_CLK_DIV[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N42
cyclonev_lcell_comb \Audio|avc|Add0~45 (
// Equation(s):
// \Audio|avc|Add0~45_sumout  = SUM(( \Audio|avc|mI2C_CLK_DIV [14] ) + ( GND ) + ( \Audio|avc|Add0~50  ))
// \Audio|avc|Add0~46  = CARRY(( \Audio|avc|mI2C_CLK_DIV [14] ) + ( GND ) + ( \Audio|avc|Add0~50  ))

	.dataa(gnd),
	.datab(!\Audio|avc|mI2C_CLK_DIV [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|avc|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|avc|Add0~45_sumout ),
	.cout(\Audio|avc|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Add0~45 .extended_lut = "off";
defparam \Audio|avc|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \Audio|avc|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N43
dffeas \Audio|avc|mI2C_CLK_DIV[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|avc|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(\Audio|avc|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_CLK_DIV [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_CLK_DIV[14] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_CLK_DIV[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N45
cyclonev_lcell_comb \Audio|avc|Add0~41 (
// Equation(s):
// \Audio|avc|Add0~41_sumout  = SUM(( \Audio|avc|mI2C_CLK_DIV [15] ) + ( GND ) + ( \Audio|avc|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|avc|mI2C_CLK_DIV [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|avc|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|avc|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Add0~41 .extended_lut = "off";
defparam \Audio|avc|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Audio|avc|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N47
dffeas \Audio|avc|mI2C_CLK_DIV[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|avc|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(\Audio|avc|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_CLK_DIV [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_CLK_DIV[15] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_CLK_DIV[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N51
cyclonev_lcell_comb \Audio|avc|LessThan0~2 (
// Equation(s):
// \Audio|avc|LessThan0~2_combout  = ( !\Audio|avc|mI2C_CLK_DIV [13] & ( (!\Audio|avc|mI2C_CLK_DIV [12] & (!\Audio|avc|mI2C_CLK_DIV [14] & !\Audio|avc|mI2C_CLK_DIV [15])) ) )

	.dataa(!\Audio|avc|mI2C_CLK_DIV [12]),
	.datab(gnd),
	.datac(!\Audio|avc|mI2C_CLK_DIV [14]),
	.datad(!\Audio|avc|mI2C_CLK_DIV [15]),
	.datae(gnd),
	.dataf(!\Audio|avc|mI2C_CLK_DIV [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|LessThan0~2 .extended_lut = "off";
defparam \Audio|avc|LessThan0~2 .lut_mask = 64'hA000A00000000000;
defparam \Audio|avc|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N16
dffeas \Audio|avc|mI2C_CLK_DIV[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|avc|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(\Audio|avc|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_CLK_DIV [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_CLK_DIV[5] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_CLK_DIV[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N7
dffeas \Audio|avc|mI2C_CLK_DIV[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|avc|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(\Audio|avc|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_CLK_DIV [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_CLK_DIV[2] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_CLK_DIV[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N48
cyclonev_lcell_comb \Audio|avc|LessThan0~0 (
// Equation(s):
// \Audio|avc|LessThan0~0_combout  = ( !\Audio|avc|mI2C_CLK_DIV [3] & ( (!\Audio|avc|mI2C_CLK_DIV [4] & (!\Audio|avc|mI2C_CLK_DIV [5] & !\Audio|avc|mI2C_CLK_DIV [2])) ) )

	.dataa(gnd),
	.datab(!\Audio|avc|mI2C_CLK_DIV [4]),
	.datac(!\Audio|avc|mI2C_CLK_DIV [5]),
	.datad(!\Audio|avc|mI2C_CLK_DIV [2]),
	.datae(gnd),
	.dataf(!\Audio|avc|mI2C_CLK_DIV [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|LessThan0~0 .extended_lut = "off";
defparam \Audio|avc|LessThan0~0 .lut_mask = 64'hC000C00000000000;
defparam \Audio|avc|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N51
cyclonev_lcell_comb \Audio|avc|LessThan0~1 (
// Equation(s):
// \Audio|avc|LessThan0~1_combout  = ( \Audio|avc|mI2C_CLK_DIV [7] & ( \Audio|avc|mI2C_CLK_DIV [8] & ( \Audio|avc|mI2C_CLK_DIV [6] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|avc|mI2C_CLK_DIV [6]),
	.datad(gnd),
	.datae(!\Audio|avc|mI2C_CLK_DIV [7]),
	.dataf(!\Audio|avc|mI2C_CLK_DIV [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|LessThan0~1 .extended_lut = "off";
defparam \Audio|avc|LessThan0~1 .lut_mask = 64'h0000000000000F0F;
defparam \Audio|avc|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N54
cyclonev_lcell_comb \Audio|avc|LessThan0~3 (
// Equation(s):
// \Audio|avc|LessThan0~3_combout  = ( \Audio|avc|mI2C_CLK_DIV [9] & ( \Audio|avc|mI2C_CLK_DIV [10] & ( (!\Audio|avc|LessThan0~2_combout ) # (\Audio|avc|mI2C_CLK_DIV [11]) ) ) ) # ( !\Audio|avc|mI2C_CLK_DIV [9] & ( \Audio|avc|mI2C_CLK_DIV [10] & ( 
// (!\Audio|avc|LessThan0~2_combout ) # (\Audio|avc|mI2C_CLK_DIV [11]) ) ) ) # ( \Audio|avc|mI2C_CLK_DIV [9] & ( !\Audio|avc|mI2C_CLK_DIV [10] & ( (!\Audio|avc|LessThan0~2_combout ) # (\Audio|avc|mI2C_CLK_DIV [11]) ) ) ) # ( !\Audio|avc|mI2C_CLK_DIV [9] & ( 
// !\Audio|avc|mI2C_CLK_DIV [10] & ( (!\Audio|avc|LessThan0~2_combout ) # ((\Audio|avc|mI2C_CLK_DIV [11] & (!\Audio|avc|LessThan0~0_combout  & \Audio|avc|LessThan0~1_combout ))) ) ) )

	.dataa(!\Audio|avc|mI2C_CLK_DIV [11]),
	.datab(!\Audio|avc|LessThan0~2_combout ),
	.datac(!\Audio|avc|LessThan0~0_combout ),
	.datad(!\Audio|avc|LessThan0~1_combout ),
	.datae(!\Audio|avc|mI2C_CLK_DIV [9]),
	.dataf(!\Audio|avc|mI2C_CLK_DIV [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|LessThan0~3 .extended_lut = "off";
defparam \Audio|avc|LessThan0~3 .lut_mask = 64'hCCDCDDDDDDDDDDDD;
defparam \Audio|avc|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y8_N27
cyclonev_lcell_comb \Audio|avc|mI2C_CTRL_CLK~0 (
// Equation(s):
// \Audio|avc|mI2C_CTRL_CLK~0_combout  = ( \Audio|avc|mI2C_CTRL_CLK~q  & ( !\Audio|avc|LessThan0~3_combout  ) ) # ( !\Audio|avc|mI2C_CTRL_CLK~q  & ( \Audio|avc|LessThan0~3_combout  ) )

	.dataa(!\Audio|avc|LessThan0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Audio|avc|mI2C_CTRL_CLK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|mI2C_CTRL_CLK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|mI2C_CTRL_CLK~0 .extended_lut = "off";
defparam \Audio|avc|mI2C_CTRL_CLK~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \Audio|avc|mI2C_CTRL_CLK~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N26
dffeas \Audio|avc|mI2C_CTRL_CLK (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\Audio|avc|mI2C_CTRL_CLK~0_combout ),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_CTRL_CLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_CTRL_CLK .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_CTRL_CLK .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N17
dffeas \Audio|avc|u0|SD_COUNTER[2] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(\Audio|avc|u0|SD_COUNTER[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD_COUNTER [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD_COUNTER[2] .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD_COUNTER[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N20
dffeas \Audio|avc|u0|SD_COUNTER[5] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|u0|SD_COUNTER[5]~1_combout ),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD_COUNTER [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD_COUNTER[5] .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD_COUNTER[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N36
cyclonev_lcell_comb \Audio|avc|u0|SD_COUNTER[3]~0 (
// Equation(s):
// \Audio|avc|u0|SD_COUNTER[3]~0_combout  = ( !\Audio|avc|u0|SD_COUNTER [2] & ( !\Audio|avc|u0|SD_COUNTER [4] & ( !\Audio|avc|u0|SD_COUNTER [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|avc|u0|SD_COUNTER [1]),
	.datae(!\Audio|avc|u0|SD_COUNTER [2]),
	.dataf(!\Audio|avc|u0|SD_COUNTER [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|SD_COUNTER[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|SD_COUNTER[3]~0 .extended_lut = "off";
defparam \Audio|avc|u0|SD_COUNTER[3]~0 .lut_mask = 64'hFF00000000000000;
defparam \Audio|avc|u0|SD_COUNTER[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N9
cyclonev_lcell_comb \Audio|avc|u0|Mux0~0 (
// Equation(s):
// \Audio|avc|u0|Mux0~0_combout  = (!\Audio|avc|u0|SD_COUNTER [0] & !\Audio|avc|u0|SD_COUNTER [3])

	.dataa(!\Audio|avc|u0|SD_COUNTER [0]),
	.datab(gnd),
	.datac(!\Audio|avc|u0|SD_COUNTER [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|Mux0~0 .extended_lut = "off";
defparam \Audio|avc|u0|Mux0~0 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \Audio|avc|u0|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N18
cyclonev_lcell_comb \Audio|avc|u0|Add0~0 (
// Equation(s):
// \Audio|avc|u0|Add0~0_combout  = ( !\Audio|avc|u0|SD_COUNTER [1] & ( \Audio|avc|u0|SD_COUNTER [3] & ( (!\Audio|avc|u0|SD_COUNTER [0] & !\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q ) ) ) ) # ( \Audio|avc|u0|SD_COUNTER [1] & ( !\Audio|avc|u0|SD_COUNTER [3] ) ) # 
// ( !\Audio|avc|u0|SD_COUNTER [1] & ( !\Audio|avc|u0|SD_COUNTER [3] & ( (\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q ) # (\Audio|avc|u0|SD_COUNTER [0]) ) ) )

	.dataa(gnd),
	.datab(!\Audio|avc|u0|SD_COUNTER [0]),
	.datac(!\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\Audio|avc|u0|SD_COUNTER [1]),
	.dataf(!\Audio|avc|u0|SD_COUNTER [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|Add0~0 .extended_lut = "off";
defparam \Audio|avc|u0|Add0~0 .lut_mask = 64'h3F3FFFFFC0C00000;
defparam \Audio|avc|u0|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N12
cyclonev_lcell_comb \Audio|avc|u0|SD_COUNTER[3]~3 (
// Equation(s):
// \Audio|avc|u0|SD_COUNTER[3]~3_combout  = ( \Audio|avc|u0|Add0~0_combout  & ( !\Audio|avc|mI2C_GO~DUPLICATE_q  ) ) # ( !\Audio|avc|u0|Add0~0_combout  & ( (!\Audio|avc|mI2C_GO~DUPLICATE_q ) # ((!\Audio|avc|u0|SD_COUNTER[3]~0_combout ) # 
// ((!\Audio|avc|u0|Mux0~0_combout ) # (\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q ))) ) )

	.dataa(!\Audio|avc|mI2C_GO~DUPLICATE_q ),
	.datab(!\Audio|avc|u0|SD_COUNTER[3]~0_combout ),
	.datac(!\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datad(!\Audio|avc|u0|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\Audio|avc|u0|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|SD_COUNTER[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|SD_COUNTER[3]~3 .extended_lut = "off";
defparam \Audio|avc|u0|SD_COUNTER[3]~3 .lut_mask = 64'hFFEFFFEFAAAAAAAA;
defparam \Audio|avc|u0|SD_COUNTER[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N14
dffeas \Audio|avc|u0|SD_COUNTER[3] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(\Audio|avc|u0|SD_COUNTER[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD_COUNTER [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD_COUNTER[3] .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD_COUNTER[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N6
cyclonev_lcell_comb \Audio|avc|u0|SD_COUNTER[0]~6 (
// Equation(s):
// \Audio|avc|u0|SD_COUNTER[0]~6_combout  = ( \Audio|avc|mI2C_GO~DUPLICATE_q  & ( (!\Audio|avc|u0|SD_COUNTER [0] & (((!\Audio|avc|u0|SD_COUNTER[3]~0_combout ) # (\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q )) # (\Audio|avc|u0|SD_COUNTER [3]))) ) ) # ( 
// !\Audio|avc|mI2C_GO~DUPLICATE_q  )

	.dataa(!\Audio|avc|u0|SD_COUNTER [0]),
	.datab(!\Audio|avc|u0|SD_COUNTER [3]),
	.datac(!\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datad(!\Audio|avc|u0|SD_COUNTER[3]~0_combout ),
	.datae(gnd),
	.dataf(!\Audio|avc|mI2C_GO~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|SD_COUNTER[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|SD_COUNTER[0]~6 .extended_lut = "off";
defparam \Audio|avc|u0|SD_COUNTER[0]~6 .lut_mask = 64'hFFFFFFFFAA2AAA2A;
defparam \Audio|avc|u0|SD_COUNTER[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N35
dffeas \Audio|avc|u0|SD_COUNTER[0] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|u0|SD_COUNTER[0]~6_combout ),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD_COUNTER [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD_COUNTER[0] .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD_COUNTER[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N13
dffeas \Audio|avc|u0|SD_COUNTER[3]~DUPLICATE (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(\Audio|avc|u0|SD_COUNTER[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD_COUNTER[3]~DUPLICATE .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD_COUNTER[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N57
cyclonev_lcell_comb \Audio|avc|u0|SD_COUNTER[1]~5 (
// Equation(s):
// \Audio|avc|u0|SD_COUNTER[1]~5_combout  = ( \Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q  & ( \Audio|avc|u0|SD_COUNTER[3]~0_combout  & ( (!\Audio|avc|mI2C_GO~DUPLICATE_q ) # (!\Audio|avc|u0|SD_COUNTER [1] $ (\Audio|avc|u0|SD_COUNTER [0])) ) ) ) # ( 
// !\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q  & ( \Audio|avc|u0|SD_COUNTER[3]~0_combout  & ( (!\Audio|avc|mI2C_GO~DUPLICATE_q ) # ((!\Audio|avc|u0|SD_COUNTER [1] & (\Audio|avc|u0|SD_COUNTER [5] & !\Audio|avc|u0|SD_COUNTER [0])) # (\Audio|avc|u0|SD_COUNTER [1] 
// & ((\Audio|avc|u0|SD_COUNTER [0])))) ) ) ) # ( \Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q  & ( !\Audio|avc|u0|SD_COUNTER[3]~0_combout  & ( (!\Audio|avc|mI2C_GO~DUPLICATE_q ) # (!\Audio|avc|u0|SD_COUNTER [1] $ (\Audio|avc|u0|SD_COUNTER [0])) ) ) ) # ( 
// !\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q  & ( !\Audio|avc|u0|SD_COUNTER[3]~0_combout  & ( (!\Audio|avc|mI2C_GO~DUPLICATE_q ) # (!\Audio|avc|u0|SD_COUNTER [1] $ (\Audio|avc|u0|SD_COUNTER [0])) ) ) )

	.dataa(!\Audio|avc|u0|SD_COUNTER [5]),
	.datab(!\Audio|avc|mI2C_GO~DUPLICATE_q ),
	.datac(!\Audio|avc|u0|SD_COUNTER [1]),
	.datad(!\Audio|avc|u0|SD_COUNTER [0]),
	.datae(!\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.dataf(!\Audio|avc|u0|SD_COUNTER[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|SD_COUNTER[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|SD_COUNTER[1]~5 .extended_lut = "off";
defparam \Audio|avc|u0|SD_COUNTER[1]~5 .lut_mask = 64'hFCCFFCCFDCCFFCCF;
defparam \Audio|avc|u0|SD_COUNTER[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N8
dffeas \Audio|avc|u0|SD_COUNTER[1] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|u0|SD_COUNTER[1]~5_combout ),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD_COUNTER [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD_COUNTER[1] .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD_COUNTER[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N12
cyclonev_lcell_comb \Audio|avc|u0|END~1 (
// Equation(s):
// \Audio|avc|u0|END~1_combout  = ( \Audio|avc|u0|SD_COUNTER [4] & ( \Audio|avc|u0|SD_COUNTER [5] ) ) # ( !\Audio|avc|u0|SD_COUNTER [4] & ( \Audio|avc|u0|END~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|avc|u0|SD_COUNTER [5]),
	.datad(!\Audio|avc|u0|END~q ),
	.datae(gnd),
	.dataf(!\Audio|avc|u0|SD_COUNTER [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|END~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|END~1 .extended_lut = "off";
defparam \Audio|avc|u0|END~1 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Audio|avc|u0|END~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N27
cyclonev_lcell_comb \Audio|avc|u0|END~0 (
// Equation(s):
// \Audio|avc|u0|END~0_combout  = ( \Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q  & ( \Audio|avc|u0|END~1_combout  & ( ((\Audio|avc|u0|SD_COUNTER [2] & (\Audio|avc|u0|SD_COUNTER [1] & \Audio|avc|u0|SD_COUNTER [0]))) # (\Audio|avc|u0|END~q ) ) ) ) # ( 
// !\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q  & ( \Audio|avc|u0|END~1_combout  & ( \Audio|avc|u0|END~q  ) ) ) # ( \Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q  & ( !\Audio|avc|u0|END~1_combout  & ( (\Audio|avc|u0|END~q  & ((!\Audio|avc|u0|SD_COUNTER [2]) # 
// ((!\Audio|avc|u0|SD_COUNTER [1]) # (!\Audio|avc|u0|SD_COUNTER [0])))) ) ) ) # ( !\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q  & ( !\Audio|avc|u0|END~1_combout  & ( \Audio|avc|u0|END~q  ) ) )

	.dataa(!\Audio|avc|u0|SD_COUNTER [2]),
	.datab(!\Audio|avc|u0|SD_COUNTER [1]),
	.datac(!\Audio|avc|u0|END~q ),
	.datad(!\Audio|avc|u0|SD_COUNTER [0]),
	.datae(!\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.dataf(!\Audio|avc|u0|END~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|END~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|END~0 .extended_lut = "off";
defparam \Audio|avc|u0|END~0 .lut_mask = 64'h0F0F0F0E0F0F0F1F;
defparam \Audio|avc|u0|END~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N14
dffeas \Audio|avc|u0|END (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|u0|END~0_combout ),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|END~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|END .is_wysiwyg = "true";
defparam \Audio|avc|u0|END .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N1
cyclonev_io_ibuf \FPGA_I2C_SDAT~input (
	.i(FPGA_I2C_SDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_I2C_SDAT~input_o ));
// synopsys translate_off
defparam \FPGA_I2C_SDAT~input .bus_hold = "false";
defparam \FPGA_I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N36
cyclonev_lcell_comb \Audio|avc|u0|ACK2~1 (
// Equation(s):
// \Audio|avc|u0|ACK2~1_combout  = ( \Audio|avc|u0|SD_COUNTER [4] & ( \Audio|avc|u0|SD_COUNTER [0] & ( (!\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q  & \Audio|avc|u0|ACK2~q ) ) ) ) # ( !\Audio|avc|u0|SD_COUNTER [4] & ( \Audio|avc|u0|SD_COUNTER [0] & ( 
// \Audio|avc|u0|ACK2~q  ) ) ) # ( \Audio|avc|u0|SD_COUNTER [4] & ( !\Audio|avc|u0|SD_COUNTER [0] & ( \Audio|avc|u0|ACK2~q  ) ) ) # ( !\Audio|avc|u0|SD_COUNTER [4] & ( !\Audio|avc|u0|SD_COUNTER [0] & ( (!\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q ) # 
// (\Audio|avc|u0|ACK2~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datad(!\Audio|avc|u0|ACK2~q ),
	.datae(!\Audio|avc|u0|SD_COUNTER [4]),
	.dataf(!\Audio|avc|u0|SD_COUNTER [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|ACK2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|ACK2~1 .extended_lut = "off";
defparam \Audio|avc|u0|ACK2~1 .lut_mask = 64'hF0FF00FF00FF00F0;
defparam \Audio|avc|u0|ACK2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N30
cyclonev_lcell_comb \Audio|avc|u0|ACK2~2 (
// Equation(s):
// \Audio|avc|u0|ACK2~2_combout  = ( \Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q  & ( \Audio|avc|u0|SD_COUNTER [0] & ( (\Audio|avc|u0|SD_COUNTER [3] & (\Audio|avc|u0|SD_COUNTER [1] & ((!\Audio|avc|u0|ACK2~q ) # (\Audio|avc|u0|SD_COUNTER [4])))) ) ) ) # ( 
// !\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q  & ( \Audio|avc|u0|SD_COUNTER [0] & ( (!\Audio|avc|u0|ACK2~q  & (\Audio|avc|u0|SD_COUNTER [3] & \Audio|avc|u0|SD_COUNTER [1])) ) ) ) # ( \Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q  & ( !\Audio|avc|u0|SD_COUNTER [0] & 
// ( (!\Audio|avc|u0|ACK2~q  & (\Audio|avc|u0|SD_COUNTER [3] & \Audio|avc|u0|SD_COUNTER [1])) ) ) ) # ( !\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q  & ( !\Audio|avc|u0|SD_COUNTER [0] & ( (\Audio|avc|u0|SD_COUNTER [3] & \Audio|avc|u0|SD_COUNTER [1]) ) ) )

	.dataa(!\Audio|avc|u0|SD_COUNTER [4]),
	.datab(!\Audio|avc|u0|ACK2~q ),
	.datac(!\Audio|avc|u0|SD_COUNTER [3]),
	.datad(!\Audio|avc|u0|SD_COUNTER [1]),
	.datae(!\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.dataf(!\Audio|avc|u0|SD_COUNTER [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|ACK2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|ACK2~2 .extended_lut = "off";
defparam \Audio|avc|u0|ACK2~2 .lut_mask = 64'h000F000C000C000D;
defparam \Audio|avc|u0|ACK2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N9
cyclonev_lcell_comb \Audio|avc|u0|ACK2~0 (
// Equation(s):
// \Audio|avc|u0|ACK2~0_combout  = ( \Audio|avc|u0|ACK2~1_combout  & ( \Audio|avc|u0|ACK2~2_combout  & ( (!\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q  & (((\Audio|avc|u0|ACK2~q )))) # (\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q  & (((\Audio|avc|u0|ACK2~q  & 
// \Audio|avc|u0|SD_COUNTER [4])) # (\FPGA_I2C_SDAT~input_o ))) ) ) ) # ( !\Audio|avc|u0|ACK2~1_combout  & ( \Audio|avc|u0|ACK2~2_combout  & ( (\Audio|avc|u0|ACK2~q  & ((!\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q ) # ((\FPGA_I2C_SDAT~input_o  & 
// !\Audio|avc|u0|SD_COUNTER [4])))) ) ) ) # ( \Audio|avc|u0|ACK2~1_combout  & ( !\Audio|avc|u0|ACK2~2_combout  & ( \Audio|avc|u0|ACK2~q  ) ) ) # ( !\Audio|avc|u0|ACK2~1_combout  & ( !\Audio|avc|u0|ACK2~2_combout  & ( \Audio|avc|u0|ACK2~q  ) ) )

	.dataa(!\FPGA_I2C_SDAT~input_o ),
	.datab(!\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datac(!\Audio|avc|u0|ACK2~q ),
	.datad(!\Audio|avc|u0|SD_COUNTER [4]),
	.datae(!\Audio|avc|u0|ACK2~1_combout ),
	.dataf(!\Audio|avc|u0|ACK2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|ACK2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|ACK2~0 .extended_lut = "off";
defparam \Audio|avc|u0|ACK2~0 .lut_mask = 64'h0F0F0F0F0D0C1D1F;
defparam \Audio|avc|u0|ACK2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y7_N32
dffeas \Audio|avc|u0|ACK2 (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|u0|ACK2~0_combout ),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|ACK2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|ACK2 .is_wysiwyg = "true";
defparam \Audio|avc|u0|ACK2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N9
cyclonev_lcell_comb \Audio|avc|u0|ACK1~0 (
// Equation(s):
// \Audio|avc|u0|ACK1~0_combout  = ( \Audio|avc|u0|SD_COUNTER [2] & ( \Audio|avc|u0|SD_COUNTER [4] & ( (\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q  & (\Audio|avc|u0|SD_COUNTER [1] & \Audio|avc|u0|SD_COUNTER [5])) ) ) ) # ( !\Audio|avc|u0|SD_COUNTER [2] & ( 
// \Audio|avc|u0|SD_COUNTER [4] & ( (!\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q  & (\Audio|avc|u0|SD_COUNTER [1] & \Audio|avc|u0|SD_COUNTER [5])) ) ) )

	.dataa(!\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Audio|avc|u0|SD_COUNTER [1]),
	.datad(!\Audio|avc|u0|SD_COUNTER [5]),
	.datae(!\Audio|avc|u0|SD_COUNTER [2]),
	.dataf(!\Audio|avc|u0|SD_COUNTER [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|ACK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|ACK1~0 .extended_lut = "off";
defparam \Audio|avc|u0|ACK1~0 .lut_mask = 64'h00000000000A0005;
defparam \Audio|avc|u0|ACK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N7
dffeas \Audio|avc|u0|SD_COUNTER[1]~DUPLICATE (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|u0|SD_COUNTER[1]~5_combout ),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD_COUNTER[1]~DUPLICATE .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD_COUNTER[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N42
cyclonev_lcell_comb \Audio|avc|u0|Selector4~0 (
// Equation(s):
// \Audio|avc|u0|Selector4~0_combout  = ( \Audio|avc|u0|SD_COUNTER[1]~DUPLICATE_q  & ( (\Audio|avc|u0|SD_COUNTER [5] & (\Audio|avc|u0|SD_COUNTER [4] & (!\Audio|avc|u0|SD_COUNTER [2] $ (\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q )))) ) )

	.dataa(!\Audio|avc|u0|SD_COUNTER [5]),
	.datab(!\Audio|avc|u0|SD_COUNTER [2]),
	.datac(!\Audio|avc|u0|SD_COUNTER [4]),
	.datad(!\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Audio|avc|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|Selector4~0 .extended_lut = "off";
defparam \Audio|avc|u0|Selector4~0 .lut_mask = 64'h0000000004010401;
defparam \Audio|avc|u0|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N33
cyclonev_lcell_comb \Audio|avc|u0|ACK1~1 (
// Equation(s):
// \Audio|avc|u0|ACK1~1_combout  = ( \Audio|avc|u0|ACK1~0_combout  & ( \Audio|avc|u0|Selector4~0_combout  & ( (!\Audio|avc|u0|SD_COUNTER [0] & (((\Audio|avc|u0|ACK1~q )))) # (\Audio|avc|u0|SD_COUNTER [0] & (!\Audio|avc|u0|SD_COUNTER [2] & 
// ((\FPGA_I2C_SDAT~input_o )))) ) ) ) # ( \Audio|avc|u0|ACK1~0_combout  & ( !\Audio|avc|u0|Selector4~0_combout  & ( \Audio|avc|u0|ACK1~q  ) ) ) # ( !\Audio|avc|u0|ACK1~0_combout  & ( !\Audio|avc|u0|Selector4~0_combout  & ( \Audio|avc|u0|ACK1~q  ) ) )

	.dataa(!\Audio|avc|u0|SD_COUNTER [2]),
	.datab(!\Audio|avc|u0|ACK1~q ),
	.datac(!\FPGA_I2C_SDAT~input_o ),
	.datad(!\Audio|avc|u0|SD_COUNTER [0]),
	.datae(!\Audio|avc|u0|ACK1~0_combout ),
	.dataf(!\Audio|avc|u0|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|ACK1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|ACK1~1 .extended_lut = "off";
defparam \Audio|avc|u0|ACK1~1 .lut_mask = 64'h333333330000330A;
defparam \Audio|avc|u0|ACK1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N11
dffeas \Audio|avc|u0|ACK1 (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|u0|ACK1~1_combout ),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|ACK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|ACK1 .is_wysiwyg = "true";
defparam \Audio|avc|u0|ACK1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N51
cyclonev_lcell_comb \Audio|avc|u0|ACK3~2 (
// Equation(s):
// \Audio|avc|u0|ACK3~2_combout  = ( \Audio|avc|u0|SD_COUNTER [4] & ( (\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q  & (\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q  & (\Audio|avc|u0|SD_COUNTER [1] & \Audio|avc|u0|SD_COUNTER [2]))) ) ) # ( !\Audio|avc|u0|SD_COUNTER 
// [4] & ( (!\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q  & (\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q  & (!\Audio|avc|u0|SD_COUNTER [1] & !\Audio|avc|u0|SD_COUNTER [2]))) ) )

	.dataa(!\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datab(!\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datac(!\Audio|avc|u0|SD_COUNTER [1]),
	.datad(!\Audio|avc|u0|SD_COUNTER [2]),
	.datae(gnd),
	.dataf(!\Audio|avc|u0|SD_COUNTER [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|ACK3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|ACK3~2 .extended_lut = "off";
defparam \Audio|avc|u0|ACK3~2 .lut_mask = 64'h2000200000010001;
defparam \Audio|avc|u0|ACK3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N3
cyclonev_lcell_comb \Audio|avc|u0|ACK3~3 (
// Equation(s):
// \Audio|avc|u0|ACK3~3_combout  = ( \Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q  & ( \Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q  & ( !\Audio|avc|u0|SD_COUNTER [0] ) ) ) # ( \Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q  & ( !\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q  & ( 
// (!\Audio|avc|u0|SD_COUNTER [0]) # ((!\Audio|avc|u0|SD_COUNTER [4] & !\Audio|avc|u0|SD_COUNTER [1])) ) ) ) # ( !\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q  & ( !\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q  & ( (!\Audio|avc|u0|SD_COUNTER [4] & 
// !\Audio|avc|u0|SD_COUNTER [1]) ) ) )

	.dataa(!\Audio|avc|u0|SD_COUNTER [4]),
	.datab(!\Audio|avc|u0|SD_COUNTER [1]),
	.datac(gnd),
	.datad(!\Audio|avc|u0|SD_COUNTER [0]),
	.datae(!\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.dataf(!\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|ACK3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|ACK3~3 .extended_lut = "off";
defparam \Audio|avc|u0|ACK3~3 .lut_mask = 64'h8888FF880000FF00;
defparam \Audio|avc|u0|ACK3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N15
cyclonev_lcell_comb \Audio|avc|u0|ACK3~0 (
// Equation(s):
// \Audio|avc|u0|ACK3~0_combout  = ( \Audio|avc|u0|SD_COUNTER [4] & ( (\Audio|avc|u0|SD_COUNTER [5] & \Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q ) ) ) # ( !\Audio|avc|u0|SD_COUNTER [4] & ( (\Audio|avc|u0|SD_COUNTER [5] & !\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q 
// ) ) )

	.dataa(!\Audio|avc|u0|SD_COUNTER [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Audio|avc|u0|SD_COUNTER [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|ACK3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|ACK3~0 .extended_lut = "off";
defparam \Audio|avc|u0|ACK3~0 .lut_mask = 64'h5500550000550055;
defparam \Audio|avc|u0|ACK3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N36
cyclonev_lcell_comb \Audio|avc|u0|ACK3~1 (
// Equation(s):
// \Audio|avc|u0|ACK3~1_combout  = ( \Audio|avc|u0|ACK3~3_combout  & ( \Audio|avc|u0|ACK3~0_combout  & ( (!\Audio|avc|u0|ACK3~2_combout  & (\Audio|avc|u0|ACK3~q )) # (\Audio|avc|u0|ACK3~2_combout  & ((!\Audio|avc|u0|SD_COUNTER [0] & (\Audio|avc|u0|ACK3~q )) 
// # (\Audio|avc|u0|SD_COUNTER [0] & ((\FPGA_I2C_SDAT~input_o ))))) ) ) ) # ( !\Audio|avc|u0|ACK3~3_combout  & ( \Audio|avc|u0|ACK3~0_combout  & ( (\Audio|avc|u0|ACK3~q  & !\Audio|avc|u0|ACK3~2_combout ) ) ) ) # ( \Audio|avc|u0|ACK3~3_combout  & ( 
// !\Audio|avc|u0|ACK3~0_combout  & ( (\Audio|avc|u0|ACK3~q  & !\Audio|avc|u0|ACK3~2_combout ) ) ) ) # ( !\Audio|avc|u0|ACK3~3_combout  & ( !\Audio|avc|u0|ACK3~0_combout  & ( (\Audio|avc|u0|ACK3~q  & !\Audio|avc|u0|ACK3~2_combout ) ) ) )

	.dataa(!\Audio|avc|u0|ACK3~q ),
	.datab(!\FPGA_I2C_SDAT~input_o ),
	.datac(!\Audio|avc|u0|ACK3~2_combout ),
	.datad(!\Audio|avc|u0|SD_COUNTER [0]),
	.datae(!\Audio|avc|u0|ACK3~3_combout ),
	.dataf(!\Audio|avc|u0|ACK3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|ACK3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|ACK3~1 .extended_lut = "off";
defparam \Audio|avc|u0|ACK3~1 .lut_mask = 64'h5050505050505553;
defparam \Audio|avc|u0|ACK3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N44
dffeas \Audio|avc|u0|ACK3 (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|u0|ACK3~1_combout ),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|ACK3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|ACK3 .is_wysiwyg = "true";
defparam \Audio|avc|u0|ACK3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y8_N48
cyclonev_lcell_comb \Audio|avc|mSetup_ST~12 (
// Equation(s):
// \Audio|avc|mSetup_ST~12_combout  = ( \Audio|avc|mSetup_ST.0001~q  & ( !\Audio|avc|u0|ACK1~q  & ( (!\Audio|avc|u0|ACK3~q  & (!\Audio|avc|u0|ACK2~q  & !\Audio|avc|u0|END~q )) ) ) )

	.dataa(gnd),
	.datab(!\Audio|avc|u0|ACK3~q ),
	.datac(!\Audio|avc|u0|ACK2~q ),
	.datad(!\Audio|avc|u0|END~q ),
	.datae(!\Audio|avc|mSetup_ST.0001~q ),
	.dataf(!\Audio|avc|u0|ACK1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|mSetup_ST~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|mSetup_ST~12 .extended_lut = "off";
defparam \Audio|avc|mSetup_ST~12 .lut_mask = 64'h0000C00000000000;
defparam \Audio|avc|mSetup_ST~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N38
dffeas \Audio|avc|LUT_INDEX[1] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|LUT_INDEX[1]~6_combout ),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|LUT_INDEX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|LUT_INDEX[1] .is_wysiwyg = "true";
defparam \Audio|avc|LUT_INDEX[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N32
dffeas \Audio|avc|LUT_INDEX[2] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|LUT_INDEX[2]~5_combout ),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|LUT_INDEX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|LUT_INDEX[2] .is_wysiwyg = "true";
defparam \Audio|avc|LUT_INDEX[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N41
dffeas \Audio|avc|mSetup_ST.0010~DUPLICATE (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|mSetup_ST~12_combout ),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Audio|avc|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mSetup_ST.0010~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mSetup_ST.0010~DUPLICATE .is_wysiwyg = "true";
defparam \Audio|avc|mSetup_ST.0010~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N52
dffeas \Audio|avc|LUT_INDEX[3]~DUPLICATE (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|LUT_INDEX[3]~4_combout ),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|LUT_INDEX[3]~DUPLICATE .is_wysiwyg = "true";
defparam \Audio|avc|LUT_INDEX[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N54
cyclonev_lcell_comb \Audio|avc|LUT_INDEX[4]~3 (
// Equation(s):
// \Audio|avc|LUT_INDEX[4]~3_combout  = ( \Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & ( \Audio|avc|LUT_INDEX[5]~0_combout  & ( !\Audio|avc|LUT_INDEX [4] $ (((!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q ) # ((!\Audio|avc|LUT_INDEX[0]~DUPLICATE_q ) # 
// (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q )))) ) ) ) # ( !\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & ( \Audio|avc|LUT_INDEX[5]~0_combout  & ( \Audio|avc|LUT_INDEX [4] ) ) ) # ( \Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & ( !\Audio|avc|LUT_INDEX[5]~0_combout  & ( 
// \Audio|avc|LUT_INDEX [4] ) ) ) # ( !\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & ( !\Audio|avc|LUT_INDEX[5]~0_combout  & ( \Audio|avc|LUT_INDEX [4] ) ) )

	.dataa(!\Audio|avc|LUT_INDEX [4]),
	.datab(!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q ),
	.datac(!\Audio|avc|LUT_INDEX[0]~DUPLICATE_q ),
	.datad(!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ),
	.datae(!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ),
	.dataf(!\Audio|avc|LUT_INDEX[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|LUT_INDEX[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|LUT_INDEX[4]~3 .extended_lut = "off";
defparam \Audio|avc|LUT_INDEX[4]~3 .lut_mask = 64'h5555555555555556;
defparam \Audio|avc|LUT_INDEX[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N50
dffeas \Audio|avc|LUT_INDEX[4] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|LUT_INDEX[4]~3_combout ),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|LUT_INDEX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|LUT_INDEX[4] .is_wysiwyg = "true";
defparam \Audio|avc|LUT_INDEX[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N48
cyclonev_lcell_comb \Audio|avc|LUT_INDEX[2]~5 (
// Equation(s):
// \Audio|avc|LUT_INDEX[2]~5_combout  = ( \Audio|avc|LUT_INDEX [4] & ( \Audio|avc|LUT_INDEX[0]~DUPLICATE_q  & ( !\Audio|avc|LUT_INDEX [2] $ (((!\Audio|avc|LUT_INDEX [1]) # ((!\Audio|avc|mSetup_ST.0010~DUPLICATE_q ) # (\Audio|avc|LUT_INDEX [5])))) ) ) ) # ( 
// !\Audio|avc|LUT_INDEX [4] & ( \Audio|avc|LUT_INDEX[0]~DUPLICATE_q  & ( !\Audio|avc|LUT_INDEX [2] $ (((!\Audio|avc|LUT_INDEX [1]) # (!\Audio|avc|mSetup_ST.0010~DUPLICATE_q ))) ) ) ) # ( \Audio|avc|LUT_INDEX [4] & ( !\Audio|avc|LUT_INDEX[0]~DUPLICATE_q  & ( 
// \Audio|avc|LUT_INDEX [2] ) ) ) # ( !\Audio|avc|LUT_INDEX [4] & ( !\Audio|avc|LUT_INDEX[0]~DUPLICATE_q  & ( \Audio|avc|LUT_INDEX [2] ) ) )

	.dataa(!\Audio|avc|LUT_INDEX [1]),
	.datab(!\Audio|avc|LUT_INDEX [2]),
	.datac(!\Audio|avc|LUT_INDEX [5]),
	.datad(!\Audio|avc|mSetup_ST.0010~DUPLICATE_q ),
	.datae(!\Audio|avc|LUT_INDEX [4]),
	.dataf(!\Audio|avc|LUT_INDEX[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|LUT_INDEX[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|LUT_INDEX[2]~5 .extended_lut = "off";
defparam \Audio|avc|LUT_INDEX[2]~5 .lut_mask = 64'h3333333333663363;
defparam \Audio|avc|LUT_INDEX[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N31
dffeas \Audio|avc|LUT_INDEX[2]~DUPLICATE (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|LUT_INDEX[2]~5_combout ),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|LUT_INDEX[2]~DUPLICATE .is_wysiwyg = "true";
defparam \Audio|avc|LUT_INDEX[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N3
cyclonev_lcell_comb \Audio|avc|LUT_INDEX[5]~1 (
// Equation(s):
// \Audio|avc|LUT_INDEX[5]~1_combout  = ( \Audio|avc|LUT_INDEX [4] & ( \Audio|avc|LUT_INDEX[3]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Audio|avc|LUT_INDEX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|LUT_INDEX[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|LUT_INDEX[5]~1 .extended_lut = "off";
defparam \Audio|avc|LUT_INDEX[5]~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \Audio|avc|LUT_INDEX[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N33
cyclonev_lcell_comb \Audio|avc|LUT_INDEX[5]~2 (
// Equation(s):
// \Audio|avc|LUT_INDEX[5]~2_combout  = ( \Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & ( \Audio|avc|LUT_INDEX[5]~1_combout  & ( !\Audio|avc|LUT_INDEX [5] $ (((!\Audio|avc|LUT_INDEX[0]~DUPLICATE_q ) # ((!\Audio|avc|LUT_INDEX[5]~0_combout ) # (!\Audio|avc|LUT_INDEX 
// [1])))) ) ) ) # ( !\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & ( \Audio|avc|LUT_INDEX[5]~1_combout  & ( \Audio|avc|LUT_INDEX [5] ) ) ) # ( \Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & ( !\Audio|avc|LUT_INDEX[5]~1_combout  & ( \Audio|avc|LUT_INDEX [5] ) ) ) # ( 
// !\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & ( !\Audio|avc|LUT_INDEX[5]~1_combout  & ( \Audio|avc|LUT_INDEX [5] ) ) )

	.dataa(!\Audio|avc|LUT_INDEX[0]~DUPLICATE_q ),
	.datab(!\Audio|avc|LUT_INDEX[5]~0_combout ),
	.datac(!\Audio|avc|LUT_INDEX [5]),
	.datad(!\Audio|avc|LUT_INDEX [1]),
	.datae(!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ),
	.dataf(!\Audio|avc|LUT_INDEX[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|LUT_INDEX[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|LUT_INDEX[5]~2 .extended_lut = "off";
defparam \Audio|avc|LUT_INDEX[5]~2 .lut_mask = 64'h0F0F0F0F0F0F0F1E;
defparam \Audio|avc|LUT_INDEX[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N5
dffeas \Audio|avc|LUT_INDEX[5] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|LUT_INDEX[5]~2_combout ),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|LUT_INDEX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|LUT_INDEX[5] .is_wysiwyg = "true";
defparam \Audio|avc|LUT_INDEX[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N6
cyclonev_lcell_comb \Audio|avc|LUT_INDEX[5]~0 (
// Equation(s):
// \Audio|avc|LUT_INDEX[5]~0_combout  = ( \Audio|avc|LUT_INDEX [1] & ( \Audio|avc|LUT_INDEX [3] & ( (\Audio|avc|mSetup_ST.0010~DUPLICATE_q  & ((!\Audio|avc|LUT_INDEX [5]) # (!\Audio|avc|LUT_INDEX [4]))) ) ) ) # ( !\Audio|avc|LUT_INDEX [1] & ( 
// \Audio|avc|LUT_INDEX [3] & ( (\Audio|avc|mSetup_ST.0010~DUPLICATE_q  & ((!\Audio|avc|LUT_INDEX [5]) # (!\Audio|avc|LUT_INDEX [4]))) ) ) ) # ( \Audio|avc|LUT_INDEX [1] & ( !\Audio|avc|LUT_INDEX [3] & ( (\Audio|avc|mSetup_ST.0010~DUPLICATE_q  & 
// ((!\Audio|avc|LUT_INDEX [5]) # (!\Audio|avc|LUT_INDEX [4]))) ) ) ) # ( !\Audio|avc|LUT_INDEX [1] & ( !\Audio|avc|LUT_INDEX [3] & ( (\Audio|avc|mSetup_ST.0010~DUPLICATE_q  & ((!\Audio|avc|LUT_INDEX [5]) # ((!\Audio|avc|LUT_INDEX [4]) # 
// (!\Audio|avc|LUT_INDEX [2])))) ) ) )

	.dataa(!\Audio|avc|LUT_INDEX [5]),
	.datab(!\Audio|avc|mSetup_ST.0010~DUPLICATE_q ),
	.datac(!\Audio|avc|LUT_INDEX [4]),
	.datad(!\Audio|avc|LUT_INDEX [2]),
	.datae(!\Audio|avc|LUT_INDEX [1]),
	.dataf(!\Audio|avc|LUT_INDEX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|LUT_INDEX[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|LUT_INDEX[5]~0 .extended_lut = "off";
defparam \Audio|avc|LUT_INDEX[5]~0 .lut_mask = 64'h3332323232323232;
defparam \Audio|avc|LUT_INDEX[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N51
cyclonev_lcell_comb \Audio|avc|LUT_INDEX[0]~7 (
// Equation(s):
// \Audio|avc|LUT_INDEX[0]~7_combout  = ( !\Audio|avc|LUT_INDEX[0]~DUPLICATE_q  & ( \Audio|avc|LUT_INDEX[5]~0_combout  ) ) # ( \Audio|avc|LUT_INDEX[0]~DUPLICATE_q  & ( !\Audio|avc|LUT_INDEX[5]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Audio|avc|LUT_INDEX[0]~DUPLICATE_q ),
	.dataf(!\Audio|avc|LUT_INDEX[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|LUT_INDEX[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|LUT_INDEX[0]~7 .extended_lut = "off";
defparam \Audio|avc|LUT_INDEX[0]~7 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \Audio|avc|LUT_INDEX[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N38
dffeas \Audio|avc|LUT_INDEX[0]~DUPLICATE (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|LUT_INDEX[0]~7_combout ),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|LUT_INDEX[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|LUT_INDEX[0]~DUPLICATE .is_wysiwyg = "true";
defparam \Audio|avc|LUT_INDEX[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N21
cyclonev_lcell_comb \Audio|avc|LUT_INDEX[1]~6 (
// Equation(s):
// \Audio|avc|LUT_INDEX[1]~6_combout  = ( \Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & ( (!\Audio|avc|LUT_INDEX[0]~DUPLICATE_q ) # (!\Audio|avc|LUT_INDEX[5]~0_combout ) ) ) # ( !\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & ( (\Audio|avc|LUT_INDEX[0]~DUPLICATE_q  & 
// \Audio|avc|LUT_INDEX[5]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|avc|LUT_INDEX[0]~DUPLICATE_q ),
	.datad(!\Audio|avc|LUT_INDEX[5]~0_combout ),
	.datae(gnd),
	.dataf(!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|LUT_INDEX[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|LUT_INDEX[1]~6 .extended_lut = "off";
defparam \Audio|avc|LUT_INDEX[1]~6 .lut_mask = 64'h000F000FFFF0FFF0;
defparam \Audio|avc|LUT_INDEX[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N37
dffeas \Audio|avc|LUT_INDEX[1]~DUPLICATE (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|LUT_INDEX[1]~6_combout ),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|LUT_INDEX[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|LUT_INDEX[1]~DUPLICATE .is_wysiwyg = "true";
defparam \Audio|avc|LUT_INDEX[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N3
cyclonev_lcell_comb \Audio|avc|LUT_INDEX[3]~4 (
// Equation(s):
// \Audio|avc|LUT_INDEX[3]~4_combout  = ( \Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & ( !\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  $ (((!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q ) # ((!\Audio|avc|LUT_INDEX[0]~DUPLICATE_q ) # (!\Audio|avc|LUT_INDEX[5]~0_combout )))) ) ) # ( 
// !\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & ( \Audio|avc|LUT_INDEX[3]~DUPLICATE_q  ) )

	.dataa(!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q ),
	.datab(!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ),
	.datac(!\Audio|avc|LUT_INDEX[0]~DUPLICATE_q ),
	.datad(!\Audio|avc|LUT_INDEX[5]~0_combout ),
	.datae(gnd),
	.dataf(!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|LUT_INDEX[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|LUT_INDEX[3]~4 .extended_lut = "off";
defparam \Audio|avc|LUT_INDEX[3]~4 .lut_mask = 64'h3333333333363336;
defparam \Audio|avc|LUT_INDEX[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N53
dffeas \Audio|avc|LUT_INDEX[3] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|LUT_INDEX[3]~4_combout ),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|LUT_INDEX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|LUT_INDEX[3] .is_wysiwyg = "true";
defparam \Audio|avc|LUT_INDEX[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N0
cyclonev_lcell_comb \Audio|avc|LessThan1~0 (
// Equation(s):
// \Audio|avc|LessThan1~0_combout  = ( \Audio|avc|LUT_INDEX [2] & ( (!\Audio|avc|LUT_INDEX [4]) # (!\Audio|avc|LUT_INDEX [5]) ) ) # ( !\Audio|avc|LUT_INDEX [2] & ( (!\Audio|avc|LUT_INDEX [4]) # ((!\Audio|avc|LUT_INDEX [5]) # ((!\Audio|avc|LUT_INDEX [3] & 
// !\Audio|avc|LUT_INDEX [1]))) ) )

	.dataa(!\Audio|avc|LUT_INDEX [3]),
	.datab(!\Audio|avc|LUT_INDEX [4]),
	.datac(!\Audio|avc|LUT_INDEX [5]),
	.datad(!\Audio|avc|LUT_INDEX [1]),
	.datae(gnd),
	.dataf(!\Audio|avc|LUT_INDEX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|LessThan1~0 .extended_lut = "off";
defparam \Audio|avc|LessThan1~0 .lut_mask = 64'hFEFCFEFCFCFCFCFC;
defparam \Audio|avc|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N40
dffeas \Audio|avc|mSetup_ST.0010 (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|mSetup_ST~12_combout ),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Audio|avc|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mSetup_ST.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mSetup_ST.0010 .is_wysiwyg = "true";
defparam \Audio|avc|mSetup_ST.0010 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N1
dffeas \Audio|avc|mSetup_ST.0001~DUPLICATE (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|Selector2~0_combout ),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Audio|avc|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mSetup_ST.0001~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mSetup_ST.0001~DUPLICATE .is_wysiwyg = "true";
defparam \Audio|avc|mSetup_ST.0001~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y8_N30
cyclonev_lcell_comb \Audio|avc|Selector1~0 (
// Equation(s):
// \Audio|avc|Selector1~0_combout  = ( !\Audio|avc|mSetup_ST.0010~q  & ( \Audio|avc|mSetup_ST.0001~DUPLICATE_q  & ( ((!\Audio|avc|u0|ACK2~q  & (!\Audio|avc|u0|ACK1~q  & !\Audio|avc|u0|ACK3~q ))) # (\Audio|avc|u0|END~q ) ) ) ) # ( !\Audio|avc|mSetup_ST.0010~q 
//  & ( !\Audio|avc|mSetup_ST.0001~DUPLICATE_q  ) )

	.dataa(!\Audio|avc|u0|ACK2~q ),
	.datab(!\Audio|avc|u0|ACK1~q ),
	.datac(!\Audio|avc|u0|END~q ),
	.datad(!\Audio|avc|u0|ACK3~q ),
	.datae(!\Audio|avc|mSetup_ST.0010~q ),
	.dataf(!\Audio|avc|mSetup_ST.0001~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Selector1~0 .extended_lut = "off";
defparam \Audio|avc|Selector1~0 .lut_mask = 64'hFFFF00008F0F0000;
defparam \Audio|avc|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y8_N31
dffeas \Audio|avc|mSetup_ST.0000 (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(\Audio|avc|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio|avc|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mSetup_ST.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mSetup_ST.0000 .is_wysiwyg = "true";
defparam \Audio|avc|mSetup_ST.0000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N48
cyclonev_lcell_comb \Audio|avc|Selector2~0 (
// Equation(s):
// \Audio|avc|Selector2~0_combout  = ( \Audio|avc|mSetup_ST.0000~q  & ( (\Audio|avc|mSetup_ST.0001~q  & \Audio|avc|u0|END~q ) ) ) # ( !\Audio|avc|mSetup_ST.0000~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|avc|mSetup_ST.0001~q ),
	.datad(!\Audio|avc|u0|END~q ),
	.datae(gnd),
	.dataf(!\Audio|avc|mSetup_ST.0000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Selector2~0 .extended_lut = "off";
defparam \Audio|avc|Selector2~0 .lut_mask = 64'hFFFFFFFF000F000F;
defparam \Audio|avc|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N2
dffeas \Audio|avc|mSetup_ST.0001 (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|Selector2~0_combout ),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Audio|avc|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mSetup_ST.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mSetup_ST.0001 .is_wysiwyg = "true";
defparam \Audio|avc|mSetup_ST.0001 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y8_N3
cyclonev_lcell_comb \Audio|avc|Selector0~0 (
// Equation(s):
// \Audio|avc|Selector0~0_combout  = ( \Audio|avc|mSetup_ST.0001~q  & ( \Audio|avc|mSetup_ST.0010~q  & ( (\Audio|avc|mI2C_GO~DUPLICATE_q  & \Audio|avc|u0|END~q ) ) ) ) # ( !\Audio|avc|mSetup_ST.0001~q  & ( \Audio|avc|mSetup_ST.0010~q  & ( 
// \Audio|avc|mI2C_GO~DUPLICATE_q  ) ) ) # ( \Audio|avc|mSetup_ST.0001~q  & ( !\Audio|avc|mSetup_ST.0010~q  & ( (\Audio|avc|mI2C_GO~DUPLICATE_q  & \Audio|avc|u0|END~q ) ) ) ) # ( !\Audio|avc|mSetup_ST.0001~q  & ( !\Audio|avc|mSetup_ST.0010~q  ) )

	.dataa(gnd),
	.datab(!\Audio|avc|mI2C_GO~DUPLICATE_q ),
	.datac(!\Audio|avc|u0|END~q ),
	.datad(gnd),
	.datae(!\Audio|avc|mSetup_ST.0001~q ),
	.dataf(!\Audio|avc|mSetup_ST.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Selector0~0 .extended_lut = "off";
defparam \Audio|avc|Selector0~0 .lut_mask = 64'hFFFF030333330303;
defparam \Audio|avc|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y8_N6
cyclonev_lcell_comb \Audio|avc|mI2C_GO~feeder (
// Equation(s):
// \Audio|avc|mI2C_GO~feeder_combout  = \Audio|avc|Selector0~0_combout 

	.dataa(!\Audio|avc|Selector0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|mI2C_GO~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|mI2C_GO~feeder .extended_lut = "off";
defparam \Audio|avc|mI2C_GO~feeder .lut_mask = 64'h5555555555555555;
defparam \Audio|avc|mI2C_GO~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y8_N8
dffeas \Audio|avc|mI2C_GO~DUPLICATE (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(\Audio|avc|mI2C_GO~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio|avc|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_GO~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_GO~DUPLICATE .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_GO~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N3
cyclonev_lcell_comb \Audio|avc|u0|Add0~1 (
// Equation(s):
// \Audio|avc|u0|Add0~1_combout  = ( \Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q  & ( (!\Audio|avc|u0|SD_COUNTER[1]~DUPLICATE_q  & !\Audio|avc|u0|SD_COUNTER [0]) ) ) # ( !\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q  & ( (\Audio|avc|u0|SD_COUNTER [0]) # 
// (\Audio|avc|u0|SD_COUNTER[1]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\Audio|avc|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datac(!\Audio|avc|u0|SD_COUNTER [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|Add0~1 .extended_lut = "off";
defparam \Audio|avc|u0|Add0~1 .lut_mask = 64'h3F3F3F3FC0C0C0C0;
defparam \Audio|avc|u0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N15
cyclonev_lcell_comb \Audio|avc|u0|SD_COUNTER[2]~4 (
// Equation(s):
// \Audio|avc|u0|SD_COUNTER[2]~4_combout  = ( \Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q  & ( (!\Audio|avc|mI2C_GO~DUPLICATE_q ) # (!\Audio|avc|u0|Add0~1_combout ) ) ) # ( !\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q  & ( (!\Audio|avc|mI2C_GO~DUPLICATE_q ) # 
// ((!\Audio|avc|u0|Add0~1_combout  & ((!\Audio|avc|u0|SD_COUNTER[3]~0_combout ) # (!\Audio|avc|u0|Mux0~0_combout )))) ) )

	.dataa(!\Audio|avc|mI2C_GO~DUPLICATE_q ),
	.datab(!\Audio|avc|u0|SD_COUNTER[3]~0_combout ),
	.datac(!\Audio|avc|u0|Add0~1_combout ),
	.datad(!\Audio|avc|u0|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|SD_COUNTER[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|SD_COUNTER[2]~4 .extended_lut = "off";
defparam \Audio|avc|u0|SD_COUNTER[2]~4 .lut_mask = 64'hFAEAFAEAFAFAFAFA;
defparam \Audio|avc|u0|SD_COUNTER[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N16
dffeas \Audio|avc|u0|SD_COUNTER[2]~DUPLICATE (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(\Audio|avc|u0|SD_COUNTER[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD_COUNTER[2]~DUPLICATE .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD_COUNTER[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y8_N7
dffeas \Audio|avc|mI2C_GO (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(\Audio|avc|mI2C_GO~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio|avc|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_GO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_GO .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_GO .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N12
cyclonev_lcell_comb \Audio|avc|u0|SD_COUNTER[4]~2 (
// Equation(s):
// \Audio|avc|u0|SD_COUNTER[4]~2_combout  = ( \Audio|avc|u0|SD_COUNTER [4] & ( \Audio|avc|u0|Mux0~0_combout  & ( ((!\Audio|avc|mI2C_GO~q ) # (\Audio|avc|u0|SD_COUNTER [1])) # (\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q ) ) ) ) # ( !\Audio|avc|u0|SD_COUNTER [4] 
// & ( \Audio|avc|u0|Mux0~0_combout  & ( (!\Audio|avc|mI2C_GO~q ) # ((!\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q  & (\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q  & !\Audio|avc|u0|SD_COUNTER [1]))) ) ) ) # ( \Audio|avc|u0|SD_COUNTER [4] & ( 
// !\Audio|avc|u0|Mux0~0_combout  ) ) # ( !\Audio|avc|u0|SD_COUNTER [4] & ( !\Audio|avc|u0|Mux0~0_combout  & ( !\Audio|avc|mI2C_GO~q  ) ) )

	.dataa(!\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datab(!\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datac(!\Audio|avc|u0|SD_COUNTER [1]),
	.datad(!\Audio|avc|mI2C_GO~q ),
	.datae(!\Audio|avc|u0|SD_COUNTER [4]),
	.dataf(!\Audio|avc|u0|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|SD_COUNTER[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|SD_COUNTER[4]~2 .extended_lut = "off";
defparam \Audio|avc|u0|SD_COUNTER[4]~2 .lut_mask = 64'hFF00FFFFFF20FF5F;
defparam \Audio|avc|u0|SD_COUNTER[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y7_N8
dffeas \Audio|avc|u0|SD_COUNTER[4] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|u0|SD_COUNTER[4]~2_combout ),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD_COUNTER [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD_COUNTER[4] .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD_COUNTER[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N33
cyclonev_lcell_comb \Audio|avc|u0|SD_COUNTER[5]~1 (
// Equation(s):
// \Audio|avc|u0|SD_COUNTER[5]~1_combout  = ( \Audio|avc|u0|SD_COUNTER [2] & ( \Audio|avc|u0|Mux0~0_combout  & ( (!\Audio|avc|mI2C_GO~q ) # (\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q ) ) ) ) # ( !\Audio|avc|u0|SD_COUNTER [2] & ( \Audio|avc|u0|Mux0~0_combout  & 
// ( (!\Audio|avc|mI2C_GO~q ) # ((\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q  & ((\Audio|avc|u0|SD_COUNTER [1]) # (\Audio|avc|u0|SD_COUNTER [4])))) ) ) ) # ( \Audio|avc|u0|SD_COUNTER [2] & ( !\Audio|avc|u0|Mux0~0_combout  & ( (!\Audio|avc|mI2C_GO~q ) # 
// (\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q ) ) ) ) # ( !\Audio|avc|u0|SD_COUNTER [2] & ( !\Audio|avc|u0|Mux0~0_combout  & ( (!\Audio|avc|mI2C_GO~q ) # (\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q ) ) ) )

	.dataa(!\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datab(!\Audio|avc|u0|SD_COUNTER [4]),
	.datac(!\Audio|avc|u0|SD_COUNTER [1]),
	.datad(!\Audio|avc|mI2C_GO~q ),
	.datae(!\Audio|avc|u0|SD_COUNTER [2]),
	.dataf(!\Audio|avc|u0|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|SD_COUNTER[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|SD_COUNTER[5]~1 .extended_lut = "off";
defparam \Audio|avc|u0|SD_COUNTER[5]~1 .lut_mask = 64'hFF55FF55FF15FF55;
defparam \Audio|avc|u0|SD_COUNTER[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N19
dffeas \Audio|avc|u0|SD_COUNTER[5]~DUPLICATE (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|u0|SD_COUNTER[5]~1_combout ),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD_COUNTER[5]~DUPLICATE .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD_COUNTER[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N6
cyclonev_lcell_comb \Audio|avc|Ram0~13 (
// Equation(s):
// \Audio|avc|Ram0~13_combout  = ( \Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & ( \Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX [4] & (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX[0]~DUPLICATE_q  & \Audio|avc|LUT_INDEX [5]))) # 
// (\Audio|avc|LUT_INDEX [4] & (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & ((!\Audio|avc|LUT_INDEX [5])))) ) ) ) # ( !\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & ( \Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX [4] & (\Audio|avc|LUT_INDEX[0]~DUPLICATE_q  & 
// (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  $ (!\Audio|avc|LUT_INDEX [5])))) # (\Audio|avc|LUT_INDEX [4] & (!\Audio|avc|LUT_INDEX [5] & ((!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ) # (\Audio|avc|LUT_INDEX[0]~DUPLICATE_q )))) ) ) ) # ( 
// \Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & ( !\Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (\Audio|avc|LUT_INDEX[0]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX [4] $ (!\Audio|avc|LUT_INDEX [5])))) # (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & 
// (!\Audio|avc|LUT_INDEX [4] & ((\Audio|avc|LUT_INDEX [5]) # (\Audio|avc|LUT_INDEX[0]~DUPLICATE_q )))) ) ) ) # ( !\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & ( !\Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX [5] & 
// ((!\Audio|avc|LUT_INDEX [4]) # (\Audio|avc|LUT_INDEX[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\Audio|avc|LUT_INDEX [4]),
	.datab(!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ),
	.datac(!\Audio|avc|LUT_INDEX[0]~DUPLICATE_q ),
	.datad(!\Audio|avc|LUT_INDEX [5]),
	.datae(!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ),
	.dataf(!\Audio|avc|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|Ram0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Ram0~13 .extended_lut = "off";
defparam \Audio|avc|Ram0~13 .lut_mask = 64'h8C00062A47084420;
defparam \Audio|avc|Ram0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N54
cyclonev_lcell_comb \Audio|avc|mI2C_DATA[22]~0 (
// Equation(s):
// \Audio|avc|mI2C_DATA[22]~0_combout  = ( \Converter|OneSecBPS~0_combout  & ( \Converter|pulse~0_combout  & ( (!\Converter|C1|highReset~q  & (\Audio|avc|LessThan1~0_combout  & !\Audio|avc|mSetup_ST.0000~q )) ) ) ) # ( \Converter|OneSecBPS~0_combout  & ( 
// !\Converter|pulse~0_combout  & ( (!\Converter|C1|highReset~q  & (\Audio|avc|LessThan1~0_combout  & !\Audio|avc|mSetup_ST.0000~q )) ) ) ) # ( !\Converter|OneSecBPS~0_combout  & ( !\Converter|pulse~0_combout  & ( (\Converter|pulse~1_combout  & 
// (\Audio|avc|LessThan1~0_combout  & !\Audio|avc|mSetup_ST.0000~q )) ) ) )

	.dataa(!\Converter|pulse~1_combout ),
	.datab(!\Converter|C1|highReset~q ),
	.datac(!\Audio|avc|LessThan1~0_combout ),
	.datad(!\Audio|avc|mSetup_ST.0000~q ),
	.datae(!\Converter|OneSecBPS~0_combout ),
	.dataf(!\Converter|pulse~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|mI2C_DATA[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|mI2C_DATA[22]~0 .extended_lut = "off";
defparam \Audio|avc|mI2C_DATA[22]~0 .lut_mask = 64'h05000C0000000C00;
defparam \Audio|avc|mI2C_DATA[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N7
dffeas \Audio|avc|mI2C_DATA[3] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(\Audio|avc|Ram0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio|avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_DATA[3] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_DATA[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N39
cyclonev_lcell_comb \Audio|avc|u0|SD[22]~0 (
// Equation(s):
// \Audio|avc|u0|SD[22]~0_combout  = ( \Audio|avc|u0|SD_COUNTER [4] & ( \Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q  & ( (!\Audio|avc|u0|SD_COUNTER [0] & (\Audio|avc|u0|SD_COUNTER [5] & (\Audio|avc|u0|SD_COUNTER [2] & \Audio|avc|u0|SD_COUNTER[1]~DUPLICATE_q ))) 
// ) ) )

	.dataa(!\Audio|avc|u0|SD_COUNTER [0]),
	.datab(!\Audio|avc|u0|SD_COUNTER [5]),
	.datac(!\Audio|avc|u0|SD_COUNTER [2]),
	.datad(!\Audio|avc|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datae(!\Audio|avc|u0|SD_COUNTER [4]),
	.dataf(!\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|SD[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|SD[22]~0 .extended_lut = "off";
defparam \Audio|avc|u0|SD[22]~0 .lut_mask = 64'h0000000000000002;
defparam \Audio|avc|u0|SD[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N18
cyclonev_lcell_comb \Audio|avc|u0|SD[22]~1 (
// Equation(s):
// \Audio|avc|u0|SD[22]~1_combout  = ( \Audio|avc|u0|SD[22]~0_combout  & ( (!\Converter|OneSecBPS~0_combout  & (\Converter|pulse~1_combout  & ((!\Converter|pulse~0_combout )))) # (\Converter|OneSecBPS~0_combout  & (((!\Converter|C1|highReset~q )))) ) )

	.dataa(!\Converter|pulse~1_combout ),
	.datab(!\Converter|C1|highReset~q ),
	.datac(!\Converter|pulse~0_combout ),
	.datad(!\Converter|OneSecBPS~0_combout ),
	.datae(gnd),
	.dataf(!\Audio|avc|u0|SD[22]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|SD[22]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|SD[22]~1 .extended_lut = "off";
defparam \Audio|avc|u0|SD[22]~1 .lut_mask = 64'h0000000050CC50CC;
defparam \Audio|avc|u0|SD[22]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N23
dffeas \Audio|avc|u0|SD[3] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|mI2C_DATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Audio|avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD[3] .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N37
dffeas \Audio|avc|LUT_INDEX[0] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|LUT_INDEX[0]~7_combout ),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|LUT_INDEX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|LUT_INDEX[0] .is_wysiwyg = "true";
defparam \Audio|avc|LUT_INDEX[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N18
cyclonev_lcell_comb \Audio|avc|Ram0~12 (
// Equation(s):
// \Audio|avc|Ram0~12_combout  = ( \Audio|avc|LUT_INDEX [5] & ( \Audio|avc|LUT_INDEX [0] & ( (!\Audio|avc|LUT_INDEX [4] & ((!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & ((\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ) # (\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ))) # 
// (\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  $ (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ))))) ) ) ) # ( !\Audio|avc|LUT_INDEX [5] & ( \Audio|avc|LUT_INDEX [0] & ( (!\Audio|avc|LUT_INDEX [4] & 
// ((!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & ((!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ))) # (\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & \Audio|avc|LUT_INDEX[2]~DUPLICATE_q )))) # (\Audio|avc|LUT_INDEX [4] & 
// (!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ))) ) ) ) # ( \Audio|avc|LUT_INDEX [5] & ( !\Audio|avc|LUT_INDEX [0] & ( (\Audio|avc|LUT_INDEX [4] & (!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & 
// (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & !\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ))) ) ) ) # ( !\Audio|avc|LUT_INDEX [5] & ( !\Audio|avc|LUT_INDEX [0] & ( (!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & ((!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & 
// (!\Audio|avc|LUT_INDEX [4])) # (\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & ((\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ))))) # (\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & ((!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ) # 
// (\Audio|avc|LUT_INDEX [4])))) ) ) )

	.dataa(!\Audio|avc|LUT_INDEX [4]),
	.datab(!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q ),
	.datac(!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ),
	.datad(!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ),
	.datae(!\Audio|avc|LUT_INDEX [5]),
	.dataf(!\Audio|avc|LUT_INDEX [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|Ram0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Ram0~12 .extended_lut = "off";
defparam \Audio|avc|Ram0~12 .lut_mask = 64'hB18C4000E048288A;
defparam \Audio|avc|Ram0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N26
dffeas \Audio|avc|mI2C_DATA[4] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|Ram0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Audio|avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_DATA[4] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_DATA[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y7_N41
dffeas \Audio|avc|u0|SD[4] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|mI2C_DATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Audio|avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD[4] .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y8_N36
cyclonev_lcell_comb \Audio|avc|Ram0~11 (
// Equation(s):
// \Audio|avc|Ram0~11_combout  = ( \Audio|avc|LUT_INDEX [5] & ( \Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & ( (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & !\Audio|avc|LUT_INDEX [4]) ) ) ) # ( !\Audio|avc|LUT_INDEX [5] & ( \Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & ( 
// (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & ((!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & ((\Audio|avc|LUT_INDEX [4]))) # (\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & ((!\Audio|avc|LUT_INDEX[0]~DUPLICATE_q ) # (!\Audio|avc|LUT_INDEX [4]))))) # 
// (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (\Audio|avc|LUT_INDEX[0]~DUPLICATE_q  & (\Audio|avc|LUT_INDEX[1]~DUPLICATE_q ))) ) ) ) # ( \Audio|avc|LUT_INDEX [5] & ( !\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & ( (!\Audio|avc|LUT_INDEX[0]~DUPLICATE_q  & 
// (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & ((!\Audio|avc|LUT_INDEX [4])))) # (\Audio|avc|LUT_INDEX[0]~DUPLICATE_q  & ((!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q )) # (\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & 
// ((!\Audio|avc|LUT_INDEX [4]))))) ) ) ) # ( !\Audio|avc|LUT_INDEX [5] & ( !\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & ( (!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & (\Audio|avc|LUT_INDEX [4] & ((!\Audio|avc|LUT_INDEX[0]~DUPLICATE_q ) # 
// (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q )))) # (\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & ((!\Audio|avc|LUT_INDEX [4]) # ((\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & !\Audio|avc|LUT_INDEX[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ),
	.datab(!\Audio|avc|LUT_INDEX[0]~DUPLICATE_q ),
	.datac(!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q ),
	.datad(!\Audio|avc|LUT_INDEX [4]),
	.datae(!\Audio|avc|LUT_INDEX [5]),
	.dataf(!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|Ram0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Ram0~11 .extended_lut = "off";
defparam \Audio|avc|Ram0~11 .lut_mask = 64'h0FD4AB200BA95500;
defparam \Audio|avc|Ram0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y8_N37
dffeas \Audio|avc|mI2C_DATA[10] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(\Audio|avc|Ram0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio|avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_DATA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_DATA[10] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_DATA[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y7_N56
dffeas \Audio|avc|u0|SD[10] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|mI2C_DATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Audio|avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD[10] .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y8_N18
cyclonev_lcell_comb \Audio|avc|Ram0~10 (
// Equation(s):
// \Audio|avc|Ram0~10_combout  = ( \Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & ( \Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & ( (!\Audio|avc|LUT_INDEX [4] & (((!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & !\Audio|avc|LUT_INDEX[0]~DUPLICATE_q )) # (\Audio|avc|LUT_INDEX 
// [5]))) ) ) ) # ( !\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & ( \Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & ( (!\Audio|avc|LUT_INDEX [5] & ((!\Audio|avc|LUT_INDEX [4]) # (!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  $ (!\Audio|avc|LUT_INDEX[0]~DUPLICATE_q )))) ) ) ) # ( 
// \Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & ( !\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & ( (!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & (((\Audio|avc|LUT_INDEX [5] & !\Audio|avc|LUT_INDEX [4])))) # (\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & 
// (\Audio|avc|LUT_INDEX[0]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX [5] $ (!\Audio|avc|LUT_INDEX [4])))) ) ) ) # ( !\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & ( !\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & ( (\Audio|avc|LUT_INDEX [4] & 
// ((!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX[0]~DUPLICATE_q  $ (\Audio|avc|LUT_INDEX [5]))) # (\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & (\Audio|avc|LUT_INDEX[0]~DUPLICATE_q  & !\Audio|avc|LUT_INDEX [5])))) ) ) )

	.dataa(!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q ),
	.datab(!\Audio|avc|LUT_INDEX[0]~DUPLICATE_q ),
	.datac(!\Audio|avc|LUT_INDEX [5]),
	.datad(!\Audio|avc|LUT_INDEX [4]),
	.datae(!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ),
	.dataf(!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|Ram0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Ram0~10 .extended_lut = "off";
defparam \Audio|avc|Ram0~10 .lut_mask = 64'h00920B10F0608F00;
defparam \Audio|avc|Ram0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y8_N19
dffeas \Audio|avc|mI2C_DATA[11] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(\Audio|avc|Ram0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio|avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_DATA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_DATA[11] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_DATA[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y7_N22
dffeas \Audio|avc|u0|SD[11] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|mI2C_DATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Audio|avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD[11] .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N18
cyclonev_lcell_comb \Audio|avc|u0|Mux0~5 (
// Equation(s):
// \Audio|avc|u0|Mux0~5_combout  = ( \Audio|avc|u0|SD [10] & ( \Audio|avc|u0|SD [11] & ( ((!\Audio|avc|u0|SD_COUNTER [0] & (\Audio|avc|u0|SD [3])) # (\Audio|avc|u0|SD_COUNTER [0] & ((\Audio|avc|u0|SD [4])))) # (\Audio|avc|u0|SD_COUNTER [3]) ) ) ) # ( 
// !\Audio|avc|u0|SD [10] & ( \Audio|avc|u0|SD [11] & ( (!\Audio|avc|u0|SD_COUNTER [0] & (!\Audio|avc|u0|SD_COUNTER [3] & (\Audio|avc|u0|SD [3]))) # (\Audio|avc|u0|SD_COUNTER [0] & (((\Audio|avc|u0|SD [4])) # (\Audio|avc|u0|SD_COUNTER [3]))) ) ) ) # ( 
// \Audio|avc|u0|SD [10] & ( !\Audio|avc|u0|SD [11] & ( (!\Audio|avc|u0|SD_COUNTER [0] & (((\Audio|avc|u0|SD [3])) # (\Audio|avc|u0|SD_COUNTER [3]))) # (\Audio|avc|u0|SD_COUNTER [0] & (!\Audio|avc|u0|SD_COUNTER [3] & ((\Audio|avc|u0|SD [4])))) ) ) ) # ( 
// !\Audio|avc|u0|SD [10] & ( !\Audio|avc|u0|SD [11] & ( (!\Audio|avc|u0|SD_COUNTER [3] & ((!\Audio|avc|u0|SD_COUNTER [0] & (\Audio|avc|u0|SD [3])) # (\Audio|avc|u0|SD_COUNTER [0] & ((\Audio|avc|u0|SD [4]))))) ) ) )

	.dataa(!\Audio|avc|u0|SD_COUNTER [0]),
	.datab(!\Audio|avc|u0|SD_COUNTER [3]),
	.datac(!\Audio|avc|u0|SD [3]),
	.datad(!\Audio|avc|u0|SD [4]),
	.datae(!\Audio|avc|u0|SD [10]),
	.dataf(!\Audio|avc|u0|SD [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|Mux0~5 .extended_lut = "off";
defparam \Audio|avc|u0|Mux0~5 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \Audio|avc|u0|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N54
cyclonev_lcell_comb \Audio|avc|Ram0~15 (
// Equation(s):
// \Audio|avc|Ram0~15_combout  = ( \Audio|avc|LUT_INDEX [4] & ( \Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX [5] & \Audio|avc|LUT_INDEX [0])) ) ) ) # ( !\Audio|avc|LUT_INDEX [4] & ( \Audio|avc|LUT_INDEX [1] & ( 
// (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & ((!\Audio|avc|LUT_INDEX [0] & ((!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ))) # (\Audio|avc|LUT_INDEX [0] & (!\Audio|avc|LUT_INDEX [5])))) # (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX [5] & 
// (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  $ (!\Audio|avc|LUT_INDEX [0])))) ) ) ) # ( \Audio|avc|LUT_INDEX [4] & ( !\Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (((!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & \Audio|avc|LUT_INDEX [0])))) # 
// (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX [5] & ((!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ) # (\Audio|avc|LUT_INDEX [0])))) ) ) ) # ( !\Audio|avc|LUT_INDEX [4] & ( !\Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & 
// (\Audio|avc|LUT_INDEX [0] & (!\Audio|avc|LUT_INDEX [5] $ (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q )))) # (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX [5] & (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  $ (\Audio|avc|LUT_INDEX [0])))) ) ) )

	.dataa(!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ),
	.datab(!\Audio|avc|LUT_INDEX [5]),
	.datac(!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ),
	.datad(!\Audio|avc|LUT_INDEX [0]),
	.datae(!\Audio|avc|LUT_INDEX [4]),
	.dataf(!\Audio|avc|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|Ram0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Ram0~15 .extended_lut = "off";
defparam \Audio|avc|Ram0~15 .lut_mask = 64'h402C40E4A4C80088;
defparam \Audio|avc|Ram0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N55
dffeas \Audio|avc|mI2C_DATA[0] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(\Audio|avc|Ram0~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio|avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_DATA[0] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_DATA[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y7_N59
dffeas \Audio|avc|u0|SD[0] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|mI2C_DATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Audio|avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD[0] .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N0
cyclonev_lcell_comb \Audio|avc|Ram0~14 (
// Equation(s):
// \Audio|avc|Ram0~14_combout  = ( \Audio|avc|LUT_INDEX [4] & ( \Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX [5] & ((!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & \Audio|avc|LUT_INDEX [0])) # 
// (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (\Audio|avc|LUT_INDEX[3]~DUPLICATE_q )))) ) ) ) # ( !\Audio|avc|LUT_INDEX [4] & ( \Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX [0] & (\Audio|avc|LUT_INDEX [5] & (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  $ 
// (\Audio|avc|LUT_INDEX[3]~DUPLICATE_q )))) # (\Audio|avc|LUT_INDEX [0] & (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & ((\Audio|avc|LUT_INDEX[3]~DUPLICATE_q )))) ) ) ) # ( \Audio|avc|LUT_INDEX [4] & ( !\Audio|avc|LUT_INDEX [1] & ( 
// (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & ((!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & ((!\Audio|avc|LUT_INDEX [0]))) # (\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX [5])))) # (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX [5] 
// & ((!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ) # (\Audio|avc|LUT_INDEX [0])))) ) ) ) # ( !\Audio|avc|LUT_INDEX [4] & ( !\Audio|avc|LUT_INDEX [1] & ( (\Audio|avc|LUT_INDEX [5] & ((!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & 
// !\Audio|avc|LUT_INDEX [0])) # (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (\Audio|avc|LUT_INDEX[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ),
	.datab(!\Audio|avc|LUT_INDEX [5]),
	.datac(!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ),
	.datad(!\Audio|avc|LUT_INDEX [0]),
	.datae(!\Audio|avc|LUT_INDEX [4]),
	.dataf(!\Audio|avc|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|Ram0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Ram0~14 .extended_lut = "off";
defparam \Audio|avc|Ram0~14 .lut_mask = 64'h2101E84C21050484;
defparam \Audio|avc|Ram0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N1
dffeas \Audio|avc|mI2C_DATA[7] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(\Audio|avc|Ram0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio|avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_DATA[7] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_DATA[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N47
dffeas \Audio|avc|u0|SD[7] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|mI2C_DATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Audio|avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD[7] .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N42
cyclonev_lcell_comb \Audio|avc|u0|Mux0~6 (
// Equation(s):
// \Audio|avc|u0|Mux0~6_combout  = ( \Audio|avc|u0|SD_COUNTER [0] & ( \Audio|avc|u0|SD [7] & ( (!\Audio|avc|u0|SD_COUNTER [3] & !\Audio|avc|u0|SD [0]) ) ) ) # ( \Audio|avc|u0|SD_COUNTER [0] & ( !\Audio|avc|u0|SD [7] & ( (!\Audio|avc|u0|SD_COUNTER [3] & 
// !\Audio|avc|u0|SD [0]) ) ) ) # ( !\Audio|avc|u0|SD_COUNTER [0] & ( !\Audio|avc|u0|SD [7] & ( \Audio|avc|u0|SD_COUNTER [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|avc|u0|SD_COUNTER [3]),
	.datad(!\Audio|avc|u0|SD [0]),
	.datae(!\Audio|avc|u0|SD_COUNTER [0]),
	.dataf(!\Audio|avc|u0|SD [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|Mux0~6 .extended_lut = "off";
defparam \Audio|avc|u0|Mux0~6 .lut_mask = 64'h0F0FF0000000F000;
defparam \Audio|avc|u0|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N33
cyclonev_lcell_comb \Audio|avc|LessThan2~0 (
// Equation(s):
// \Audio|avc|LessThan2~0_combout  = ( !\Audio|avc|LUT_INDEX [5] & ( (!\Audio|avc|LUT_INDEX [4] & ((!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ) # ((!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & !\Audio|avc|LUT_INDEX[2]~DUPLICATE_q )))) ) )

	.dataa(!\Audio|avc|LUT_INDEX [4]),
	.datab(!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q ),
	.datac(!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ),
	.datad(!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Audio|avc|LUT_INDEX [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|LessThan2~0 .extended_lut = "off";
defparam \Audio|avc|LessThan2~0 .lut_mask = 64'hAA80AA8000000000;
defparam \Audio|avc|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N10
dffeas \Audio|avc|mI2C_DATA[18] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|LessThan2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Audio|avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_DATA [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_DATA[18] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_DATA[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y7_N53
dffeas \Audio|avc|u0|SD[18] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|mI2C_DATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Audio|avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD[18] .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N0
cyclonev_lcell_comb \Audio|avc|u0|Mux0~3 (
// Equation(s):
// \Audio|avc|u0|Mux0~3_combout  = ( \Audio|avc|u0|SD_COUNTER [3] & ( \Audio|avc|u0|SD_COUNTER [0] ) ) # ( !\Audio|avc|u0|SD_COUNTER [3] & ( (\Audio|avc|u0|SD_COUNTER [0] & \Audio|avc|u0|SD [18]) ) )

	.dataa(!\Audio|avc|u0|SD_COUNTER [0]),
	.datab(gnd),
	.datac(!\Audio|avc|u0|SD [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Audio|avc|u0|SD_COUNTER [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|Mux0~3 .extended_lut = "off";
defparam \Audio|avc|u0|Mux0~3 .lut_mask = 64'h0505050555555555;
defparam \Audio|avc|u0|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N30
cyclonev_lcell_comb \Audio|avc|mI2C_DATA[22]~1 (
// Equation(s):
// \Audio|avc|mI2C_DATA[22]~1_combout  = !\Audio|avc|LessThan2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|avc|LessThan2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|mI2C_DATA[22]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|mI2C_DATA[22]~1 .extended_lut = "off";
defparam \Audio|avc|mI2C_DATA[22]~1 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \Audio|avc|mI2C_DATA[22]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N32
dffeas \Audio|avc|mI2C_DATA[22] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(\Audio|avc|mI2C_DATA[22]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio|avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_DATA [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_DATA[22] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_DATA[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y7_N17
dffeas \Audio|avc|u0|SD[22] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|mI2C_DATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Audio|avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD[22] .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N18
cyclonev_lcell_comb \Audio|avc|Ram0~8 (
// Equation(s):
// \Audio|avc|Ram0~8_combout  = ( \Audio|avc|LUT_INDEX [4] & ( \Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX [5] & ((!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (\Audio|avc|LUT_INDEX[3]~DUPLICATE_q )) # (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & 
// (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & \Audio|avc|LUT_INDEX [0])))) ) ) ) # ( !\Audio|avc|LUT_INDEX [4] & ( \Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX [5] & (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ))) # 
// (\Audio|avc|LUT_INDEX [5] & (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & !\Audio|avc|LUT_INDEX [0]))) ) ) ) # ( \Audio|avc|LUT_INDEX [4] & ( !\Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX [5] & 
// (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & \Audio|avc|LUT_INDEX[3]~DUPLICATE_q )) ) ) ) # ( !\Audio|avc|LUT_INDEX [4] & ( !\Audio|avc|LUT_INDEX [1] & ( (\Audio|avc|LUT_INDEX [5] & (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & !\Audio|avc|LUT_INDEX[3]~DUPLICATE_q 
// )) ) ) )

	.dataa(!\Audio|avc|LUT_INDEX [5]),
	.datab(!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ),
	.datac(!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ),
	.datad(!\Audio|avc|LUT_INDEX [0]),
	.datae(!\Audio|avc|LUT_INDEX [4]),
	.dataf(!\Audio|avc|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|Ram0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Ram0~8 .extended_lut = "off";
defparam \Audio|avc|Ram0~8 .lut_mask = 64'h4040080842020828;
defparam \Audio|avc|Ram0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N19
dffeas \Audio|avc|mI2C_DATA[15] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(\Audio|avc|Ram0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio|avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_DATA [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_DATA[15] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_DATA[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y7_N47
dffeas \Audio|avc|u0|SD[15] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|mI2C_DATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Audio|avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD[15] .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N48
cyclonev_lcell_comb \Audio|avc|Ram0~9 (
// Equation(s):
// \Audio|avc|Ram0~9_combout  = ( \Audio|avc|LUT_INDEX [4] & ( \Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & ( (!\Audio|avc|LUT_INDEX [5] & !\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ) ) ) ) # ( !\Audio|avc|LUT_INDEX [4] & ( \Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & ( 
// (!\Audio|avc|LUT_INDEX [5] & (\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & ((\Audio|avc|LUT_INDEX [0]) # (\Audio|avc|LUT_INDEX[1]~DUPLICATE_q )))) # (\Audio|avc|LUT_INDEX [5] & (!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & 
// !\Audio|avc|LUT_INDEX [0]))) ) ) ) # ( \Audio|avc|LUT_INDEX [4] & ( !\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & ( (!\Audio|avc|LUT_INDEX [5] & (((\Audio|avc|LUT_INDEX [0]) # (\Audio|avc|LUT_INDEX[3]~DUPLICATE_q )) # (\Audio|avc|LUT_INDEX[1]~DUPLICATE_q ))) ) 
// ) ) # ( !\Audio|avc|LUT_INDEX [4] & ( !\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & ( (\Audio|avc|LUT_INDEX [5] & (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & ((!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q ) # (!\Audio|avc|LUT_INDEX [0])))) ) ) )

	.dataa(!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q ),
	.datab(!\Audio|avc|LUT_INDEX [5]),
	.datac(!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ),
	.datad(!\Audio|avc|LUT_INDEX [0]),
	.datae(!\Audio|avc|LUT_INDEX [4]),
	.dataf(!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|Ram0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Ram0~9 .extended_lut = "off";
defparam \Audio|avc|Ram0~9 .lut_mask = 64'h30204CCC240CC0C0;
defparam \Audio|avc|Ram0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N49
dffeas \Audio|avc|mI2C_DATA[14] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(\Audio|avc|Ram0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio|avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_DATA [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_DATA[14] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_DATA[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y7_N2
dffeas \Audio|avc|u0|SD[14] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|mI2C_DATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Audio|avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD[14] .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N57
cyclonev_lcell_comb \Audio|avc|u0|Mux0~4 (
// Equation(s):
// \Audio|avc|u0|Mux0~4_combout  = ( \Audio|avc|u0|SD [15] & ( \Audio|avc|u0|SD [14] & ( (!\Audio|avc|u0|SD_COUNTER [3]) # ((!\Audio|avc|u0|SD_COUNTER [0] & ((\Audio|avc|u0|SD [18]))) # (\Audio|avc|u0|SD_COUNTER [0] & (\Audio|avc|u0|SD [22]))) ) ) ) # ( 
// !\Audio|avc|u0|SD [15] & ( \Audio|avc|u0|SD [14] & ( (!\Audio|avc|u0|SD_COUNTER [0] & ((!\Audio|avc|u0|SD_COUNTER [3]) # ((\Audio|avc|u0|SD [18])))) # (\Audio|avc|u0|SD_COUNTER [0] & (\Audio|avc|u0|SD_COUNTER [3] & (\Audio|avc|u0|SD [22]))) ) ) ) # ( 
// \Audio|avc|u0|SD [15] & ( !\Audio|avc|u0|SD [14] & ( (!\Audio|avc|u0|SD_COUNTER [0] & (\Audio|avc|u0|SD_COUNTER [3] & ((\Audio|avc|u0|SD [18])))) # (\Audio|avc|u0|SD_COUNTER [0] & ((!\Audio|avc|u0|SD_COUNTER [3]) # ((\Audio|avc|u0|SD [22])))) ) ) ) # ( 
// !\Audio|avc|u0|SD [15] & ( !\Audio|avc|u0|SD [14] & ( (\Audio|avc|u0|SD_COUNTER [3] & ((!\Audio|avc|u0|SD_COUNTER [0] & ((\Audio|avc|u0|SD [18]))) # (\Audio|avc|u0|SD_COUNTER [0] & (\Audio|avc|u0|SD [22])))) ) ) )

	.dataa(!\Audio|avc|u0|SD_COUNTER [0]),
	.datab(!\Audio|avc|u0|SD_COUNTER [3]),
	.datac(!\Audio|avc|u0|SD [22]),
	.datad(!\Audio|avc|u0|SD [18]),
	.datae(!\Audio|avc|u0|SD [15]),
	.dataf(!\Audio|avc|u0|SD [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|Mux0~4 .extended_lut = "off";
defparam \Audio|avc|u0|Mux0~4 .lut_mask = 64'h0123456789ABCDEF;
defparam \Audio|avc|u0|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N48
cyclonev_lcell_comb \Audio|avc|u0|Mux0~7 (
// Equation(s):
// \Audio|avc|u0|Mux0~7_combout  = ( \Audio|avc|u0|Mux0~3_combout  & ( \Audio|avc|u0|Mux0~4_combout  & ( ((!\Audio|avc|u0|SD_COUNTER [2] & ((!\Audio|avc|u0|Mux0~6_combout ))) # (\Audio|avc|u0|SD_COUNTER [2] & (\Audio|avc|u0|Mux0~5_combout ))) # 
// (\Audio|avc|u0|SD_COUNTER [4]) ) ) ) # ( !\Audio|avc|u0|Mux0~3_combout  & ( \Audio|avc|u0|Mux0~4_combout  & ( (!\Audio|avc|u0|SD_COUNTER [2] & (((!\Audio|avc|u0|Mux0~6_combout )) # (\Audio|avc|u0|SD_COUNTER [4]))) # (\Audio|avc|u0|SD_COUNTER [2] & 
// (!\Audio|avc|u0|SD_COUNTER [4] & (\Audio|avc|u0|Mux0~5_combout ))) ) ) ) # ( \Audio|avc|u0|Mux0~3_combout  & ( !\Audio|avc|u0|Mux0~4_combout  & ( (!\Audio|avc|u0|SD_COUNTER [2] & (!\Audio|avc|u0|SD_COUNTER [4] & ((!\Audio|avc|u0|Mux0~6_combout )))) # 
// (\Audio|avc|u0|SD_COUNTER [2] & (((\Audio|avc|u0|Mux0~5_combout )) # (\Audio|avc|u0|SD_COUNTER [4]))) ) ) ) # ( !\Audio|avc|u0|Mux0~3_combout  & ( !\Audio|avc|u0|Mux0~4_combout  & ( (!\Audio|avc|u0|SD_COUNTER [4] & ((!\Audio|avc|u0|SD_COUNTER [2] & 
// ((!\Audio|avc|u0|Mux0~6_combout ))) # (\Audio|avc|u0|SD_COUNTER [2] & (\Audio|avc|u0|Mux0~5_combout )))) ) ) )

	.dataa(!\Audio|avc|u0|SD_COUNTER [2]),
	.datab(!\Audio|avc|u0|SD_COUNTER [4]),
	.datac(!\Audio|avc|u0|Mux0~5_combout ),
	.datad(!\Audio|avc|u0|Mux0~6_combout ),
	.datae(!\Audio|avc|u0|Mux0~3_combout ),
	.dataf(!\Audio|avc|u0|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|Mux0~7 .extended_lut = "off";
defparam \Audio|avc|u0|Mux0~7 .lut_mask = 64'h8C049D15AE26BF37;
defparam \Audio|avc|u0|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N0
cyclonev_lcell_comb \Audio|avc|u0|SDO~0 (
// Equation(s):
// \Audio|avc|u0|SDO~0_combout  = ( \Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q  & ( \Audio|avc|u0|SD_COUNTER [0] & ( (\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q  & ((!\Audio|avc|u0|SD_COUNTER [4]) # ((!\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q ) # 
// (\Audio|avc|u0|SD_COUNTER [1])))) ) ) ) # ( !\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q  & ( \Audio|avc|u0|SD_COUNTER [0] & ( \Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q  ) ) ) # ( \Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q  & ( !\Audio|avc|u0|SD_COUNTER [0] & ( 
// \Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q  ) ) ) # ( !\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q  & ( !\Audio|avc|u0|SD_COUNTER [0] & ( (\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q  & (((\Audio|avc|u0|SD_COUNTER [1]) # (\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q )) # 
// (\Audio|avc|u0|SD_COUNTER [4]))) ) ) )

	.dataa(!\Audio|avc|u0|SD_COUNTER [4]),
	.datab(!\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datac(!\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datad(!\Audio|avc|u0|SD_COUNTER [1]),
	.datae(!\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.dataf(!\Audio|avc|u0|SD_COUNTER [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|SDO~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|SDO~0 .extended_lut = "off";
defparam \Audio|avc|u0|SDO~0 .lut_mask = 64'h1333333333333233;
defparam \Audio|avc|u0|SDO~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N51
cyclonev_lcell_comb \Audio|avc|u0|Mux0~1 (
// Equation(s):
// \Audio|avc|u0|Mux0~1_combout  = ( \Audio|avc|u0|SD_COUNTER [3] & ( \Audio|avc|u0|SD_COUNTER [4] & ( (!\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q  & (((!\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q )))) # (\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q  & 
// ((!\Audio|avc|u0|SD_COUNTER [0] & ((!\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q ))) # (\Audio|avc|u0|SD_COUNTER [0] & (!\Audio|avc|u0|SD_COUNTER [1])))) ) ) ) # ( !\Audio|avc|u0|SD_COUNTER [3] & ( \Audio|avc|u0|SD_COUNTER [4] & ( 
// !\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q  ) ) ) # ( \Audio|avc|u0|SD_COUNTER [3] & ( !\Audio|avc|u0|SD_COUNTER [4] & ( !\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q  ) ) ) # ( !\Audio|avc|u0|SD_COUNTER [3] & ( !\Audio|avc|u0|SD_COUNTER [4] & ( 
// (!\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q ) # ((!\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q  & (!\Audio|avc|u0|SD_COUNTER [1] & !\Audio|avc|u0|SD_COUNTER [0]))) ) ) )

	.dataa(!\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datab(!\Audio|avc|u0|SD_COUNTER [1]),
	.datac(!\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datad(!\Audio|avc|u0|SD_COUNTER [0]),
	.datae(!\Audio|avc|u0|SD_COUNTER [3]),
	.dataf(!\Audio|avc|u0|SD_COUNTER [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|Mux0~1 .extended_lut = "off";
defparam \Audio|avc|u0|Mux0~1 .lut_mask = 64'hF8F0F0F0F0F0F0E4;
defparam \Audio|avc|u0|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N24
cyclonev_lcell_comb \Audio|avc|Ram0~0 (
// Equation(s):
// \Audio|avc|Ram0~0_combout  = ( \Audio|avc|LUT_INDEX [4] & ( \Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX [5] & ((!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ) # (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ))) ) ) ) # ( !\Audio|avc|LUT_INDEX [4] & ( 
// \Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX [5] & (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ))) # (\Audio|avc|LUT_INDEX [5] & (!\Audio|avc|LUT_INDEX [0] & (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  $ 
// (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q )))) ) ) ) # ( \Audio|avc|LUT_INDEX [4] & ( !\Audio|avc|LUT_INDEX [1] & ( !\Audio|avc|LUT_INDEX [5] $ (((!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & !\Audio|avc|LUT_INDEX [0])))) ) 
// ) ) # ( !\Audio|avc|LUT_INDEX [4] & ( !\Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX [5] & (((\Audio|avc|LUT_INDEX[3]~DUPLICATE_q )))) # (\Audio|avc|LUT_INDEX [5] & (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & 
// !\Audio|avc|LUT_INDEX [0]))) ) ) )

	.dataa(!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ),
	.datab(!\Audio|avc|LUT_INDEX [5]),
	.datac(!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ),
	.datad(!\Audio|avc|LUT_INDEX [0]),
	.datae(!\Audio|avc|LUT_INDEX [4]),
	.dataf(!\Audio|avc|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|Ram0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Ram0~0 .extended_lut = "off";
defparam \Audio|avc|Ram0~0 .lut_mask = 64'h1C0C6CCC1A08C4C4;
defparam \Audio|avc|Ram0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N25
dffeas \Audio|avc|mI2C_DATA[12] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(\Audio|avc|Ram0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio|avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_DATA [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_DATA[12] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_DATA[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y7_N44
dffeas \Audio|avc|u0|SD[12] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|mI2C_DATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Audio|avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD[12] .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N45
cyclonev_lcell_comb \Audio|avc|Ram0~1 (
// Equation(s):
// \Audio|avc|Ram0~1_combout  = ( \Audio|avc|LUT_INDEX [4] & ( \Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX [5] & (((!\Audio|avc|LUT_INDEX[0]~DUPLICATE_q  & \Audio|avc|LUT_INDEX[2]~DUPLICATE_q )) # (\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ))) ) ) ) # ( 
// !\Audio|avc|LUT_INDEX [4] & ( \Audio|avc|LUT_INDEX [1] & ( (\Audio|avc|LUT_INDEX [5] & ((!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & ((!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ) # (\Audio|avc|LUT_INDEX[0]~DUPLICATE_q ))) # (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & 
// ((\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ))))) ) ) ) # ( \Audio|avc|LUT_INDEX [4] & ( !\Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX[0]~DUPLICATE_q  & (\Audio|avc|LUT_INDEX [5] & 
// !\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ))) # (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (((!\Audio|avc|LUT_INDEX [5])))) ) ) ) # ( !\Audio|avc|LUT_INDEX [4] & ( !\Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (((\Audio|avc|LUT_INDEX [5] 
// & !\Audio|avc|LUT_INDEX[3]~DUPLICATE_q )))) # (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & ((!\Audio|avc|LUT_INDEX[0]~DUPLICATE_q ) # (\Audio|avc|LUT_INDEX [5])))) ) ) )

	.dataa(!\Audio|avc|LUT_INDEX[0]~DUPLICATE_q ),
	.datab(!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ),
	.datac(!\Audio|avc|LUT_INDEX [5]),
	.datad(!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ),
	.datae(!\Audio|avc|LUT_INDEX [4]),
	.dataf(!\Audio|avc|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|Ram0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Ram0~1 .extended_lut = "off";
defparam \Audio|avc|Ram0~1 .lut_mask = 64'h0C2338300C0720F0;
defparam \Audio|avc|Ram0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N47
dffeas \Audio|avc|mI2C_DATA[13] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(\Audio|avc|Ram0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio|avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_DATA [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_DATA[13] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_DATA[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N59
dffeas \Audio|avc|u0|SD[13] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|mI2C_DATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Audio|avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD[13] .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N45
cyclonev_lcell_comb \Audio|avc|u0|Mux0~10 (
// Equation(s):
// \Audio|avc|u0|Mux0~10_combout  = ( \Audio|avc|u0|SD [13] & ( !\Audio|avc|u0|SD_COUNTER [3] & ( (!\Audio|avc|u0|SD [12] & !\Audio|avc|u0|SD_COUNTER [0]) ) ) ) # ( !\Audio|avc|u0|SD [13] & ( !\Audio|avc|u0|SD_COUNTER [3] & ( (!\Audio|avc|u0|SD [12]) # 
// (\Audio|avc|u0|SD_COUNTER [0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|avc|u0|SD [12]),
	.datad(!\Audio|avc|u0|SD_COUNTER [0]),
	.datae(!\Audio|avc|u0|SD [13]),
	.dataf(!\Audio|avc|u0|SD_COUNTER [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|Mux0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|Mux0~10 .extended_lut = "off";
defparam \Audio|avc|u0|Mux0~10 .lut_mask = 64'hF0FFF00000000000;
defparam \Audio|avc|u0|Mux0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N42
cyclonev_lcell_comb \Audio|avc|Ram0~5 (
// Equation(s):
// \Audio|avc|Ram0~5_combout  = ( \Audio|avc|LUT_INDEX [4] & ( \Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX [5] & \Audio|avc|LUT_INDEX[3]~DUPLICATE_q )) ) ) ) # ( !\Audio|avc|LUT_INDEX [4] & ( 
// \Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (((!\Audio|avc|LUT_INDEX [5] & !\Audio|avc|LUT_INDEX[3]~DUPLICATE_q )))) # (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (\Audio|avc|LUT_INDEX [5] & (!\Audio|avc|LUT_INDEX [0] $ 
// (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q )))) ) ) ) # ( \Audio|avc|LUT_INDEX [4] & ( !\Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX [5] & (!\Audio|avc|LUT_INDEX [0] $ (((!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ) # (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q 
// ))))) # (\Audio|avc|LUT_INDEX [5] & (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX [0] & !\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ))) ) ) ) # ( !\Audio|avc|LUT_INDEX [4] & ( !\Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  
// & (\Audio|avc|LUT_INDEX [0] & (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  $ (!\Audio|avc|LUT_INDEX [5])))) # (\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & ((!\Audio|avc|LUT_INDEX [5])))) ) ) )

	.dataa(!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ),
	.datab(!\Audio|avc|LUT_INDEX [0]),
	.datac(!\Audio|avc|LUT_INDEX [5]),
	.datad(!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ),
	.datae(!\Audio|avc|LUT_INDEX [4]),
	.dataf(!\Audio|avc|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|Ram0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Ram0~5 .extended_lut = "off";
defparam \Audio|avc|Ram0~5 .lut_mask = 64'h12503860A10400A0;
defparam \Audio|avc|Ram0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N44
dffeas \Audio|avc|mI2C_DATA[1] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(\Audio|avc|Ram0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio|avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_DATA[1] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_DATA[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N55
dffeas \Audio|avc|u0|SD[1] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|mI2C_DATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Audio|avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD[1] .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N24
cyclonev_lcell_comb \Audio|avc|Ram0~4 (
// Equation(s):
// \Audio|avc|Ram0~4_combout  = ( \Audio|avc|LUT_INDEX [5] & ( \Audio|avc|LUT_INDEX [0] & ( (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & (\Audio|avc|LUT_INDEX [4] & !\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ))) # 
// (\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & (\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX [4] & \Audio|avc|LUT_INDEX[2]~DUPLICATE_q ))) ) ) ) # ( !\Audio|avc|LUT_INDEX [5] & ( \Audio|avc|LUT_INDEX [0] & ( (!\Audio|avc|LUT_INDEX [4] & 
// ((!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & ((\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ))) # (\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q )))) # (\Audio|avc|LUT_INDEX [4] & (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & 
// ((!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ) # (\Audio|avc|LUT_INDEX[1]~DUPLICATE_q )))) ) ) ) # ( \Audio|avc|LUT_INDEX [5] & ( !\Audio|avc|LUT_INDEX [0] & ( (!\Audio|avc|LUT_INDEX [4] & ((!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & 
// (\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & !\Audio|avc|LUT_INDEX[2]~DUPLICATE_q )) # (\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & ((\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ))))) ) ) ) # ( !\Audio|avc|LUT_INDEX [5] & ( !\Audio|avc|LUT_INDEX [0] & ( 
// (!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & ((!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ) # (!\Audio|avc|LUT_INDEX [4])))) # (\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  $ 
// (((\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ) # (\Audio|avc|LUT_INDEX [4]))))) ) ) )

	.dataa(!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ),
	.datab(!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q ),
	.datac(!\Audio|avc|LUT_INDEX [4]),
	.datad(!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ),
	.datae(!\Audio|avc|LUT_INDEX [5]),
	.dataf(!\Audio|avc|LUT_INDEX [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|Ram0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Ram0~4 .extended_lut = "off";
defparam \Audio|avc|Ram0~4 .lut_mask = 64'h21D920502BE00810;
defparam \Audio|avc|Ram0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N44
dffeas \Audio|avc|mI2C_DATA[2] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|Ram0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Audio|avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_DATA[2] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_DATA[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y7_N50
dffeas \Audio|avc|u0|SD[2] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|mI2C_DATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Audio|avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD[2] .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N39
cyclonev_lcell_comb \Audio|avc|Ram0~3 (
// Equation(s):
// \Audio|avc|Ram0~3_combout  = ( \Audio|avc|LUT_INDEX [4] & ( \Audio|avc|LUT_INDEX [1] & ( (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX [5] & ((!\Audio|avc|LUT_INDEX [0]) # (\Audio|avc|LUT_INDEX[3]~DUPLICATE_q )))) ) ) ) # ( 
// !\Audio|avc|LUT_INDEX [4] & ( \Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (((\Audio|avc|LUT_INDEX[3]~DUPLICATE_q )) # (\Audio|avc|LUT_INDEX [5]))) # (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & 
// (!\Audio|avc|LUT_INDEX [5] $ (\Audio|avc|LUT_INDEX [0])))) ) ) ) # ( \Audio|avc|LUT_INDEX [4] & ( !\Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX [5] & ((!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & ((\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ))) # 
// (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX [0])))) ) ) ) # ( !\Audio|avc|LUT_INDEX [4] & ( !\Audio|avc|LUT_INDEX [1] & ( (\Audio|avc|LUT_INDEX [5] & ((!\Audio|avc|LUT_INDEX [0] & ((!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ))) # 
// (\Audio|avc|LUT_INDEX [0] & (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & \Audio|avc|LUT_INDEX[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ),
	.datab(!\Audio|avc|LUT_INDEX [5]),
	.datac(!\Audio|avc|LUT_INDEX [0]),
	.datad(!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ),
	.datae(!\Audio|avc|LUT_INDEX [4]),
	.dataf(!\Audio|avc|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|Ram0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Ram0~3 .extended_lut = "off";
defparam \Audio|avc|Ram0~3 .lut_mask = 64'h300140C822EB4044;
defparam \Audio|avc|Ram0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N40
dffeas \Audio|avc|mI2C_DATA[8] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(\Audio|avc|Ram0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio|avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_DATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_DATA[8] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_DATA[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y7_N20
dffeas \Audio|avc|u0|SD[8] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|mI2C_DATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Audio|avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD[8] .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N30
cyclonev_lcell_comb \Audio|avc|Ram0~2 (
// Equation(s):
// \Audio|avc|Ram0~2_combout  = ( \Audio|avc|LUT_INDEX [4] & ( \Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX [5] & (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  $ (((\Audio|avc|LUT_INDEX [0]) # (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ))))) ) ) ) # ( 
// !\Audio|avc|LUT_INDEX [4] & ( \Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (((\Audio|avc|LUT_INDEX [5] & !\Audio|avc|LUT_INDEX[3]~DUPLICATE_q )) # (\Audio|avc|LUT_INDEX [0]))) # (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & 
// (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  $ (((!\Audio|avc|LUT_INDEX [0]) # (\Audio|avc|LUT_INDEX [5]))))) ) ) ) # ( \Audio|avc|LUT_INDEX [4] & ( !\Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX [5] & ((!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  $ 
// (\Audio|avc|LUT_INDEX [0])))) # (\Audio|avc|LUT_INDEX [5] & (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & \Audio|avc|LUT_INDEX [0]))) ) ) ) # ( !\Audio|avc|LUT_INDEX [4] & ( !\Audio|avc|LUT_INDEX [1] & ( 
// (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (((\Audio|avc|LUT_INDEX [0])))) # (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX [5] & (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  $ (!\Audio|avc|LUT_INDEX [0])))) ) ) )

	.dataa(!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ),
	.datab(!\Audio|avc|LUT_INDEX [5]),
	.datac(!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ),
	.datad(!\Audio|avc|LUT_INDEX [0]),
	.datae(!\Audio|avc|LUT_INDEX [4]),
	.dataf(!\Audio|avc|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|Ram0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Ram0~2 .extended_lut = "off";
defparam \Audio|avc|Ram0~2 .lut_mask = 64'h04EAC02C25EB840C;
defparam \Audio|avc|Ram0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N31
dffeas \Audio|avc|mI2C_DATA[9] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(\Audio|avc|Ram0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio|avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_DATA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_DATA[9] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_DATA[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y7_N5
dffeas \Audio|avc|u0|SD[9] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|mI2C_DATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Audio|avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD[9] .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N27
cyclonev_lcell_comb \Audio|avc|u0|Mux0~8 (
// Equation(s):
// \Audio|avc|u0|Mux0~8_combout  = ( \Audio|avc|u0|SD_COUNTER [0] & ( \Audio|avc|u0|SD_COUNTER [3] & ( \Audio|avc|u0|SD [9] ) ) ) # ( !\Audio|avc|u0|SD_COUNTER [0] & ( \Audio|avc|u0|SD_COUNTER [3] & ( \Audio|avc|u0|SD [8] ) ) ) # ( \Audio|avc|u0|SD_COUNTER 
// [0] & ( !\Audio|avc|u0|SD_COUNTER [3] & ( \Audio|avc|u0|SD [2] ) ) ) # ( !\Audio|avc|u0|SD_COUNTER [0] & ( !\Audio|avc|u0|SD_COUNTER [3] & ( \Audio|avc|u0|SD [1] ) ) )

	.dataa(!\Audio|avc|u0|SD [1]),
	.datab(!\Audio|avc|u0|SD [2]),
	.datac(!\Audio|avc|u0|SD [8]),
	.datad(!\Audio|avc|u0|SD [9]),
	.datae(!\Audio|avc|u0|SD_COUNTER [0]),
	.dataf(!\Audio|avc|u0|SD_COUNTER [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|Mux0~8 .extended_lut = "off";
defparam \Audio|avc|u0|Mux0~8 .lut_mask = 64'h555533330F0F00FF;
defparam \Audio|avc|u0|Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N12
cyclonev_lcell_comb \Audio|avc|Ram0~7 (
// Equation(s):
// \Audio|avc|Ram0~7_combout  = ( \Audio|avc|LUT_INDEX [4] & ( \Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX [5] & ((!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  $ (!\Audio|avc|LUT_INDEX [0]))) # 
// (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & \Audio|avc|LUT_INDEX [0])))) ) ) ) # ( !\Audio|avc|LUT_INDEX [4] & ( \Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & 
// (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & ((!\Audio|avc|LUT_INDEX [5]) # (\Audio|avc|LUT_INDEX [0])))) # (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (\Audio|avc|LUT_INDEX [5] & (\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ))) ) ) ) # ( \Audio|avc|LUT_INDEX [4] & ( 
// !\Audio|avc|LUT_INDEX [1] & ( (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX [5] & ((\Audio|avc|LUT_INDEX [0]) # (\Audio|avc|LUT_INDEX[3]~DUPLICATE_q )))) ) ) ) # ( !\Audio|avc|LUT_INDEX [4] & ( !\Audio|avc|LUT_INDEX [1] & ( 
// (\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & ((!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & (\Audio|avc|LUT_INDEX [5] & !\Audio|avc|LUT_INDEX [0])) # (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & ((\Audio|avc|LUT_INDEX [0]))))) ) ) )

	.dataa(!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ),
	.datab(!\Audio|avc|LUT_INDEX [5]),
	.datac(!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ),
	.datad(!\Audio|avc|LUT_INDEX [0]),
	.datae(!\Audio|avc|LUT_INDEX [4]),
	.dataf(!\Audio|avc|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|Ram0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Ram0~7 .extended_lut = "off";
defparam \Audio|avc|Ram0~7 .lut_mask = 64'h0205088881A10884;
defparam \Audio|avc|Ram0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N14
dffeas \Audio|avc|mI2C_DATA[5] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(\Audio|avc|Ram0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio|avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_DATA[5] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_DATA[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y7_N14
dffeas \Audio|avc|u0|SD[5] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|mI2C_DATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Audio|avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD[5] .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N39
cyclonev_lcell_comb \Audio|avc|Ram0~6 (
// Equation(s):
// \Audio|avc|Ram0~6_combout  = ( \Audio|avc|LUT_INDEX [5] & ( \Audio|avc|LUT_INDEX [0] & ( (!\Audio|avc|LUT_INDEX [4] & (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  $ (((!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q ) # (\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ))))) ) ) ) # ( 
// !\Audio|avc|LUT_INDEX [5] & ( \Audio|avc|LUT_INDEX [0] & ( (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & (\Audio|avc|LUT_INDEX[1]~DUPLICATE_q )) # (\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & 
// (!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  $ (!\Audio|avc|LUT_INDEX [4])))) ) ) ) # ( \Audio|avc|LUT_INDEX [5] & ( !\Audio|avc|LUT_INDEX [0] & ( (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & 
// (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & \Audio|avc|LUT_INDEX [4]))) # (\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & (!\Audio|avc|LUT_INDEX [4] & (!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  $ (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q )))) ) ) ) # ( !\Audio|avc|LUT_INDEX 
// [5] & ( !\Audio|avc|LUT_INDEX [0] & ( (!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q  & ((!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & (\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & \Audio|avc|LUT_INDEX [4])) # (\Audio|avc|LUT_INDEX[1]~DUPLICATE_q  & 
// (!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q  & !\Audio|avc|LUT_INDEX [4])))) ) ) )

	.dataa(!\Audio|avc|LUT_INDEX[3]~DUPLICATE_q ),
	.datab(!\Audio|avc|LUT_INDEX[1]~DUPLICATE_q ),
	.datac(!\Audio|avc|LUT_INDEX[2]~DUPLICATE_q ),
	.datad(!\Audio|avc|LUT_INDEX [4]),
	.datae(!\Audio|avc|LUT_INDEX [5]),
	.dataf(!\Audio|avc|LUT_INDEX [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|Ram0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|Ram0~6 .extended_lut = "off";
defparam \Audio|avc|Ram0~6 .lut_mask = 64'h2008418032622D00;
defparam \Audio|avc|Ram0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N8
dffeas \Audio|avc|mI2C_DATA[6] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|Ram0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Audio|avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|mI2C_DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|mI2C_DATA[6] .is_wysiwyg = "true";
defparam \Audio|avc|mI2C_DATA[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y7_N37
dffeas \Audio|avc|u0|SD[6] (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|mI2C_DATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Audio|avc|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SD [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SD[6] .is_wysiwyg = "true";
defparam \Audio|avc|u0|SD[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N54
cyclonev_lcell_comb \Audio|avc|u0|Mux0~9 (
// Equation(s):
// \Audio|avc|u0|Mux0~9_combout  = ( \Audio|avc|u0|SD [18] & ( \Audio|avc|u0|SD [6] & ( (!\Audio|avc|u0|SD_COUNTER [3] & (\Audio|avc|u0|SD_COUNTER [4])) # (\Audio|avc|u0|SD_COUNTER [3] & (((!\Audio|avc|u0|SD_COUNTER [4] & \Audio|avc|u0|SD [5])) # 
// (\Audio|avc|u0|SD_COUNTER [0]))) ) ) ) # ( !\Audio|avc|u0|SD [18] & ( \Audio|avc|u0|SD [6] & ( (!\Audio|avc|u0|SD_COUNTER [4] & (\Audio|avc|u0|SD_COUNTER [3] & ((\Audio|avc|u0|SD [5]) # (\Audio|avc|u0|SD_COUNTER [0])))) # (\Audio|avc|u0|SD_COUNTER [4] & 
// (!\Audio|avc|u0|SD_COUNTER [3])) ) ) ) # ( \Audio|avc|u0|SD [18] & ( !\Audio|avc|u0|SD [6] & ( (!\Audio|avc|u0|SD_COUNTER [4] & (\Audio|avc|u0|SD_COUNTER [3] & (!\Audio|avc|u0|SD_COUNTER [0] & \Audio|avc|u0|SD [5]))) # (\Audio|avc|u0|SD_COUNTER [4] & 
// ((!\Audio|avc|u0|SD_COUNTER [3]) # ((\Audio|avc|u0|SD_COUNTER [0])))) ) ) ) # ( !\Audio|avc|u0|SD [18] & ( !\Audio|avc|u0|SD [6] & ( (!\Audio|avc|u0|SD_COUNTER [4] & (\Audio|avc|u0|SD_COUNTER [3] & (!\Audio|avc|u0|SD_COUNTER [0] & \Audio|avc|u0|SD [5]))) 
// # (\Audio|avc|u0|SD_COUNTER [4] & (!\Audio|avc|u0|SD_COUNTER [3])) ) ) )

	.dataa(!\Audio|avc|u0|SD_COUNTER [4]),
	.datab(!\Audio|avc|u0|SD_COUNTER [3]),
	.datac(!\Audio|avc|u0|SD_COUNTER [0]),
	.datad(!\Audio|avc|u0|SD [5]),
	.datae(!\Audio|avc|u0|SD [18]),
	.dataf(!\Audio|avc|u0|SD [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|Mux0~9 .extended_lut = "off";
defparam \Audio|avc|u0|Mux0~9 .lut_mask = 64'h4464456546664767;
defparam \Audio|avc|u0|Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N15
cyclonev_lcell_comb \Audio|avc|u0|Mux0~2 (
// Equation(s):
// \Audio|avc|u0|Mux0~2_combout  = ( \Audio|avc|u0|Mux0~8_combout  & ( \Audio|avc|u0|Mux0~9_combout  & ( (!\Audio|avc|u0|SD_COUNTER [2] & (!\Audio|avc|u0|Mux0~10_combout )) # (\Audio|avc|u0|SD_COUNTER [2] & (((!\Audio|avc|u0|SD_COUNTER [4]) # 
// (!\Audio|avc|u0|SD_COUNTER [0])))) ) ) ) # ( !\Audio|avc|u0|Mux0~8_combout  & ( \Audio|avc|u0|Mux0~9_combout  & ( (!\Audio|avc|u0|SD_COUNTER [2] & (!\Audio|avc|u0|Mux0~10_combout )) # (\Audio|avc|u0|SD_COUNTER [2] & (((\Audio|avc|u0|SD_COUNTER [4] & 
// !\Audio|avc|u0|SD_COUNTER [0])))) ) ) ) # ( \Audio|avc|u0|Mux0~8_combout  & ( !\Audio|avc|u0|Mux0~9_combout  & ( (\Audio|avc|u0|SD_COUNTER [2] & !\Audio|avc|u0|SD_COUNTER [4]) ) ) )

	.dataa(!\Audio|avc|u0|SD_COUNTER [2]),
	.datab(!\Audio|avc|u0|Mux0~10_combout ),
	.datac(!\Audio|avc|u0|SD_COUNTER [4]),
	.datad(!\Audio|avc|u0|SD_COUNTER [0]),
	.datae(!\Audio|avc|u0|Mux0~8_combout ),
	.dataf(!\Audio|avc|u0|Mux0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|Mux0~2 .extended_lut = "off";
defparam \Audio|avc|u0|Mux0~2 .lut_mask = 64'h000050508D88DDD8;
defparam \Audio|avc|u0|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N24
cyclonev_lcell_comb \Audio|avc|u0|SDO~1 (
// Equation(s):
// \Audio|avc|u0|SDO~1_combout  = ( !\Audio|avc|u0|SD_COUNTER[1]~DUPLICATE_q  & ( (!\Audio|avc|u0|SDO~0_combout  & (\Audio|avc|u0|SDO~q  & (((\Audio|avc|u0|Mux0~1_combout ))))) # (\Audio|avc|u0|SDO~0_combout  & ((!\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q ) # 
// ((!\Audio|avc|u0|Mux0~2_combout ) # ((\Audio|avc|u0|SDO~q  & \Audio|avc|u0|Mux0~1_combout ))))) ) ) # ( \Audio|avc|u0|SD_COUNTER[1]~DUPLICATE_q  & ( (!\Audio|avc|u0|SDO~0_combout  & (\Audio|avc|u0|SDO~q  & (((\Audio|avc|u0|Mux0~1_combout ))))) # 
// (\Audio|avc|u0|SDO~0_combout  & ((!\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q ) # ((!\Audio|avc|u0|Mux0~7_combout ) # ((\Audio|avc|u0|SDO~q  & \Audio|avc|u0|Mux0~1_combout ))))) ) )

	.dataa(!\Audio|avc|u0|SDO~q ),
	.datab(!\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datac(!\Audio|avc|u0|Mux0~7_combout ),
	.datad(!\Audio|avc|u0|SDO~0_combout ),
	.datae(!\Audio|avc|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.dataf(!\Audio|avc|u0|Mux0~1_combout ),
	.datag(!\Audio|avc|u0|Mux0~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|SDO~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|SDO~1 .extended_lut = "on";
defparam \Audio|avc|u0|SDO~1 .lut_mask = 64'h00FC00FC55FD55FD;
defparam \Audio|avc|u0|SDO~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y7_N26
dffeas \Audio|avc|u0|SDO (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(\Audio|avc|u0|SDO~1_combout ),
	.asdata(vcc),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SDO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SDO .is_wysiwyg = "true";
defparam \Audio|avc|u0|SDO .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N0
cyclonev_lcell_comb \r0|Add1~45 (
// Equation(s):
// \r0|Add1~45_sumout  = SUM(( \r0|echo_length [0] ) + ( VCC ) + ( !VCC ))
// \r0|Add1~46  = CARRY(( \r0|echo_length [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|echo_length [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add1~45_sumout ),
	.cout(\r0|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add1~45 .extended_lut = "off";
defparam \r0|Add1~45 .lut_mask = 64'h0000000000000F0F;
defparam \r0|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N33
cyclonev_lcell_comb \r0|Equal1~1 (
// Equation(s):
// \r0|Equal1~1_combout  = ( !\r0|echo_length [0] & ( \r0|echo_length [6] & ( (\r0|echo_length [2] & (!\r0|echo_length [5] & \r0|echo_length [4])) ) ) )

	.dataa(!\r0|echo_length [2]),
	.datab(!\r0|echo_length [5]),
	.datac(!\r0|echo_length [4]),
	.datad(gnd),
	.datae(!\r0|echo_length [0]),
	.dataf(!\r0|echo_length [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|Equal1~1 .extended_lut = "off";
defparam \r0|Equal1~1 .lut_mask = 64'h0000000004040000;
defparam \r0|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N57
cyclonev_lcell_comb \r0|Equal1~0 (
// Equation(s):
// \r0|Equal1~0_combout  = ( \r0|echo_length [11] & ( !\r0|echo_length [10] ) )

	.dataa(!\r0|echo_length [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r0|echo_length [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|Equal1~0 .extended_lut = "off";
defparam \r0|Equal1~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \r0|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N42
cyclonev_lcell_comb \r0|Equal1~2 (
// Equation(s):
// \r0|Equal1~2_combout  = ( !\r0|echo_length [7] & ( (\r0|echo_length [8] & (\r0|echo_length [9] & (!\r0|echo_length [3] & \r0|Equal1~0_combout ))) ) )

	.dataa(!\r0|echo_length [8]),
	.datab(!\r0|echo_length [9]),
	.datac(!\r0|echo_length [3]),
	.datad(!\r0|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\r0|echo_length [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|Equal1~2 .extended_lut = "off";
defparam \r0|Equal1~2 .lut_mask = 64'h0010001000000000;
defparam \r0|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N42
cyclonev_lcell_comb \r0|echo_length[4]~0 (
// Equation(s):
// \r0|echo_length[4]~0_combout  = ( \r0|Equal1~1_combout  & ( \r0|Equal1~2_combout  & ( (!\r0|echo_length [1]) # ((!\SW[8]~input_o ) # (\r0|trig~q )) ) ) ) # ( !\r0|Equal1~1_combout  & ( \r0|Equal1~2_combout  & ( (!\SW[8]~input_o ) # (\r0|trig~q ) ) ) ) # ( 
// \r0|Equal1~1_combout  & ( !\r0|Equal1~2_combout  & ( (!\SW[8]~input_o ) # (\r0|trig~q ) ) ) ) # ( !\r0|Equal1~1_combout  & ( !\r0|Equal1~2_combout  & ( (!\SW[8]~input_o ) # (\r0|trig~q ) ) ) )

	.dataa(!\r0|echo_length [1]),
	.datab(!\SW[8]~input_o ),
	.datac(!\r0|trig~q ),
	.datad(gnd),
	.datae(!\r0|Equal1~1_combout ),
	.dataf(!\r0|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|echo_length[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|echo_length[4]~0 .extended_lut = "off";
defparam \r0|echo_length[4]~0 .lut_mask = 64'hCFCFCFCFCFCFEFEF;
defparam \r0|echo_length[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y5_N2
dffeas \r0|echo_length[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|echo_length[4]~0_combout ),
	.sload(gnd),
	.ena(\r0|echo_length[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|echo_length [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|echo_length[0] .is_wysiwyg = "true";
defparam \r0|echo_length[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N3
cyclonev_lcell_comb \r0|Add1~41 (
// Equation(s):
// \r0|Add1~41_sumout  = SUM(( \r0|echo_length [1] ) + ( GND ) + ( \r0|Add1~46  ))
// \r0|Add1~42  = CARRY(( \r0|echo_length [1] ) + ( GND ) + ( \r0|Add1~46  ))

	.dataa(!\r0|echo_length [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add1~41_sumout ),
	.cout(\r0|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add1~41 .extended_lut = "off";
defparam \r0|Add1~41 .lut_mask = 64'h0000FFFF00005555;
defparam \r0|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y5_N5
dffeas \r0|echo_length[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|echo_length[4]~0_combout ),
	.sload(gnd),
	.ena(\r0|echo_length[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|echo_length [1]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|echo_length[1] .is_wysiwyg = "true";
defparam \r0|echo_length[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N6
cyclonev_lcell_comb \r0|Add1~37 (
// Equation(s):
// \r0|Add1~37_sumout  = SUM(( \r0|echo_length [2] ) + ( GND ) + ( \r0|Add1~42  ))
// \r0|Add1~38  = CARRY(( \r0|echo_length [2] ) + ( GND ) + ( \r0|Add1~42  ))

	.dataa(gnd),
	.datab(!\r0|echo_length [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add1~37_sumout ),
	.cout(\r0|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add1~37 .extended_lut = "off";
defparam \r0|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \r0|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y5_N8
dffeas \r0|echo_length[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|echo_length[4]~0_combout ),
	.sload(gnd),
	.ena(\r0|echo_length[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|echo_length [2]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|echo_length[2] .is_wysiwyg = "true";
defparam \r0|echo_length[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N9
cyclonev_lcell_comb \r0|Add1~13 (
// Equation(s):
// \r0|Add1~13_sumout  = SUM(( \r0|echo_length [3] ) + ( GND ) + ( \r0|Add1~38  ))
// \r0|Add1~14  = CARRY(( \r0|echo_length [3] ) + ( GND ) + ( \r0|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|echo_length [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add1~13_sumout ),
	.cout(\r0|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add1~13 .extended_lut = "off";
defparam \r0|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y5_N11
dffeas \r0|echo_length[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|echo_length[4]~0_combout ),
	.sload(gnd),
	.ena(\r0|echo_length[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|echo_length [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|echo_length[3] .is_wysiwyg = "true";
defparam \r0|echo_length[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N12
cyclonev_lcell_comb \r0|Add1~17 (
// Equation(s):
// \r0|Add1~17_sumout  = SUM(( \r0|echo_length [4] ) + ( GND ) + ( \r0|Add1~14  ))
// \r0|Add1~18  = CARRY(( \r0|echo_length [4] ) + ( GND ) + ( \r0|Add1~14  ))

	.dataa(gnd),
	.datab(!\r0|echo_length [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add1~17_sumout ),
	.cout(\r0|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add1~17 .extended_lut = "off";
defparam \r0|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \r0|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y5_N14
dffeas \r0|echo_length[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|echo_length[4]~0_combout ),
	.sload(gnd),
	.ena(\r0|echo_length[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|echo_length [4]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|echo_length[4] .is_wysiwyg = "true";
defparam \r0|echo_length[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N15
cyclonev_lcell_comb \r0|Add1~21 (
// Equation(s):
// \r0|Add1~21_sumout  = SUM(( \r0|echo_length [5] ) + ( GND ) + ( \r0|Add1~18  ))
// \r0|Add1~22  = CARRY(( \r0|echo_length [5] ) + ( GND ) + ( \r0|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|echo_length [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add1~21_sumout ),
	.cout(\r0|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add1~21 .extended_lut = "off";
defparam \r0|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y5_N17
dffeas \r0|echo_length[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|echo_length[4]~0_combout ),
	.sload(gnd),
	.ena(\r0|echo_length[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|echo_length [5]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|echo_length[5] .is_wysiwyg = "true";
defparam \r0|echo_length[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N18
cyclonev_lcell_comb \r0|Add1~9 (
// Equation(s):
// \r0|Add1~9_sumout  = SUM(( \r0|echo_length [6] ) + ( GND ) + ( \r0|Add1~22  ))
// \r0|Add1~10  = CARRY(( \r0|echo_length [6] ) + ( GND ) + ( \r0|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|echo_length [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add1~9_sumout ),
	.cout(\r0|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add1~9 .extended_lut = "off";
defparam \r0|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y5_N20
dffeas \r0|echo_length[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|echo_length[4]~0_combout ),
	.sload(gnd),
	.ena(\r0|echo_length[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|echo_length [6]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|echo_length[6] .is_wysiwyg = "true";
defparam \r0|echo_length[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N21
cyclonev_lcell_comb \r0|Add1~5 (
// Equation(s):
// \r0|Add1~5_sumout  = SUM(( \r0|echo_length [7] ) + ( GND ) + ( \r0|Add1~10  ))
// \r0|Add1~6  = CARRY(( \r0|echo_length [7] ) + ( GND ) + ( \r0|Add1~10  ))

	.dataa(!\r0|echo_length [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add1~5_sumout ),
	.cout(\r0|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add1~5 .extended_lut = "off";
defparam \r0|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \r0|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y5_N23
dffeas \r0|echo_length[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|echo_length[4]~0_combout ),
	.sload(gnd),
	.ena(\r0|echo_length[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|echo_length [7]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|echo_length[7] .is_wysiwyg = "true";
defparam \r0|echo_length[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N24
cyclonev_lcell_comb \r0|Add1~29 (
// Equation(s):
// \r0|Add1~29_sumout  = SUM(( \r0|echo_length [8] ) + ( GND ) + ( \r0|Add1~6  ))
// \r0|Add1~30  = CARRY(( \r0|echo_length [8] ) + ( GND ) + ( \r0|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|echo_length [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add1~29_sumout ),
	.cout(\r0|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add1~29 .extended_lut = "off";
defparam \r0|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \r0|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y5_N26
dffeas \r0|echo_length[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|echo_length[4]~0_combout ),
	.sload(gnd),
	.ena(\r0|echo_length[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|echo_length [8]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|echo_length[8] .is_wysiwyg = "true";
defparam \r0|echo_length[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N27
cyclonev_lcell_comb \r0|Add1~25 (
// Equation(s):
// \r0|Add1~25_sumout  = SUM(( \r0|echo_length [9] ) + ( GND ) + ( \r0|Add1~30  ))
// \r0|Add1~26  = CARRY(( \r0|echo_length [9] ) + ( GND ) + ( \r0|Add1~30  ))

	.dataa(!\r0|echo_length [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add1~25_sumout ),
	.cout(\r0|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add1~25 .extended_lut = "off";
defparam \r0|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \r0|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y5_N29
dffeas \r0|echo_length[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|echo_length[4]~0_combout ),
	.sload(gnd),
	.ena(\r0|echo_length[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|echo_length [9]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|echo_length[9] .is_wysiwyg = "true";
defparam \r0|echo_length[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N30
cyclonev_lcell_comb \r0|Add1~1 (
// Equation(s):
// \r0|Add1~1_sumout  = SUM(( \r0|echo_length [10] ) + ( GND ) + ( \r0|Add1~26  ))
// \r0|Add1~2  = CARRY(( \r0|echo_length [10] ) + ( GND ) + ( \r0|Add1~26  ))

	.dataa(gnd),
	.datab(!\r0|echo_length [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add1~1_sumout ),
	.cout(\r0|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \r0|Add1~1 .extended_lut = "off";
defparam \r0|Add1~1 .lut_mask = 64'h0000FFFF00003333;
defparam \r0|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y5_N32
dffeas \r0|echo_length[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|echo_length[4]~0_combout ),
	.sload(gnd),
	.ena(\r0|echo_length[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|echo_length [10]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|echo_length[10] .is_wysiwyg = "true";
defparam \r0|echo_length[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N33
cyclonev_lcell_comb \r0|Add1~33 (
// Equation(s):
// \r0|Add1~33_sumout  = SUM(( \r0|echo_length [11] ) + ( GND ) + ( \r0|Add1~2  ))

	.dataa(!\r0|echo_length [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\r0|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\r0|Add1~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|Add1~33 .extended_lut = "off";
defparam \r0|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \r0|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y5_N35
dffeas \r0|echo_length[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r0|echo_length[4]~0_combout ),
	.sload(gnd),
	.ena(\r0|echo_length[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|echo_length [11]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|echo_length[11] .is_wysiwyg = "true";
defparam \r0|echo_length[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N45
cyclonev_lcell_comb \r0|LessThan24~0 (
// Equation(s):
// \r0|LessThan24~0_combout  = ( !\r0|echo_length [2] & ( !\r0|echo_length [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\r0|echo_length [1]),
	.datae(gnd),
	.dataf(!\r0|echo_length [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan24~0 .extended_lut = "off";
defparam \r0|LessThan24~0 .lut_mask = 64'hFF00FF0000000000;
defparam \r0|LessThan24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N48
cyclonev_lcell_comb \r0|LessThan24~2 (
// Equation(s):
// \r0|LessThan24~2_combout  = ( \r0|echo_length [5] & ( (!\r0|echo_length [8] & !\r0|echo_length [9]) ) ) # ( !\r0|echo_length [5] & ( (!\r0|echo_length [9] & ((!\r0|echo_length [8]) # ((!\r0|echo_length [6] & !\r0|echo_length [7])))) ) )

	.dataa(!\r0|echo_length [6]),
	.datab(!\r0|echo_length [7]),
	.datac(!\r0|echo_length [8]),
	.datad(!\r0|echo_length [9]),
	.datae(gnd),
	.dataf(!\r0|echo_length [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan24~2 .extended_lut = "off";
defparam \r0|LessThan24~2 .lut_mask = 64'hF800F800F000F000;
defparam \r0|LessThan24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N3
cyclonev_lcell_comb \r0|LessThan24~1 (
// Equation(s):
// \r0|LessThan24~1_combout  = ( !\r0|echo_length [7] & ( (!\r0|echo_length [3] & (!\r0|echo_length [4] & (!\r0|echo_length [9] & !\r0|echo_length [6]))) ) )

	.dataa(!\r0|echo_length [3]),
	.datab(!\r0|echo_length [4]),
	.datac(!\r0|echo_length [9]),
	.datad(!\r0|echo_length [6]),
	.datae(gnd),
	.dataf(!\r0|echo_length [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan24~1 .extended_lut = "off";
defparam \r0|LessThan24~1 .lut_mask = 64'h8000800000000000;
defparam \r0|LessThan24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N6
cyclonev_lcell_comb \r0|distance_temp_mm~0 (
// Equation(s):
// \r0|distance_temp_mm~0_combout  = ( !\r0|echo_length [10] & ( ((\r0|LessThan24~0_combout  & \r0|LessThan24~1_combout )) # (\r0|LessThan24~2_combout ) ) )

	.dataa(!\r0|LessThan24~0_combout ),
	.datab(!\r0|LessThan24~2_combout ),
	.datac(!\r0|LessThan24~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r0|echo_length [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_mm~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_mm~0 .extended_lut = "off";
defparam \r0|distance_temp_mm~0 .lut_mask = 64'h3737373700000000;
defparam \r0|distance_temp_mm~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N27
cyclonev_lcell_comb \r0|distance_temp_mm~10 (
// Equation(s):
// \r0|distance_temp_mm~10_combout  = ( !\r0|trig~q  & ( (\SW[8]~input_o  & ((!\r0|distance_temp_mm~0_combout ) # (\r0|echo_length [11]))) ) )

	.dataa(!\r0|echo_length [11]),
	.datab(gnd),
	.datac(!\SW[8]~input_o ),
	.datad(!\r0|distance_temp_mm~0_combout ),
	.datae(gnd),
	.dataf(!\r0|trig~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_mm~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_mm~10 .extended_lut = "off";
defparam \r0|distance_temp_mm~10 .lut_mask = 64'h0F050F0500000000;
defparam \r0|distance_temp_mm~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N39
cyclonev_lcell_comb \r0|LessThan24~3 (
// Equation(s):
// \r0|LessThan24~3_combout  = ( !\r0|echo_length [7] & ( !\r0|echo_length [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|echo_length [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r0|echo_length [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan24~3 .extended_lut = "off";
defparam \r0|LessThan24~3 .lut_mask = 64'hF0F0F0F000000000;
defparam \r0|LessThan24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N9
cyclonev_lcell_comb \r0|LessThan40~0 (
// Equation(s):
// \r0|LessThan40~0_combout  = ( \r0|echo_length [4] & ( (\r0|echo_length [5] & (((\r0|echo_length [3]) # (\r0|echo_length [2])) # (\r0|echo_length [1]))) ) )

	.dataa(!\r0|echo_length [1]),
	.datab(!\r0|echo_length [2]),
	.datac(!\r0|echo_length [5]),
	.datad(!\r0|echo_length [3]),
	.datae(gnd),
	.dataf(!\r0|echo_length [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan40~0 .extended_lut = "off";
defparam \r0|LessThan40~0 .lut_mask = 64'h00000000070F070F;
defparam \r0|LessThan40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N51
cyclonev_lcell_comb \r0|distance_temp_mm[1]~2 (
// Equation(s):
// \r0|distance_temp_mm[1]~2_combout  = ( \r0|echo_length [8] & ( (!\r0|echo_length [9] & \r0|Equal1~0_combout ) ) ) # ( !\r0|echo_length [8] & ( (\r0|Equal1~0_combout  & ((!\r0|echo_length [9]) # ((\r0|LessThan24~3_combout  & !\r0|LessThan40~0_combout )))) 
// ) )

	.dataa(!\r0|echo_length [9]),
	.datab(!\r0|Equal1~0_combout ),
	.datac(!\r0|LessThan24~3_combout ),
	.datad(!\r0|LessThan40~0_combout ),
	.datae(gnd),
	.dataf(!\r0|echo_length [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_mm[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_mm[1]~2 .extended_lut = "off";
defparam \r0|distance_temp_mm[1]~2 .lut_mask = 64'h2322232222222222;
defparam \r0|distance_temp_mm[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N12
cyclonev_lcell_comb \r0|LessThan32~0 (
// Equation(s):
// \r0|LessThan32~0_combout  = ( !\r0|echo_length [3] & ( \r0|echo_length [2] & ( (!\r0|echo_length [6] & (!\r0|echo_length [9] & !\r0|echo_length [4])) ) ) ) # ( \r0|echo_length [3] & ( !\r0|echo_length [2] & ( (!\r0|echo_length [6] & (!\r0|echo_length [9] 
// & (!\r0|echo_length [1] & !\r0|echo_length [4]))) ) ) ) # ( !\r0|echo_length [3] & ( !\r0|echo_length [2] & ( (!\r0|echo_length [6] & (!\r0|echo_length [9] & !\r0|echo_length [4])) ) ) )

	.dataa(!\r0|echo_length [6]),
	.datab(!\r0|echo_length [9]),
	.datac(!\r0|echo_length [1]),
	.datad(!\r0|echo_length [4]),
	.datae(!\r0|echo_length [3]),
	.dataf(!\r0|echo_length [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan32~0 .extended_lut = "off";
defparam \r0|LessThan32~0 .lut_mask = 64'h8800800088000000;
defparam \r0|LessThan32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N30
cyclonev_lcell_comb \r0|LessThan36~1 (
// Equation(s):
// \r0|LessThan36~1_combout  = ( \r0|echo_length [7] & ( (\r0|echo_length [8] & (\r0|echo_length [5] & (\r0|echo_length [9] & \r0|echo_length [6]))) ) )

	.dataa(!\r0|echo_length [8]),
	.datab(!\r0|echo_length [5]),
	.datac(!\r0|echo_length [9]),
	.datad(!\r0|echo_length [6]),
	.datae(gnd),
	.dataf(!\r0|echo_length [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan36~1 .extended_lut = "off";
defparam \r0|LessThan36~1 .lut_mask = 64'h0000000000010001;
defparam \r0|LessThan36~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N33
cyclonev_lcell_comb \r0|LessThan32~1 (
// Equation(s):
// \r0|LessThan32~1_combout  = ( \r0|echo_length [7] & ( (!\r0|echo_length [9] & ((!\r0|echo_length [8]) # ((!\r0|echo_length [5] & !\r0|echo_length [6])))) ) ) # ( !\r0|echo_length [7] & ( !\r0|echo_length [9] ) )

	.dataa(!\r0|echo_length [8]),
	.datab(!\r0|echo_length [5]),
	.datac(!\r0|echo_length [9]),
	.datad(!\r0|echo_length [6]),
	.datae(gnd),
	.dataf(!\r0|echo_length [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan32~1 .extended_lut = "off";
defparam \r0|LessThan32~1 .lut_mask = 64'hF0F0F0F0E0A0E0A0;
defparam \r0|LessThan32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N6
cyclonev_lcell_comb \r0|LessThan36~0 (
// Equation(s):
// \r0|LessThan36~0_combout  = ( !\r0|echo_length [4] & ( (!\r0|echo_length [1]) # ((!\r0|echo_length [2]) # (!\r0|echo_length [3])) ) )

	.dataa(!\r0|echo_length [1]),
	.datab(!\r0|echo_length [2]),
	.datac(!\r0|echo_length [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r0|echo_length [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan36~0 .extended_lut = "off";
defparam \r0|LessThan36~0 .lut_mask = 64'hFEFEFEFE00000000;
defparam \r0|LessThan36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N36
cyclonev_lcell_comb \r0|distance_temp_mm[1]~1 (
// Equation(s):
// \r0|distance_temp_mm[1]~1_combout  = ( \r0|LessThan36~0_combout  & ( \r0|echo_length [10] & ( (!\r0|echo_length [11] & (!\r0|LessThan32~0_combout  & !\r0|LessThan32~1_combout )) ) ) ) # ( !\r0|LessThan36~0_combout  & ( \r0|echo_length [10] & ( 
// (!\r0|echo_length [11] & (((!\r0|LessThan32~0_combout  & !\r0|LessThan32~1_combout )) # (\r0|LessThan36~1_combout ))) ) ) )

	.dataa(!\r0|echo_length [11]),
	.datab(!\r0|LessThan32~0_combout ),
	.datac(!\r0|LessThan36~1_combout ),
	.datad(!\r0|LessThan32~1_combout ),
	.datae(!\r0|LessThan36~0_combout ),
	.dataf(!\r0|echo_length [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_mm[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_mm[1]~1 .extended_lut = "off";
defparam \r0|distance_temp_mm[1]~1 .lut_mask = 64'h000000008A0A8800;
defparam \r0|distance_temp_mm[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N51
cyclonev_lcell_comb \r0|LessThan30~0 (
// Equation(s):
// \r0|LessThan30~0_combout  = ( \r0|echo_length [4] & ( \r0|echo_length [7] ) ) # ( !\r0|echo_length [4] & ( (\r0|echo_length [7] & (((\r0|echo_length [3]) # (\r0|echo_length [5])) # (\r0|echo_length [6]))) ) )

	.dataa(!\r0|echo_length [6]),
	.datab(!\r0|echo_length [7]),
	.datac(!\r0|echo_length [5]),
	.datad(!\r0|echo_length [3]),
	.datae(gnd),
	.dataf(!\r0|echo_length [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan30~0 .extended_lut = "off";
defparam \r0|LessThan30~0 .lut_mask = 64'h1333133333333333;
defparam \r0|LessThan30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N48
cyclonev_lcell_comb \r0|LessThan30~1 (
// Equation(s):
// \r0|LessThan30~1_combout  = ( \r0|echo_length [10] & ( ((\r0|echo_length [8]) # (\r0|LessThan30~0_combout )) # (\r0|echo_length [9]) ) )

	.dataa(!\r0|echo_length [9]),
	.datab(gnd),
	.datac(!\r0|LessThan30~0_combout ),
	.datad(!\r0|echo_length [8]),
	.datae(gnd),
	.dataf(!\r0|echo_length [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan30~1 .extended_lut = "off";
defparam \r0|LessThan30~1 .lut_mask = 64'h000000005FFF5FFF;
defparam \r0|LessThan30~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N36
cyclonev_lcell_comb \r0|LessThan26~1 (
// Equation(s):
// \r0|LessThan26~1_combout  = ( \r0|echo_length [6] & ( \r0|echo_length [9] ) ) # ( !\r0|echo_length [6] & ( (\r0|echo_length [9] & ((\r0|echo_length [7]) # (\r0|echo_length [8]))) ) )

	.dataa(!\r0|echo_length [8]),
	.datab(gnd),
	.datac(!\r0|echo_length [9]),
	.datad(!\r0|echo_length [7]),
	.datae(gnd),
	.dataf(!\r0|echo_length [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan26~1 .extended_lut = "off";
defparam \r0|LessThan26~1 .lut_mask = 64'h050F050F0F0F0F0F;
defparam \r0|LessThan26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N18
cyclonev_lcell_comb \r0|LessThan26~0 (
// Equation(s):
// \r0|LessThan26~0_combout  = ( !\r0|echo_length [3] & ( !\r0|echo_length [7] & ( (!\r0|echo_length [2] & (!\r0|echo_length [5] & (!\r0|echo_length [8] & !\r0|echo_length [4]))) ) ) )

	.dataa(!\r0|echo_length [2]),
	.datab(!\r0|echo_length [5]),
	.datac(!\r0|echo_length [8]),
	.datad(!\r0|echo_length [4]),
	.datae(!\r0|echo_length [3]),
	.dataf(!\r0|echo_length [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan26~0 .extended_lut = "off";
defparam \r0|LessThan26~0 .lut_mask = 64'h8000000000000000;
defparam \r0|LessThan26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N39
cyclonev_lcell_comb \r0|LessThan26~2 (
// Equation(s):
// \r0|LessThan26~2_combout  = ( !\r0|echo_length [10] & ( (!\r0|LessThan26~1_combout ) # (\r0|LessThan26~0_combout ) ) )

	.dataa(gnd),
	.datab(!\r0|LessThan26~1_combout ),
	.datac(!\r0|LessThan26~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r0|echo_length [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan26~2 .extended_lut = "off";
defparam \r0|LessThan26~2 .lut_mask = 64'hCFCFCFCF00000000;
defparam \r0|LessThan26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N12
cyclonev_lcell_comb \r0|distance_temp_mm[1]~3 (
// Equation(s):
// \r0|distance_temp_mm[1]~3_combout  = ( \r0|LessThan26~2_combout  & ( \r0|echo_length [11] & ( (!\r0|distance_temp_mm[1]~2_combout  & !\r0|distance_temp_mm[1]~1_combout ) ) ) ) # ( !\r0|LessThan26~2_combout  & ( \r0|echo_length [11] & ( 
// (!\r0|distance_temp_mm[1]~2_combout  & !\r0|distance_temp_mm[1]~1_combout ) ) ) ) # ( \r0|LessThan26~2_combout  & ( !\r0|echo_length [11] & ( (!\r0|distance_temp_mm[1]~2_combout  & (!\r0|distance_temp_mm[1]~1_combout  & (\r0|distance_temp_mm~0_combout  & 
// !\r0|LessThan30~1_combout ))) ) ) )

	.dataa(!\r0|distance_temp_mm[1]~2_combout ),
	.datab(!\r0|distance_temp_mm[1]~1_combout ),
	.datac(!\r0|distance_temp_mm~0_combout ),
	.datad(!\r0|LessThan30~1_combout ),
	.datae(!\r0|LessThan26~2_combout ),
	.dataf(!\r0|echo_length [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_mm[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_mm[1]~3 .extended_lut = "off";
defparam \r0|distance_temp_mm[1]~3 .lut_mask = 64'h0000080088888888;
defparam \r0|distance_temp_mm[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N0
cyclonev_lcell_comb \r0|LessThan34~0 (
// Equation(s):
// \r0|LessThan34~0_combout  = ( !\r0|echo_length [5] & ( (!\r0|echo_length [4] & ((!\r0|echo_length [3]) # (!\r0|echo_length [2]))) ) )

	.dataa(!\r0|echo_length [3]),
	.datab(!\r0|echo_length [4]),
	.datac(!\r0|echo_length [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r0|echo_length [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan34~0 .extended_lut = "off";
defparam \r0|LessThan34~0 .lut_mask = 64'hC8C8C8C800000000;
defparam \r0|LessThan34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N6
cyclonev_lcell_comb \r0|LessThan36~2 (
// Equation(s):
// \r0|LessThan36~2_combout  = ( \r0|echo_length [7] & ( \r0|echo_length [6] ) )

	.dataa(gnd),
	.datab(!\r0|echo_length [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r0|echo_length [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan36~2 .extended_lut = "off";
defparam \r0|LessThan36~2 .lut_mask = 64'h0000000033333333;
defparam \r0|LessThan36~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N45
cyclonev_lcell_comb \r0|LessThan34~1 (
// Equation(s):
// \r0|LessThan34~1_combout  = ( \r0|LessThan36~2_combout  & ( (\r0|echo_length [9] & ((!\r0|LessThan34~0_combout ) # (\r0|echo_length [8]))) ) ) # ( !\r0|LessThan36~2_combout  & ( (\r0|echo_length [8] & \r0|echo_length [9]) ) )

	.dataa(!\r0|echo_length [8]),
	.datab(!\r0|echo_length [9]),
	.datac(gnd),
	.datad(!\r0|LessThan34~0_combout ),
	.datae(gnd),
	.dataf(!\r0|LessThan36~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan34~1 .extended_lut = "off";
defparam \r0|LessThan34~1 .lut_mask = 64'h1111111133113311;
defparam \r0|LessThan34~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N12
cyclonev_lcell_comb \r0|LessThan32~2 (
// Equation(s):
// \r0|LessThan32~2_combout  = ( !\r0|LessThan32~0_combout  & ( !\r0|LessThan32~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\r0|LessThan32~0_combout ),
	.dataf(!\r0|LessThan32~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan32~2 .extended_lut = "off";
defparam \r0|LessThan32~2 .lut_mask = 64'hFFFF000000000000;
defparam \r0|LessThan32~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N33
cyclonev_lcell_comb \r0|distance_temp_mm~15 (
// Equation(s):
// \r0|distance_temp_mm~15_combout  = ( \r0|LessThan30~1_combout  & ( (!\r0|echo_length [11] & ((!\r0|echo_length [10]) # ((!\r0|LessThan34~1_combout ) # (!\r0|LessThan32~2_combout )))) ) ) # ( !\r0|LessThan30~1_combout  & ( (!\r0|echo_length [11] & 
// (\r0|echo_length [10] & (!\r0|LessThan34~1_combout  & \r0|LessThan32~2_combout ))) ) )

	.dataa(!\r0|echo_length [11]),
	.datab(!\r0|echo_length [10]),
	.datac(!\r0|LessThan34~1_combout ),
	.datad(!\r0|LessThan32~2_combout ),
	.datae(gnd),
	.dataf(!\r0|LessThan30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_mm~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_mm~15 .extended_lut = "off";
defparam \r0|distance_temp_mm~15 .lut_mask = 64'h00200020AAA8AAA8;
defparam \r0|distance_temp_mm~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N54
cyclonev_lcell_comb \r0|distance_temp_mm~4 (
// Equation(s):
// \r0|distance_temp_mm~4_combout  = ( \r0|echo_length [7] & ( \r0|echo_length [11] & ( \r0|echo_length [8] ) ) ) # ( !\r0|echo_length [7] & ( \r0|echo_length [11] & ( (\r0|echo_length [8] & (((\r0|echo_length [4]) # (\r0|echo_length [5])) # (\r0|echo_length 
// [6]))) ) ) )

	.dataa(!\r0|echo_length [6]),
	.datab(!\r0|echo_length [5]),
	.datac(!\r0|echo_length [8]),
	.datad(!\r0|echo_length [4]),
	.datae(!\r0|echo_length [7]),
	.dataf(!\r0|echo_length [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_mm~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_mm~4 .extended_lut = "off";
defparam \r0|distance_temp_mm~4 .lut_mask = 64'h00000000070F0F0F;
defparam \r0|distance_temp_mm~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N30
cyclonev_lcell_comb \r0|distance_temp_mm~5 (
// Equation(s):
// \r0|distance_temp_mm~5_combout  = ( \r0|echo_length [9] & ( \r0|echo_length [10] & ( (!\r0|echo_length [11] & (!\r0|distance_temp_mm~4_combout  & (\r0|LessThan36~1_combout  & !\r0|LessThan36~0_combout ))) ) ) ) # ( !\r0|echo_length [9] & ( \r0|echo_length 
// [10] & ( (!\r0|echo_length [11] & (!\r0|distance_temp_mm~4_combout  & (\r0|LessThan36~1_combout  & !\r0|LessThan36~0_combout ))) ) ) ) # ( !\r0|echo_length [9] & ( !\r0|echo_length [10] & ( (\r0|echo_length [11] & !\r0|distance_temp_mm~4_combout ) ) ) )

	.dataa(!\r0|echo_length [11]),
	.datab(!\r0|distance_temp_mm~4_combout ),
	.datac(!\r0|LessThan36~1_combout ),
	.datad(!\r0|LessThan36~0_combout ),
	.datae(!\r0|echo_length [9]),
	.dataf(!\r0|echo_length [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_mm~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_mm~5 .extended_lut = "off";
defparam \r0|distance_temp_mm~5 .lut_mask = 64'h4444000008000800;
defparam \r0|distance_temp_mm~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N24
cyclonev_lcell_comb \r0|always4~2 (
// Equation(s):
// \r0|always4~2_combout  = ( \r0|LessThan36~2_combout  & ( \r0|echo_length [9] & ( (!\r0|echo_length [8] & (((!\r0|LessThan34~0_combout )))) # (\r0|echo_length [8] & ((!\r0|echo_length [5]) # ((\r0|LessThan36~0_combout )))) ) ) ) # ( 
// !\r0|LessThan36~2_combout  & ( \r0|echo_length [9] & ( \r0|echo_length [8] ) ) )

	.dataa(!\r0|echo_length [8]),
	.datab(!\r0|echo_length [5]),
	.datac(!\r0|LessThan34~0_combout ),
	.datad(!\r0|LessThan36~0_combout ),
	.datae(!\r0|LessThan36~2_combout ),
	.dataf(!\r0|echo_length [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|always4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|always4~2 .extended_lut = "off";
defparam \r0|always4~2 .lut_mask = 64'h000000005555E4F5;
defparam \r0|always4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N54
cyclonev_lcell_comb \r0|distance_temp_mm~14 (
// Equation(s):
// \r0|distance_temp_mm~14_combout  = ( \r0|always4~2_combout  & ( (!\r0|distance_temp_mm~5_combout  & ((!\r0|echo_length [10]) # (\r0|echo_length [11]))) ) ) # ( !\r0|always4~2_combout  & ( !\r0|distance_temp_mm~5_combout  ) )

	.dataa(!\r0|echo_length [10]),
	.datab(!\r0|distance_temp_mm~5_combout ),
	.datac(!\r0|echo_length [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r0|always4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_mm~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_mm~14 .extended_lut = "off";
defparam \r0|distance_temp_mm~14 .lut_mask = 64'hCCCCCCCC8C8C8C8C;
defparam \r0|distance_temp_mm~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N36
cyclonev_lcell_comb \r0|always4~0 (
// Equation(s):
// \r0|always4~0_combout  = ( \r0|echo_length [3] & ( !\r0|echo_length [7] & ( (!\r0|echo_length [6]) # ((!\r0|echo_length [5] & !\r0|echo_length [4])) ) ) ) # ( !\r0|echo_length [3] & ( !\r0|echo_length [7] & ( (!\r0|echo_length [6]) # ((!\r0|echo_length 
// [5] & ((!\r0|echo_length [2]) # (!\r0|echo_length [4])))) ) ) )

	.dataa(!\r0|echo_length [2]),
	.datab(!\r0|echo_length [5]),
	.datac(!\r0|echo_length [6]),
	.datad(!\r0|echo_length [4]),
	.datae(!\r0|echo_length [3]),
	.dataf(!\r0|echo_length [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|always4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|always4~0 .extended_lut = "off";
defparam \r0|always4~0 .lut_mask = 64'hFCF8FCF000000000;
defparam \r0|always4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N0
cyclonev_lcell_comb \r0|always4~1 (
// Equation(s):
// \r0|always4~1_combout  = ( \r0|echo_length [8] & ( \r0|always4~0_combout  & ( (\r0|echo_length [9] & \r0|Equal1~0_combout ) ) ) ) # ( !\r0|echo_length [8] & ( \r0|always4~0_combout  & ( (\r0|echo_length [9] & (\r0|Equal1~0_combout  & 
// ((!\r0|LessThan24~3_combout ) # (\r0|LessThan40~0_combout )))) ) ) ) # ( !\r0|echo_length [8] & ( !\r0|always4~0_combout  & ( (\r0|echo_length [9] & (\r0|Equal1~0_combout  & ((!\r0|LessThan24~3_combout ) # (\r0|LessThan40~0_combout )))) ) ) )

	.dataa(!\r0|LessThan40~0_combout ),
	.datab(!\r0|LessThan24~3_combout ),
	.datac(!\r0|echo_length [9]),
	.datad(!\r0|Equal1~0_combout ),
	.datae(!\r0|echo_length [8]),
	.dataf(!\r0|always4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|always4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|always4~1 .extended_lut = "off";
defparam \r0|always4~1 .lut_mask = 64'h000D0000000D000F;
defparam \r0|always4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N42
cyclonev_lcell_comb \r0|LessThan28~0 (
// Equation(s):
// \r0|LessThan28~0_combout  = ( \r0|echo_length [6] & ( (\r0|echo_length [8] & (\r0|echo_length [9] & ((\r0|echo_length [7]) # (\r0|echo_length [5])))) ) ) # ( !\r0|echo_length [6] & ( (\r0|echo_length [8] & (\r0|echo_length [7] & \r0|echo_length [9])) ) )

	.dataa(!\r0|echo_length [8]),
	.datab(!\r0|echo_length [5]),
	.datac(!\r0|echo_length [7]),
	.datad(!\r0|echo_length [9]),
	.datae(gnd),
	.dataf(!\r0|echo_length [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan28~0 .extended_lut = "off";
defparam \r0|LessThan28~0 .lut_mask = 64'h0005000500150015;
defparam \r0|LessThan28~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N48
cyclonev_lcell_comb \r0|LessThan28~1 (
// Equation(s):
// \r0|LessThan28~1_combout  = ( \r0|LessThan28~0_combout  & ( \r0|echo_length [2] & ( (((\r0|echo_length [4]) # (\r0|echo_length [1])) # (\r0|echo_length [3])) # (\r0|echo_length [7]) ) ) ) # ( \r0|LessThan28~0_combout  & ( !\r0|echo_length [2] & ( 
// ((\r0|echo_length [4]) # (\r0|echo_length [3])) # (\r0|echo_length [7]) ) ) )

	.dataa(!\r0|echo_length [7]),
	.datab(!\r0|echo_length [3]),
	.datac(!\r0|echo_length [1]),
	.datad(!\r0|echo_length [4]),
	.datae(!\r0|LessThan28~0_combout ),
	.dataf(!\r0|echo_length [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan28~1 .extended_lut = "off";
defparam \r0|LessThan28~1 .lut_mask = 64'h000077FF00007FFF;
defparam \r0|LessThan28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N9
cyclonev_lcell_comb \r0|LessThan24~4 (
// Equation(s):
// \r0|LessThan24~4_combout  = (!\r0|LessThan24~2_combout  & ((!\r0|LessThan24~0_combout ) # (!\r0|LessThan24~1_combout )))

	.dataa(!\r0|LessThan24~0_combout ),
	.datab(!\r0|LessThan24~2_combout ),
	.datac(gnd),
	.datad(!\r0|LessThan24~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan24~4 .extended_lut = "off";
defparam \r0|LessThan24~4 .lut_mask = 64'hCC88CC88CC88CC88;
defparam \r0|LessThan24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N18
cyclonev_lcell_comb \r0|distance_temp_mm~13 (
// Equation(s):
// \r0|distance_temp_mm~13_combout  = ( \r0|LessThan24~4_combout  & ( \r0|echo_length [10] & ( (!\r0|LessThan30~1_combout  & (!\r0|echo_length [11] & !\r0|LessThan26~2_combout )) ) ) ) # ( !\r0|LessThan24~4_combout  & ( \r0|echo_length [10] & ( 
// (!\r0|LessThan30~1_combout  & !\r0|echo_length [11]) ) ) ) # ( \r0|LessThan24~4_combout  & ( !\r0|echo_length [10] & ( (!\r0|echo_length [11] & (!\r0|LessThan26~2_combout  & ((!\r0|LessThan28~1_combout ) # (!\r0|LessThan30~1_combout )))) ) ) ) # ( 
// !\r0|LessThan24~4_combout  & ( !\r0|echo_length [10] & ( (!\r0|echo_length [11] & ((!\r0|LessThan28~1_combout  & ((!\r0|LessThan26~2_combout ))) # (\r0|LessThan28~1_combout  & (!\r0|LessThan30~1_combout )))) ) ) )

	.dataa(!\r0|LessThan28~1_combout ),
	.datab(!\r0|LessThan30~1_combout ),
	.datac(!\r0|echo_length [11]),
	.datad(!\r0|LessThan26~2_combout ),
	.datae(!\r0|LessThan24~4_combout ),
	.dataf(!\r0|echo_length [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_mm~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_mm~13 .extended_lut = "off";
defparam \r0|distance_temp_mm~13 .lut_mask = 64'hE040E000C0C0C000;
defparam \r0|distance_temp_mm~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N6
cyclonev_lcell_comb \r0|distance_temp_mm~16 (
// Equation(s):
// \r0|distance_temp_mm~16_combout  = ( \r0|always4~1_combout  & ( \r0|distance_temp_mm~13_combout  & ( (\r0|distance_temp_mm~10_combout  & !\r0|distance_temp_mm[1]~3_combout ) ) ) ) # ( !\r0|always4~1_combout  & ( \r0|distance_temp_mm~13_combout  & ( 
// \r0|distance_temp_mm~10_combout  ) ) ) # ( \r0|always4~1_combout  & ( !\r0|distance_temp_mm~13_combout  & ( (\r0|distance_temp_mm~10_combout  & (!\r0|distance_temp_mm[1]~3_combout  & (!\r0|distance_temp_mm~15_combout  & !\r0|distance_temp_mm~14_combout 
// ))) ) ) ) # ( !\r0|always4~1_combout  & ( !\r0|distance_temp_mm~13_combout  & ( (\r0|distance_temp_mm~10_combout  & (((!\r0|distance_temp_mm~15_combout  & !\r0|distance_temp_mm~14_combout )) # (\r0|distance_temp_mm[1]~3_combout ))) ) ) )

	.dataa(!\r0|distance_temp_mm~10_combout ),
	.datab(!\r0|distance_temp_mm[1]~3_combout ),
	.datac(!\r0|distance_temp_mm~15_combout ),
	.datad(!\r0|distance_temp_mm~14_combout ),
	.datae(!\r0|always4~1_combout ),
	.dataf(!\r0|distance_temp_mm~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_mm~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_mm~16 .extended_lut = "off";
defparam \r0|distance_temp_mm~16 .lut_mask = 64'h5111400055554444;
defparam \r0|distance_temp_mm~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y5_N8
dffeas \r0|distance_temp_mm[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|distance_temp_mm~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|distance_temp_mm[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|distance_temp_mm [1]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|distance_temp_mm[1] .is_wysiwyg = "true";
defparam \r0|distance_temp_mm[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N24
cyclonev_lcell_comb \r0|distance_temp_mm[1]~18 (
// Equation(s):
// \r0|distance_temp_mm[1]~18_combout  = ( \r0|echo_length [9] & ( \r0|echo_length [8] & ( (!\r0|LessThan26~0_combout  & (!\r0|echo_length [10] & \r0|LessThan26~1_combout )) ) ) ) # ( !\r0|echo_length [9] & ( \r0|echo_length [8] & ( 
// (!\r0|LessThan26~0_combout  & (!\r0|echo_length [10] & \r0|LessThan26~1_combout )) ) ) ) # ( \r0|echo_length [9] & ( !\r0|echo_length [8] & ( (!\r0|LessThan26~0_combout  & (!\r0|echo_length [10] & \r0|LessThan26~1_combout )) ) ) ) # ( !\r0|echo_length [9] 
// & ( !\r0|echo_length [8] & ( (!\r0|echo_length [10] & (((!\r0|LessThan26~0_combout  & \r0|LessThan26~1_combout )))) # (\r0|echo_length [10] & (!\r0|LessThan30~0_combout )) ) ) )

	.dataa(!\r0|LessThan30~0_combout ),
	.datab(!\r0|LessThan26~0_combout ),
	.datac(!\r0|echo_length [10]),
	.datad(!\r0|LessThan26~1_combout ),
	.datae(!\r0|echo_length [9]),
	.dataf(!\r0|echo_length [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_mm[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_mm[1]~18 .extended_lut = "off";
defparam \r0|distance_temp_mm[1]~18 .lut_mask = 64'h0ACA00C000C000C0;
defparam \r0|distance_temp_mm[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N12
cyclonev_lcell_comb \r0|always4~3 (
// Equation(s):
// \r0|always4~3_combout  = ( \r0|echo_length [9] & ( \r0|echo_length [10] & ( (\r0|LessThan32~0_combout ) # (\r0|LessThan32~1_combout ) ) ) ) # ( !\r0|echo_length [9] & ( \r0|echo_length [10] & ( (!\r0|echo_length [8] & (\r0|LessThan30~0_combout  & 
// ((\r0|LessThan32~0_combout ) # (\r0|LessThan32~1_combout )))) # (\r0|echo_length [8] & (((\r0|LessThan32~0_combout )) # (\r0|LessThan32~1_combout ))) ) ) )

	.dataa(!\r0|echo_length [8]),
	.datab(!\r0|LessThan32~1_combout ),
	.datac(!\r0|LessThan30~0_combout ),
	.datad(!\r0|LessThan32~0_combout ),
	.datae(!\r0|echo_length [9]),
	.dataf(!\r0|echo_length [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|always4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|always4~3 .extended_lut = "off";
defparam \r0|always4~3 .lut_mask = 64'h00000000135F33FF;
defparam \r0|always4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N54
cyclonev_lcell_comb \r0|distance_temp_mm[3]~7 (
// Equation(s):
// \r0|distance_temp_mm[3]~7_combout  = ( \r0|LessThan34~0_combout  & ( \r0|echo_length [9] & ( (!\r0|LessThan32~1_combout  & (!\r0|LessThan32~0_combout  & !\r0|echo_length [8])) ) ) ) # ( !\r0|LessThan34~0_combout  & ( \r0|echo_length [9] & ( 
// (!\r0|LessThan32~1_combout  & (!\r0|LessThan32~0_combout  & (!\r0|echo_length [8] & !\r0|LessThan36~2_combout ))) ) ) ) # ( \r0|LessThan34~0_combout  & ( !\r0|echo_length [9] & ( (!\r0|LessThan32~1_combout  & !\r0|LessThan32~0_combout ) ) ) ) # ( 
// !\r0|LessThan34~0_combout  & ( !\r0|echo_length [9] & ( (!\r0|LessThan32~1_combout  & !\r0|LessThan32~0_combout ) ) ) )

	.dataa(!\r0|LessThan32~1_combout ),
	.datab(!\r0|LessThan32~0_combout ),
	.datac(!\r0|echo_length [8]),
	.datad(!\r0|LessThan36~2_combout ),
	.datae(!\r0|LessThan34~0_combout ),
	.dataf(!\r0|echo_length [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_mm[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_mm[3]~7 .extended_lut = "off";
defparam \r0|distance_temp_mm[3]~7 .lut_mask = 64'h8888888880008080;
defparam \r0|distance_temp_mm[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N42
cyclonev_lcell_comb \r0|distance_temp_mm[1]~19 (
// Equation(s):
// \r0|distance_temp_mm[1]~19_combout  = ( \r0|LessThan24~1_combout  & ( !\r0|echo_length [10] & ( (!\r0|LessThan24~0_combout  & (!\r0|LessThan24~2_combout  & ((!\r0|LessThan26~1_combout ) # (\r0|LessThan26~0_combout )))) ) ) ) # ( !\r0|LessThan24~1_combout  
// & ( !\r0|echo_length [10] & ( (!\r0|LessThan24~2_combout  & ((!\r0|LessThan26~1_combout ) # (\r0|LessThan26~0_combout ))) ) ) )

	.dataa(!\r0|LessThan24~0_combout ),
	.datab(!\r0|LessThan24~2_combout ),
	.datac(!\r0|LessThan26~1_combout ),
	.datad(!\r0|LessThan26~0_combout ),
	.datae(!\r0|LessThan24~1_combout ),
	.dataf(!\r0|echo_length [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_mm[1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_mm[1]~19 .extended_lut = "off";
defparam \r0|distance_temp_mm[1]~19 .lut_mask = 64'hC0CC808800000000;
defparam \r0|distance_temp_mm[1]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N18
cyclonev_lcell_comb \r0|distance_temp_mm[3]~20 (
// Equation(s):
// \r0|distance_temp_mm[3]~20_combout  = ( \r0|distance_temp_mm[3]~7_combout  & ( !\r0|distance_temp_mm[1]~19_combout  & ( (!\r0|echo_length [10] & (!\r0|distance_temp_mm[1]~18_combout  & !\r0|always4~3_combout )) ) ) ) # ( !\r0|distance_temp_mm[3]~7_combout 
//  & ( !\r0|distance_temp_mm[1]~19_combout  & ( (!\r0|distance_temp_mm[1]~18_combout  & (!\r0|always4~3_combout  & ((!\r0|echo_length [10]) # (!\r0|always4~2_combout )))) ) ) )

	.dataa(!\r0|echo_length [10]),
	.datab(!\r0|always4~2_combout ),
	.datac(!\r0|distance_temp_mm[1]~18_combout ),
	.datad(!\r0|always4~3_combout ),
	.datae(!\r0|distance_temp_mm[3]~7_combout ),
	.dataf(!\r0|distance_temp_mm[1]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_mm[3]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_mm[3]~20 .extended_lut = "off";
defparam \r0|distance_temp_mm[3]~20 .lut_mask = 64'hE000A00000000000;
defparam \r0|distance_temp_mm[3]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N54
cyclonev_lcell_comb \r0|distance_temp_mm~22 (
// Equation(s):
// \r0|distance_temp_mm~22_combout  = ( !\r0|trig~q  & ( \r0|echo_length [11] & ( (!\r0|distance_temp_mm~5_combout  & \SW[8]~input_o ) ) ) ) # ( !\r0|trig~q  & ( !\r0|echo_length [11] & ( (!\r0|distance_temp_mm~5_combout  & 
// (\r0|distance_temp_mm[3]~20_combout  & (!\r0|distance_temp_mm~0_combout  & \SW[8]~input_o ))) ) ) )

	.dataa(!\r0|distance_temp_mm~5_combout ),
	.datab(!\r0|distance_temp_mm[3]~20_combout ),
	.datac(!\r0|distance_temp_mm~0_combout ),
	.datad(!\SW[8]~input_o ),
	.datae(!\r0|trig~q ),
	.dataf(!\r0|echo_length [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_mm~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_mm~22 .extended_lut = "off";
defparam \r0|distance_temp_mm~22 .lut_mask = 64'h0020000000AA0000;
defparam \r0|distance_temp_mm~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y5_N56
dffeas \r0|distance_temp_mm[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|distance_temp_mm~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|distance_temp_mm[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|distance_temp_mm [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|distance_temp_mm[3] .is_wysiwyg = "true";
defparam \r0|distance_temp_mm[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N3
cyclonev_lcell_comb \r0|distance_temp_mm~17 (
// Equation(s):
// \r0|distance_temp_mm~17_combout  = ( \r0|LessThan24~4_combout  & ( \r0|LessThan26~0_combout  & ( (\r0|LessThan30~1_combout  & \r0|echo_length [10]) ) ) ) # ( !\r0|LessThan24~4_combout  & ( \r0|LessThan26~0_combout  & ( ((!\r0|LessThan28~1_combout  & 
// !\r0|echo_length [10])) # (\r0|LessThan30~1_combout ) ) ) ) # ( \r0|LessThan24~4_combout  & ( !\r0|LessThan26~0_combout  & ( (\r0|LessThan30~1_combout  & (((\r0|LessThan28~1_combout  & \r0|LessThan26~1_combout )) # (\r0|echo_length [10]))) ) ) ) # ( 
// !\r0|LessThan24~4_combout  & ( !\r0|LessThan26~0_combout  & ( (!\r0|LessThan28~1_combout  & ((!\r0|echo_length [10] & (!\r0|LessThan26~1_combout )) # (\r0|echo_length [10] & ((\r0|LessThan30~1_combout ))))) # (\r0|LessThan28~1_combout  & 
// (((\r0|LessThan30~1_combout )))) ) ) )

	.dataa(!\r0|LessThan28~1_combout ),
	.datab(!\r0|LessThan26~1_combout ),
	.datac(!\r0|LessThan30~1_combout ),
	.datad(!\r0|echo_length [10]),
	.datae(!\r0|LessThan24~4_combout ),
	.dataf(!\r0|LessThan26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_mm~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_mm~17 .extended_lut = "off";
defparam \r0|distance_temp_mm~17 .lut_mask = 64'h8D0F010FAF0F000F;
defparam \r0|distance_temp_mm~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N24
cyclonev_lcell_comb \r0|distance_temp_mm~21 (
// Equation(s):
// \r0|distance_temp_mm~21_combout  = ( \r0|distance_temp_mm~5_combout  & ( (\r0|distance_temp_mm~10_combout  & (((\r0|distance_temp_mm~17_combout ) # (\r0|distance_temp_mm[3]~20_combout )) # (\r0|echo_length [11]))) ) ) # ( !\r0|distance_temp_mm~5_combout  
// & ( (!\r0|echo_length [11] & (!\r0|distance_temp_mm[3]~20_combout  & (\r0|distance_temp_mm~10_combout  & \r0|distance_temp_mm~17_combout ))) ) )

	.dataa(!\r0|echo_length [11]),
	.datab(!\r0|distance_temp_mm[3]~20_combout ),
	.datac(!\r0|distance_temp_mm~10_combout ),
	.datad(!\r0|distance_temp_mm~17_combout ),
	.datae(gnd),
	.dataf(!\r0|distance_temp_mm~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_mm~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_mm~21 .extended_lut = "off";
defparam \r0|distance_temp_mm~21 .lut_mask = 64'h00080008070F070F;
defparam \r0|distance_temp_mm~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y5_N26
dffeas \r0|distance_temp_mm[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|distance_temp_mm~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|distance_temp_mm[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|distance_temp_mm [2]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|distance_temp_mm[2] .is_wysiwyg = "true";
defparam \r0|distance_temp_mm[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N48
cyclonev_lcell_comb \r0|distance_temp_mm~9 (
// Equation(s):
// \r0|distance_temp_mm~9_combout  = ( !\r0|echo_length [11] & ( ((!\r0|LessThan30~1_combout  & \r0|LessThan28~1_combout )) # (\r0|LessThan26~2_combout ) ) )

	.dataa(gnd),
	.datab(!\r0|LessThan30~1_combout ),
	.datac(!\r0|LessThan28~1_combout ),
	.datad(!\r0|LessThan26~2_combout ),
	.datae(gnd),
	.dataf(!\r0|echo_length [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_mm~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_mm~9 .extended_lut = "off";
defparam \r0|distance_temp_mm~9 .lut_mask = 64'h0CFF0CFF00000000;
defparam \r0|distance_temp_mm~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N51
cyclonev_lcell_comb \r0|distance_temp_mm~8 (
// Equation(s):
// \r0|distance_temp_mm~8_combout  = ( !\r0|echo_length [11] & ( (\r0|echo_length [10] & ((!\r0|LessThan30~1_combout ) # (\r0|distance_temp_mm[3]~7_combout ))) ) )

	.dataa(gnd),
	.datab(!\r0|LessThan30~1_combout ),
	.datac(!\r0|distance_temp_mm[3]~7_combout ),
	.datad(!\r0|echo_length [10]),
	.datae(gnd),
	.dataf(!\r0|echo_length [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_mm~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_mm~8 .extended_lut = "off";
defparam \r0|distance_temp_mm~8 .lut_mask = 64'h00CF00CF00000000;
defparam \r0|distance_temp_mm~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N30
cyclonev_lcell_comb \r0|distance_temp_mm~6 (
// Equation(s):
// \r0|distance_temp_mm~6_combout  = ( \r0|distance_temp_mm~5_combout  & ( ((\r0|LessThan32~2_combout  & ((\r0|LessThan28~1_combout ) # (\r0|echo_length [10])))) # (\r0|echo_length [11]) ) )

	.dataa(!\r0|echo_length [11]),
	.datab(!\r0|echo_length [10]),
	.datac(!\r0|LessThan28~1_combout ),
	.datad(!\r0|LessThan32~2_combout ),
	.datae(gnd),
	.dataf(!\r0|distance_temp_mm~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_mm~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_mm~6 .extended_lut = "off";
defparam \r0|distance_temp_mm~6 .lut_mask = 64'h00000000557F557F;
defparam \r0|distance_temp_mm~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N36
cyclonev_lcell_comb \r0|distance_temp_mm~11 (
// Equation(s):
// \r0|distance_temp_mm~11_combout  = ( \r0|always4~1_combout  & ( \r0|distance_temp_mm[1]~3_combout  & ( \r0|distance_temp_mm~10_combout  ) ) ) # ( \r0|always4~1_combout  & ( !\r0|distance_temp_mm[1]~3_combout  & ( (\r0|distance_temp_mm~10_combout  & 
// (((\r0|distance_temp_mm~6_combout ) # (\r0|distance_temp_mm~8_combout )) # (\r0|distance_temp_mm~9_combout ))) ) ) ) # ( !\r0|always4~1_combout  & ( !\r0|distance_temp_mm[1]~3_combout  & ( (\r0|distance_temp_mm~10_combout  & 
// (((\r0|distance_temp_mm~6_combout ) # (\r0|distance_temp_mm~8_combout )) # (\r0|distance_temp_mm~9_combout ))) ) ) )

	.dataa(!\r0|distance_temp_mm~9_combout ),
	.datab(!\r0|distance_temp_mm~8_combout ),
	.datac(!\r0|distance_temp_mm~10_combout ),
	.datad(!\r0|distance_temp_mm~6_combout ),
	.datae(!\r0|always4~1_combout ),
	.dataf(!\r0|distance_temp_mm[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_mm~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_mm~11 .extended_lut = "off";
defparam \r0|distance_temp_mm~11 .lut_mask = 64'h070F070F00000F0F;
defparam \r0|distance_temp_mm~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y5_N38
dffeas \r0|distance_temp_mm[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|distance_temp_mm~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|distance_temp_mm[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|distance_temp_mm [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|distance_temp_mm[0] .is_wysiwyg = "true";
defparam \r0|distance_temp_mm[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N39
cyclonev_lcell_comb \MM|WideOr6~0 (
// Equation(s):
// \MM|WideOr6~0_combout  = ( \r0|distance_temp_mm [0] & ( (!\r0|distance_temp_mm [1] $ (!\r0|distance_temp_mm [2])) # (\r0|distance_temp_mm [3]) ) ) # ( !\r0|distance_temp_mm [0] & ( (!\r0|distance_temp_mm [3] $ (!\r0|distance_temp_mm [2])) # 
// (\r0|distance_temp_mm [1]) ) )

	.dataa(!\r0|distance_temp_mm [1]),
	.datab(gnd),
	.datac(!\r0|distance_temp_mm [3]),
	.datad(!\r0|distance_temp_mm [2]),
	.datae(gnd),
	.dataf(!\r0|distance_temp_mm [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MM|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MM|WideOr6~0 .extended_lut = "off";
defparam \MM|WideOr6~0 .lut_mask = 64'h5FF55FF55FAF5FAF;
defparam \MM|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N30
cyclonev_lcell_comb \MM|WideOr5~0 (
// Equation(s):
// \MM|WideOr5~0_combout  = ( \r0|distance_temp_mm [0] & ( !\r0|distance_temp_mm [3] $ (((!\r0|distance_temp_mm [1] & \r0|distance_temp_mm [2]))) ) ) # ( !\r0|distance_temp_mm [0] & ( (!\r0|distance_temp_mm [3] & (\r0|distance_temp_mm [1] & 
// !\r0|distance_temp_mm [2])) ) )

	.dataa(gnd),
	.datab(!\r0|distance_temp_mm [3]),
	.datac(!\r0|distance_temp_mm [1]),
	.datad(!\r0|distance_temp_mm [2]),
	.datae(gnd),
	.dataf(!\r0|distance_temp_mm [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MM|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MM|WideOr5~0 .extended_lut = "off";
defparam \MM|WideOr5~0 .lut_mask = 64'h0C000C00CC3CCC3C;
defparam \MM|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N3
cyclonev_lcell_comb \MM|WideOr4~0 (
// Equation(s):
// \MM|WideOr4~0_combout  = ( \r0|distance_temp_mm [0] & ( (!\r0|distance_temp_mm [3]) # ((!\r0|distance_temp_mm [1] & !\r0|distance_temp_mm [2])) ) ) # ( !\r0|distance_temp_mm [0] & ( (!\r0|distance_temp_mm [1] & (!\r0|distance_temp_mm [3] & 
// \r0|distance_temp_mm [2])) ) )

	.dataa(!\r0|distance_temp_mm [1]),
	.datab(gnd),
	.datac(!\r0|distance_temp_mm [3]),
	.datad(!\r0|distance_temp_mm [2]),
	.datae(gnd),
	.dataf(!\r0|distance_temp_mm [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MM|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MM|WideOr4~0 .extended_lut = "off";
defparam \MM|WideOr4~0 .lut_mask = 64'h00A000A0FAF0FAF0;
defparam \MM|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N6
cyclonev_lcell_comb \MM|WideOr3~0 (
// Equation(s):
// \MM|WideOr3~0_combout  = ( \r0|distance_temp_mm [0] & ( (!\r0|distance_temp_mm [1] & (!\r0|distance_temp_mm [2] & !\r0|distance_temp_mm [3])) # (\r0|distance_temp_mm [1] & (\r0|distance_temp_mm [2])) ) ) # ( !\r0|distance_temp_mm [0] & ( 
// (!\r0|distance_temp_mm [1] & (\r0|distance_temp_mm [2] & !\r0|distance_temp_mm [3])) # (\r0|distance_temp_mm [1] & (!\r0|distance_temp_mm [2] & \r0|distance_temp_mm [3])) ) )

	.dataa(!\r0|distance_temp_mm [1]),
	.datab(gnd),
	.datac(!\r0|distance_temp_mm [2]),
	.datad(!\r0|distance_temp_mm [3]),
	.datae(gnd),
	.dataf(!\r0|distance_temp_mm [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MM|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MM|WideOr3~0 .extended_lut = "off";
defparam \MM|WideOr3~0 .lut_mask = 64'h0A500A50A505A505;
defparam \MM|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N9
cyclonev_lcell_comb \MM|WideOr2~0 (
// Equation(s):
// \MM|WideOr2~0_combout  = ( \r0|distance_temp_mm [0] & ( (\r0|distance_temp_mm [1] & (\r0|distance_temp_mm [3] & \r0|distance_temp_mm [2])) ) ) # ( !\r0|distance_temp_mm [0] & ( (!\r0|distance_temp_mm [3] & (\r0|distance_temp_mm [1] & !\r0|distance_temp_mm 
// [2])) # (\r0|distance_temp_mm [3] & ((\r0|distance_temp_mm [2]))) ) )

	.dataa(!\r0|distance_temp_mm [1]),
	.datab(gnd),
	.datac(!\r0|distance_temp_mm [3]),
	.datad(!\r0|distance_temp_mm [2]),
	.datae(gnd),
	.dataf(!\r0|distance_temp_mm [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MM|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MM|WideOr2~0 .extended_lut = "off";
defparam \MM|WideOr2~0 .lut_mask = 64'h500F500F00050005;
defparam \MM|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N24
cyclonev_lcell_comb \MM|WideOr1~0 (
// Equation(s):
// \MM|WideOr1~0_combout  = ( \r0|distance_temp_mm [0] & ( (!\r0|distance_temp_mm [3] & (!\r0|distance_temp_mm [1] & \r0|distance_temp_mm [2])) # (\r0|distance_temp_mm [3] & (\r0|distance_temp_mm [1])) ) ) # ( !\r0|distance_temp_mm [0] & ( 
// (\r0|distance_temp_mm [2] & ((\r0|distance_temp_mm [1]) # (\r0|distance_temp_mm [3]))) ) )

	.dataa(gnd),
	.datab(!\r0|distance_temp_mm [3]),
	.datac(!\r0|distance_temp_mm [1]),
	.datad(!\r0|distance_temp_mm [2]),
	.datae(gnd),
	.dataf(!\r0|distance_temp_mm [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MM|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MM|WideOr1~0 .extended_lut = "off";
defparam \MM|WideOr1~0 .lut_mask = 64'h003F003F03C303C3;
defparam \MM|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N57
cyclonev_lcell_comb \MM|WideOr0~0 (
// Equation(s):
// \MM|WideOr0~0_combout  = ( \r0|distance_temp_mm [2] & ( \r0|distance_temp_mm [0] & ( (!\r0|distance_temp_mm [1] & \r0|distance_temp_mm [3]) ) ) ) # ( !\r0|distance_temp_mm [2] & ( \r0|distance_temp_mm [0] & ( !\r0|distance_temp_mm [1] $ 
// (\r0|distance_temp_mm [3]) ) ) ) # ( \r0|distance_temp_mm [2] & ( !\r0|distance_temp_mm [0] & ( (!\r0|distance_temp_mm [1] & !\r0|distance_temp_mm [3]) ) ) )

	.dataa(!\r0|distance_temp_mm [1]),
	.datab(gnd),
	.datac(!\r0|distance_temp_mm [3]),
	.datad(gnd),
	.datae(!\r0|distance_temp_mm [2]),
	.dataf(!\r0|distance_temp_mm [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MM|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MM|WideOr0~0 .extended_lut = "off";
defparam \MM|WideOr0~0 .lut_mask = 64'h0000A0A0A5A50A0A;
defparam \MM|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N48
cyclonev_lcell_comb \r0|distance_temp_cm~5 (
// Equation(s):
// \r0|distance_temp_cm~5_combout  = ( \r0|LessThan16~0_combout  & ( (\r0|echo_length [25] & (!\r0|echo_length [26] & ((!\r0|LessThan8~0_combout ) # (\r0|echo_length [14])))) ) ) # ( !\r0|LessThan16~0_combout  & ( (\r0|echo_length [25] & (!\r0|echo_length 
// [26] & !\r0|LessThan8~0_combout )) ) )

	.dataa(!\r0|echo_length [14]),
	.datab(!\r0|echo_length [25]),
	.datac(!\r0|echo_length [26]),
	.datad(!\r0|LessThan8~0_combout ),
	.datae(gnd),
	.dataf(!\r0|LessThan16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_cm~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_cm~5 .extended_lut = "off";
defparam \r0|distance_temp_cm~5 .lut_mask = 64'h3000300030103010;
defparam \r0|distance_temp_cm~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N30
cyclonev_lcell_comb \r0|distance_temp_cm~3 (
// Equation(s):
// \r0|distance_temp_cm~3_combout  = ( \r0|LessThan16~2_combout  & ( (\r0|echo_length [24] & ((!\r0|echo_length [23]) # (\r0|LessThan18~0_combout ))) ) ) # ( !\r0|LessThan16~2_combout  & ( (!\r0|echo_length [24] & (((\r0|LessThan16~1_combout )))) # 
// (\r0|echo_length [24] & (((!\r0|echo_length [23])) # (\r0|LessThan18~0_combout ))) ) )

	.dataa(!\r0|LessThan18~0_combout ),
	.datab(!\r0|echo_length [24]),
	.datac(!\r0|LessThan16~1_combout ),
	.datad(!\r0|echo_length [23]),
	.datae(gnd),
	.dataf(!\r0|LessThan16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_cm~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_cm~3 .extended_lut = "off";
defparam \r0|distance_temp_cm~3 .lut_mask = 64'h3F1D3F1D33113311;
defparam \r0|distance_temp_cm~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N33
cyclonev_lcell_comb \r0|LessThan14~1 (
// Equation(s):
// \r0|LessThan14~1_combout  = ( \r0|LessThan14~0_combout  & ( (!\r0|echo_length [21]) # (!\r0|LessThan16~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r0|echo_length [21]),
	.datad(!\r0|LessThan16~0_combout ),
	.datae(gnd),
	.dataf(!\r0|LessThan14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan14~1 .extended_lut = "off";
defparam \r0|LessThan14~1 .lut_mask = 64'h00000000FFF0FFF0;
defparam \r0|LessThan14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N6
cyclonev_lcell_comb \r0|LessThan12~0 (
// Equation(s):
// \r0|LessThan12~0_combout  = ( \r0|echo_length [19] & ( \r0|echo_length [15] & ( (!\r0|echo_length [18] & !\r0|echo_length [17]) ) ) ) # ( !\r0|echo_length [19] & ( \r0|echo_length [15] ) ) # ( \r0|echo_length [19] & ( !\r0|echo_length [15] & ( 
// (!\r0|echo_length [18] & ((!\r0|echo_length [17]) # ((!\r0|echo_length [16] & !\r0|echo_length [14])))) ) ) ) # ( !\r0|echo_length [19] & ( !\r0|echo_length [15] ) )

	.dataa(!\r0|echo_length [18]),
	.datab(!\r0|echo_length [16]),
	.datac(!\r0|echo_length [14]),
	.datad(!\r0|echo_length [17]),
	.datae(!\r0|echo_length [19]),
	.dataf(!\r0|echo_length [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|LessThan12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|LessThan12~0 .extended_lut = "off";
defparam \r0|LessThan12~0 .lut_mask = 64'hFFFFAA80FFFFAA00;
defparam \r0|LessThan12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N6
cyclonev_lcell_comb \r0|distance_temp_cm~22 (
// Equation(s):
// \r0|distance_temp_cm~22_combout  = ( !\r0|echo_length [22] & ( (!\r0|echo_length [24]) # ((\r0|echo_length [23] & (((!\r0|LessThan12~0_combout ) # (\r0|echo_length [21])) # (\r0|echo_length [20])))) ) ) # ( \r0|echo_length [22] & ( (!\r0|echo_length [24] 
// & (((!\r0|echo_length [20] & (!\r0|echo_length [21]))) # (\r0|LessThan10~0_combout ))) # (\r0|echo_length [24] & ((((\r0|echo_length [23]))))) ) )

	.dataa(!\r0|echo_length [20]),
	.datab(!\r0|echo_length [24]),
	.datac(!\r0|LessThan10~0_combout ),
	.datad(!\r0|echo_length [21]),
	.datae(!\r0|echo_length [22]),
	.dataf(!\r0|echo_length [23]),
	.datag(!\r0|LessThan12~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_cm~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_cm~22 .extended_lut = "on";
defparam \r0|distance_temp_cm~22 .lut_mask = 64'hCCCC8C0CFDFFBF3F;
defparam \r0|distance_temp_cm~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N24
cyclonev_lcell_comb \r0|distance_temp_cm~2 (
// Equation(s):
// \r0|distance_temp_cm~2_combout  = ( \r0|LessThan6~1_combout  & ( (!\r0|echo_length [26] & !\r0|echo_length [25]) ) ) # ( !\r0|LessThan6~1_combout  & ( (!\r0|echo_length [26] & (!\r0|echo_length [25] & ((!\r0|echo_length [24]) # (\r0|LessThan6~0_combout 
// )))) ) )

	.dataa(!\r0|echo_length [26]),
	.datab(!\r0|echo_length [25]),
	.datac(!\r0|LessThan6~0_combout ),
	.datad(!\r0|echo_length [24]),
	.datae(gnd),
	.dataf(!\r0|LessThan6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_cm~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_cm~2 .extended_lut = "off";
defparam \r0|distance_temp_cm~2 .lut_mask = 64'h8808880888888888;
defparam \r0|distance_temp_cm~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N42
cyclonev_lcell_comb \r0|distance_temp_cm~6 (
// Equation(s):
// \r0|distance_temp_cm~6_combout  = ( \r0|distance_temp_cm~4_combout  & ( !\r0|distance_temp_cm~2_combout  & ( (!\r0|distance_temp_cm~3_combout  & (!\r0|LessThan14~1_combout  & ((!\r0|distance_temp_cm~5_combout ) # (!\r0|distance_temp_cm~22_combout )))) ) ) 
// ) # ( !\r0|distance_temp_cm~4_combout  & ( !\r0|distance_temp_cm~2_combout  & ( (!\r0|distance_temp_cm~5_combout ) # (!\r0|distance_temp_cm~22_combout ) ) ) )

	.dataa(!\r0|distance_temp_cm~5_combout ),
	.datab(!\r0|distance_temp_cm~3_combout ),
	.datac(!\r0|LessThan14~1_combout ),
	.datad(!\r0|distance_temp_cm~22_combout ),
	.datae(!\r0|distance_temp_cm~4_combout ),
	.dataf(!\r0|distance_temp_cm~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_cm~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_cm~6 .extended_lut = "off";
defparam \r0|distance_temp_cm~6 .lut_mask = 64'hFFAAC08000000000;
defparam \r0|distance_temp_cm~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N6
cyclonev_lcell_comb \r0|distance_temp_cm~7 (
// Equation(s):
// \r0|distance_temp_cm~7_combout  = ( \r0|distance_temp_cm[1]~1_combout  & ( !\r0|LessThan4~3_combout  & ( (\r0|always3~3_combout  & (\SW[8]~input_o  & !\r0|trig~q )) ) ) ) # ( !\r0|distance_temp_cm[1]~1_combout  & ( !\r0|LessThan4~3_combout  & ( 
// (\SW[8]~input_o  & (!\r0|distance_temp_cm~6_combout  & !\r0|trig~q )) ) ) )

	.dataa(!\r0|always3~3_combout ),
	.datab(!\SW[8]~input_o ),
	.datac(!\r0|distance_temp_cm~6_combout ),
	.datad(!\r0|trig~q ),
	.datae(!\r0|distance_temp_cm[1]~1_combout ),
	.dataf(!\r0|LessThan4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r0|distance_temp_cm~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r0|distance_temp_cm~7 .extended_lut = "off";
defparam \r0|distance_temp_cm~7 .lut_mask = 64'h3000110000000000;
defparam \r0|distance_temp_cm~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N8
dffeas \r0|distance_temp_cm[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r0|distance_temp_cm~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|distance_temp_mm[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|distance_temp_cm [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|distance_temp_cm[0] .is_wysiwyg = "true";
defparam \r0|distance_temp_cm[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N51
cyclonev_lcell_comb \CM|WideOr6~0 (
// Equation(s):
// \CM|WideOr6~0_combout  = ( \r0|distance_temp_cm [3] & ( \r0|distance_temp_cm [1] ) ) # ( !\r0|distance_temp_cm [3] & ( \r0|distance_temp_cm [1] & ( (!\r0|distance_temp_cm [2]) # (!\r0|distance_temp_cm [0]) ) ) ) # ( \r0|distance_temp_cm [3] & ( 
// !\r0|distance_temp_cm [1] & ( (!\r0|distance_temp_cm [2]) # (\r0|distance_temp_cm [0]) ) ) ) # ( !\r0|distance_temp_cm [3] & ( !\r0|distance_temp_cm [1] & ( \r0|distance_temp_cm [2] ) ) )

	.dataa(!\r0|distance_temp_cm [2]),
	.datab(gnd),
	.datac(!\r0|distance_temp_cm [0]),
	.datad(gnd),
	.datae(!\r0|distance_temp_cm [3]),
	.dataf(!\r0|distance_temp_cm [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CM|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CM|WideOr6~0 .extended_lut = "off";
defparam \CM|WideOr6~0 .lut_mask = 64'h5555AFAFFAFAFFFF;
defparam \CM|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N42
cyclonev_lcell_comb \CM|WideOr5~0 (
// Equation(s):
// \CM|WideOr5~0_combout  = ( !\r0|distance_temp_cm [3] & ( \r0|distance_temp_cm [1] & ( (!\r0|distance_temp_cm [2]) # (\r0|distance_temp_cm [0]) ) ) ) # ( \r0|distance_temp_cm [3] & ( !\r0|distance_temp_cm [1] & ( (\r0|distance_temp_cm [0] & 
// \r0|distance_temp_cm [2]) ) ) ) # ( !\r0|distance_temp_cm [3] & ( !\r0|distance_temp_cm [1] & ( (\r0|distance_temp_cm [0] & !\r0|distance_temp_cm [2]) ) ) )

	.dataa(gnd),
	.datab(!\r0|distance_temp_cm [0]),
	.datac(!\r0|distance_temp_cm [2]),
	.datad(gnd),
	.datae(!\r0|distance_temp_cm [3]),
	.dataf(!\r0|distance_temp_cm [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CM|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CM|WideOr5~0 .extended_lut = "off";
defparam \CM|WideOr5~0 .lut_mask = 64'h30300303F3F30000;
defparam \CM|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N27
cyclonev_lcell_comb \CM|WideOr4~0 (
// Equation(s):
// \CM|WideOr4~0_combout  = ( !\r0|distance_temp_cm [3] & ( \r0|distance_temp_cm [1] & ( \r0|distance_temp_cm [0] ) ) ) # ( \r0|distance_temp_cm [3] & ( !\r0|distance_temp_cm [1] & ( (!\r0|distance_temp_cm [2] & \r0|distance_temp_cm [0]) ) ) ) # ( 
// !\r0|distance_temp_cm [3] & ( !\r0|distance_temp_cm [1] & ( (\r0|distance_temp_cm [0]) # (\r0|distance_temp_cm [2]) ) ) )

	.dataa(!\r0|distance_temp_cm [2]),
	.datab(gnd),
	.datac(!\r0|distance_temp_cm [0]),
	.datad(gnd),
	.datae(!\r0|distance_temp_cm [3]),
	.dataf(!\r0|distance_temp_cm [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CM|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CM|WideOr4~0 .extended_lut = "off";
defparam \CM|WideOr4~0 .lut_mask = 64'h5F5F0A0A0F0F0000;
defparam \CM|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N54
cyclonev_lcell_comb \CM|WideOr3~0 (
// Equation(s):
// \CM|WideOr3~0_combout  = ( \r0|distance_temp_cm [3] & ( \r0|distance_temp_cm [1] & ( !\r0|distance_temp_cm [0] $ (\r0|distance_temp_cm [2]) ) ) ) # ( !\r0|distance_temp_cm [3] & ( \r0|distance_temp_cm [1] & ( (\r0|distance_temp_cm [0] & 
// \r0|distance_temp_cm [2]) ) ) ) # ( !\r0|distance_temp_cm [3] & ( !\r0|distance_temp_cm [1] & ( !\r0|distance_temp_cm [0] $ (!\r0|distance_temp_cm [2]) ) ) )

	.dataa(gnd),
	.datab(!\r0|distance_temp_cm [0]),
	.datac(!\r0|distance_temp_cm [2]),
	.datad(gnd),
	.datae(!\r0|distance_temp_cm [3]),
	.dataf(!\r0|distance_temp_cm [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CM|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CM|WideOr3~0 .extended_lut = "off";
defparam \CM|WideOr3~0 .lut_mask = 64'h3C3C00000303C3C3;
defparam \CM|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N15
cyclonev_lcell_comb \CM|WideOr2~0 (
// Equation(s):
// \CM|WideOr2~0_combout  = ( \r0|distance_temp_cm [3] & ( \r0|distance_temp_cm [1] & ( \r0|distance_temp_cm [2] ) ) ) # ( !\r0|distance_temp_cm [3] & ( \r0|distance_temp_cm [1] & ( (!\r0|distance_temp_cm [2] & !\r0|distance_temp_cm [0]) ) ) ) # ( 
// \r0|distance_temp_cm [3] & ( !\r0|distance_temp_cm [1] & ( (\r0|distance_temp_cm [2] & !\r0|distance_temp_cm [0]) ) ) )

	.dataa(!\r0|distance_temp_cm [2]),
	.datab(gnd),
	.datac(!\r0|distance_temp_cm [0]),
	.datad(gnd),
	.datae(!\r0|distance_temp_cm [3]),
	.dataf(!\r0|distance_temp_cm [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CM|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CM|WideOr2~0 .extended_lut = "off";
defparam \CM|WideOr2~0 .lut_mask = 64'h00005050A0A05555;
defparam \CM|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N18
cyclonev_lcell_comb \CM|WideOr1~0 (
// Equation(s):
// \CM|WideOr1~0_combout  = ( \r0|distance_temp_cm [3] & ( \r0|distance_temp_cm [1] & ( (\r0|distance_temp_cm [2]) # (\r0|distance_temp_cm [0]) ) ) ) # ( !\r0|distance_temp_cm [3] & ( \r0|distance_temp_cm [1] & ( (!\r0|distance_temp_cm [0] & 
// \r0|distance_temp_cm [2]) ) ) ) # ( \r0|distance_temp_cm [3] & ( !\r0|distance_temp_cm [1] & ( (!\r0|distance_temp_cm [0] & \r0|distance_temp_cm [2]) ) ) ) # ( !\r0|distance_temp_cm [3] & ( !\r0|distance_temp_cm [1] & ( (\r0|distance_temp_cm [0] & 
// \r0|distance_temp_cm [2]) ) ) )

	.dataa(gnd),
	.datab(!\r0|distance_temp_cm [0]),
	.datac(!\r0|distance_temp_cm [2]),
	.datad(gnd),
	.datae(!\r0|distance_temp_cm [3]),
	.dataf(!\r0|distance_temp_cm [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CM|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CM|WideOr1~0 .extended_lut = "off";
defparam \CM|WideOr1~0 .lut_mask = 64'h03030C0C0C0C3F3F;
defparam \CM|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N3
cyclonev_lcell_comb \CM|WideOr0~0 (
// Equation(s):
// \CM|WideOr0~0_combout  = ( \r0|distance_temp_cm [3] & ( \r0|distance_temp_cm [1] & ( (!\r0|distance_temp_cm [2] & \r0|distance_temp_cm [0]) ) ) ) # ( \r0|distance_temp_cm [3] & ( !\r0|distance_temp_cm [1] & ( (\r0|distance_temp_cm [2] & 
// \r0|distance_temp_cm [0]) ) ) ) # ( !\r0|distance_temp_cm [3] & ( !\r0|distance_temp_cm [1] & ( !\r0|distance_temp_cm [2] $ (!\r0|distance_temp_cm [0]) ) ) )

	.dataa(!\r0|distance_temp_cm [2]),
	.datab(gnd),
	.datac(!\r0|distance_temp_cm [0]),
	.datad(gnd),
	.datae(!\r0|distance_temp_cm [3]),
	.dataf(!\r0|distance_temp_cm [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CM|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CM|WideOr0~0 .extended_lut = "off";
defparam \CM|WideOr0~0 .lut_mask = 64'h5A5A050500000A0A;
defparam \CM|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N6
cyclonev_lcell_comb \C0|current_state~0 (
// Equation(s):
// \C0|current_state~0_combout  = ( \C0|Mux3~4_combout  & ( \SW[8]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[8]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|current_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|current_state~0 .extended_lut = "off";
defparam \C0|current_state~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \C0|current_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N8
dffeas \C0|current_state[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|current_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state[0] .is_wysiwyg = "true";
defparam \C0|current_state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N33
cyclonev_lcell_comb \CS|Decoder0~0 (
// Equation(s):
// \CS|Decoder0~0_combout  = ( \C0|current_state [2] & ( \C0|current_state [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\C0|current_state [0]),
	.datae(gnd),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CS|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CS|Decoder0~0 .extended_lut = "off";
defparam \CS|Decoder0~0 .lut_mask = 64'h0000000000FF00FF;
defparam \CS|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N6
cyclonev_lcell_comb \C0|next_state[2]~0 (
// Equation(s):
// \C0|next_state[2]~0_combout  = ( \r0|distance_temp_cm [2] & ( (!\r0|distance_temp_cm [3] & (!\r0|distance_temp_cm [0] & !\r0|distance_temp_cm [1])) ) ) # ( !\r0|distance_temp_cm [2] & ( (!\r0|distance_temp_cm [3] & \r0|distance_temp_cm [1]) ) )

	.dataa(gnd),
	.datab(!\r0|distance_temp_cm [3]),
	.datac(!\r0|distance_temp_cm [0]),
	.datad(!\r0|distance_temp_cm [1]),
	.datae(gnd),
	.dataf(!\r0|distance_temp_cm [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|next_state[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|next_state[2]~0 .extended_lut = "off";
defparam \C0|next_state[2]~0 .lut_mask = 64'h00CC00CCC000C000;
defparam \C0|next_state[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N42
cyclonev_lcell_comb \C0|current_state~2 (
// Equation(s):
// \C0|current_state~2_combout  = ( \C0|Bselect [1] & ( \C0|current_state [2] & ( (\SW[8]~input_o  & (((!\C0|current_state [0]) # (!\C0|current_state [1])) # (\C0|next_state[2]~0_combout ))) ) ) ) # ( !\C0|Bselect [1] & ( \C0|current_state [2] & ( 
// (\SW[8]~input_o  & (\C0|next_state[2]~0_combout  & (!\C0|current_state [0] & !\C0|current_state [1]))) ) ) ) # ( \C0|Bselect [1] & ( !\C0|current_state [2] & ( \SW[8]~input_o  ) ) ) # ( !\C0|Bselect [1] & ( !\C0|current_state [2] & ( (\SW[8]~input_o  & 
// (\C0|next_state[2]~0_combout  & (!\C0|current_state [0] & !\C0|current_state [1]))) ) ) )

	.dataa(!\SW[8]~input_o ),
	.datab(!\C0|next_state[2]~0_combout ),
	.datac(!\C0|current_state [0]),
	.datad(!\C0|current_state [1]),
	.datae(!\C0|Bselect [1]),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|current_state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|current_state~2 .extended_lut = "off";
defparam \C0|current_state~2 .lut_mask = 64'h1000555510005551;
defparam \C0|current_state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N44
dffeas \C0|Bselect[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|current_state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|Bselect [1]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|Bselect[1] .is_wysiwyg = "true";
defparam \C0|Bselect[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N0
cyclonev_lcell_comb \D0|countOriginal|Add0~61 (
// Equation(s):
// \D0|countOriginal|Add0~61_sumout  = SUM(( \D0|countOriginal|count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \D0|countOriginal|Add0~62  = CARRY(( \D0|countOriginal|count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countOriginal|count[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countOriginal|Add0~61_sumout ),
	.cout(\D0|countOriginal|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \D0|countOriginal|Add0~61 .extended_lut = "off";
defparam \D0|countOriginal|Add0~61 .lut_mask = 64'h0000000000000F0F;
defparam \D0|countOriginal|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N24
cyclonev_lcell_comb \D0|countOriginal|count[3]~0 (
// Equation(s):
// \D0|countOriginal|count[3]~0_combout  = ( \C0|current_state [1] & ( \C0|Equal1~3_combout  ) ) # ( !\C0|current_state [1] & ( \C0|Equal1~3_combout  ) ) # ( !\C0|current_state [1] & ( !\C0|Equal1~3_combout  & ( (!\C0|current_state [0] & (!\C0|Bselect [1] & 
// !\C0|current_state [2])) ) ) )

	.dataa(gnd),
	.datab(!\C0|current_state [0]),
	.datac(!\C0|Bselect [1]),
	.datad(!\C0|current_state [2]),
	.datae(!\C0|current_state [1]),
	.dataf(!\C0|Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|countOriginal|count[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|countOriginal|count[3]~0 .extended_lut = "off";
defparam \D0|countOriginal|count[3]~0 .lut_mask = 64'hC0000000FFFFFFFF;
defparam \D0|countOriginal|count[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N6
cyclonev_lcell_comb \D0|countOriginal|count[3]~1 (
// Equation(s):
// \D0|countOriginal|count[3]~1_combout  = ( \C0|current_state [1] & ( (\C0|current_state [0] & (\C0|current_state [2] & !\C0|Bselect [1])) ) ) # ( !\C0|current_state [1] & ( (!\C0|current_state [0] & (!\C0|current_state [2] & !\C0|Bselect [1])) ) )

	.dataa(!\C0|current_state [0]),
	.datab(!\C0|current_state [2]),
	.datac(gnd),
	.datad(!\C0|Bselect [1]),
	.datae(gnd),
	.dataf(!\C0|current_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|countOriginal|count[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|countOriginal|count[3]~1 .extended_lut = "off";
defparam \D0|countOriginal|count[3]~1 .lut_mask = 64'h8800880011001100;
defparam \D0|countOriginal|count[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N2
dffeas \D0|countOriginal|count[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countOriginal|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countOriginal|count[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countOriginal|count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countOriginal|count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \D0|countOriginal|count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N3
cyclonev_lcell_comb \D0|countOriginal|Add0~57 (
// Equation(s):
// \D0|countOriginal|Add0~57_sumout  = SUM(( \D0|countOriginal|count [1] ) + ( GND ) + ( \D0|countOriginal|Add0~62  ))
// \D0|countOriginal|Add0~58  = CARRY(( \D0|countOriginal|count [1] ) + ( GND ) + ( \D0|countOriginal|Add0~62  ))

	.dataa(!\D0|countOriginal|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countOriginal|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countOriginal|Add0~57_sumout ),
	.cout(\D0|countOriginal|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \D0|countOriginal|Add0~57 .extended_lut = "off";
defparam \D0|countOriginal|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|countOriginal|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N5
dffeas \D0|countOriginal|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countOriginal|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countOriginal|count[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countOriginal|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countOriginal|count[1] .is_wysiwyg = "true";
defparam \D0|countOriginal|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N6
cyclonev_lcell_comb \D0|countOriginal|Add0~1 (
// Equation(s):
// \D0|countOriginal|Add0~1_sumout  = SUM(( \D0|countOriginal|count [2] ) + ( GND ) + ( \D0|countOriginal|Add0~58  ))
// \D0|countOriginal|Add0~2  = CARRY(( \D0|countOriginal|count [2] ) + ( GND ) + ( \D0|countOriginal|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countOriginal|count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countOriginal|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countOriginal|Add0~1_sumout ),
	.cout(\D0|countOriginal|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \D0|countOriginal|Add0~1 .extended_lut = "off";
defparam \D0|countOriginal|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countOriginal|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N7
dffeas \D0|countOriginal|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countOriginal|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countOriginal|count[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countOriginal|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countOriginal|count[2] .is_wysiwyg = "true";
defparam \D0|countOriginal|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N9
cyclonev_lcell_comb \D0|countOriginal|Add0~21 (
// Equation(s):
// \D0|countOriginal|Add0~21_sumout  = SUM(( \D0|countOriginal|count [3] ) + ( GND ) + ( \D0|countOriginal|Add0~2  ))
// \D0|countOriginal|Add0~22  = CARRY(( \D0|countOriginal|count [3] ) + ( GND ) + ( \D0|countOriginal|Add0~2  ))

	.dataa(!\D0|countOriginal|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countOriginal|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countOriginal|Add0~21_sumout ),
	.cout(\D0|countOriginal|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|countOriginal|Add0~21 .extended_lut = "off";
defparam \D0|countOriginal|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|countOriginal|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N10
dffeas \D0|countOriginal|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countOriginal|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countOriginal|count[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countOriginal|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countOriginal|count[3] .is_wysiwyg = "true";
defparam \D0|countOriginal|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N12
cyclonev_lcell_comb \D0|countOriginal|Add0~49 (
// Equation(s):
// \D0|countOriginal|Add0~49_sumout  = SUM(( \D0|countOriginal|count[4]~DUPLICATE_q  ) + ( GND ) + ( \D0|countOriginal|Add0~22  ))
// \D0|countOriginal|Add0~50  = CARRY(( \D0|countOriginal|count[4]~DUPLICATE_q  ) + ( GND ) + ( \D0|countOriginal|Add0~22  ))

	.dataa(gnd),
	.datab(!\D0|countOriginal|count[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countOriginal|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countOriginal|Add0~49_sumout ),
	.cout(\D0|countOriginal|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \D0|countOriginal|Add0~49 .extended_lut = "off";
defparam \D0|countOriginal|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|countOriginal|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N14
dffeas \D0|countOriginal|count[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countOriginal|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countOriginal|count[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countOriginal|count[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countOriginal|count[4]~DUPLICATE .is_wysiwyg = "true";
defparam \D0|countOriginal|count[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N15
cyclonev_lcell_comb \D0|countOriginal|Add0~53 (
// Equation(s):
// \D0|countOriginal|Add0~53_sumout  = SUM(( \D0|countOriginal|count [5] ) + ( GND ) + ( \D0|countOriginal|Add0~50  ))
// \D0|countOriginal|Add0~54  = CARRY(( \D0|countOriginal|count [5] ) + ( GND ) + ( \D0|countOriginal|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countOriginal|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countOriginal|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countOriginal|Add0~53_sumout ),
	.cout(\D0|countOriginal|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \D0|countOriginal|Add0~53 .extended_lut = "off";
defparam \D0|countOriginal|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countOriginal|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N17
dffeas \D0|countOriginal|count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countOriginal|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countOriginal|count[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countOriginal|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countOriginal|count[5] .is_wysiwyg = "true";
defparam \D0|countOriginal|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N18
cyclonev_lcell_comb \D0|countOriginal|Add0~45 (
// Equation(s):
// \D0|countOriginal|Add0~45_sumout  = SUM(( \D0|countOriginal|count [6] ) + ( GND ) + ( \D0|countOriginal|Add0~54  ))
// \D0|countOriginal|Add0~46  = CARRY(( \D0|countOriginal|count [6] ) + ( GND ) + ( \D0|countOriginal|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countOriginal|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countOriginal|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countOriginal|Add0~45_sumout ),
	.cout(\D0|countOriginal|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \D0|countOriginal|Add0~45 .extended_lut = "off";
defparam \D0|countOriginal|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countOriginal|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N20
dffeas \D0|countOriginal|count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countOriginal|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countOriginal|count[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countOriginal|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countOriginal|count[6] .is_wysiwyg = "true";
defparam \D0|countOriginal|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N21
cyclonev_lcell_comb \D0|countOriginal|Add0~41 (
// Equation(s):
// \D0|countOriginal|Add0~41_sumout  = SUM(( \D0|countOriginal|count [7] ) + ( GND ) + ( \D0|countOriginal|Add0~46  ))
// \D0|countOriginal|Add0~42  = CARRY(( \D0|countOriginal|count [7] ) + ( GND ) + ( \D0|countOriginal|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countOriginal|count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countOriginal|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countOriginal|Add0~41_sumout ),
	.cout(\D0|countOriginal|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \D0|countOriginal|Add0~41 .extended_lut = "off";
defparam \D0|countOriginal|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countOriginal|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N22
dffeas \D0|countOriginal|count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countOriginal|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countOriginal|count[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countOriginal|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countOriginal|count[7] .is_wysiwyg = "true";
defparam \D0|countOriginal|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N24
cyclonev_lcell_comb \D0|countOriginal|Add0~37 (
// Equation(s):
// \D0|countOriginal|Add0~37_sumout  = SUM(( \D0|countOriginal|count [8] ) + ( GND ) + ( \D0|countOriginal|Add0~42  ))
// \D0|countOriginal|Add0~38  = CARRY(( \D0|countOriginal|count [8] ) + ( GND ) + ( \D0|countOriginal|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countOriginal|count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countOriginal|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countOriginal|Add0~37_sumout ),
	.cout(\D0|countOriginal|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \D0|countOriginal|Add0~37 .extended_lut = "off";
defparam \D0|countOriginal|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countOriginal|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N26
dffeas \D0|countOriginal|count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countOriginal|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countOriginal|count[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countOriginal|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countOriginal|count[8] .is_wysiwyg = "true";
defparam \D0|countOriginal|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N27
cyclonev_lcell_comb \D0|countOriginal|Add0~33 (
// Equation(s):
// \D0|countOriginal|Add0~33_sumout  = SUM(( \D0|countOriginal|count [9] ) + ( GND ) + ( \D0|countOriginal|Add0~38  ))
// \D0|countOriginal|Add0~34  = CARRY(( \D0|countOriginal|count [9] ) + ( GND ) + ( \D0|countOriginal|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countOriginal|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countOriginal|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countOriginal|Add0~33_sumout ),
	.cout(\D0|countOriginal|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \D0|countOriginal|Add0~33 .extended_lut = "off";
defparam \D0|countOriginal|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countOriginal|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N28
dffeas \D0|countOriginal|count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countOriginal|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countOriginal|count[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countOriginal|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countOriginal|count[9] .is_wysiwyg = "true";
defparam \D0|countOriginal|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N30
cyclonev_lcell_comb \D0|countOriginal|Add0~29 (
// Equation(s):
// \D0|countOriginal|Add0~29_sumout  = SUM(( \D0|countOriginal|count [10] ) + ( GND ) + ( \D0|countOriginal|Add0~34  ))
// \D0|countOriginal|Add0~30  = CARRY(( \D0|countOriginal|count [10] ) + ( GND ) + ( \D0|countOriginal|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countOriginal|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countOriginal|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countOriginal|Add0~29_sumout ),
	.cout(\D0|countOriginal|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|countOriginal|Add0~29 .extended_lut = "off";
defparam \D0|countOriginal|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countOriginal|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N31
dffeas \D0|countOriginal|count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countOriginal|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countOriginal|count[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countOriginal|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countOriginal|count[10] .is_wysiwyg = "true";
defparam \D0|countOriginal|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N33
cyclonev_lcell_comb \D0|countOriginal|Add0~25 (
// Equation(s):
// \D0|countOriginal|Add0~25_sumout  = SUM(( \D0|countOriginal|count [11] ) + ( GND ) + ( \D0|countOriginal|Add0~30  ))
// \D0|countOriginal|Add0~26  = CARRY(( \D0|countOriginal|count [11] ) + ( GND ) + ( \D0|countOriginal|Add0~30  ))

	.dataa(!\D0|countOriginal|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countOriginal|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countOriginal|Add0~25_sumout ),
	.cout(\D0|countOriginal|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|countOriginal|Add0~25 .extended_lut = "off";
defparam \D0|countOriginal|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|countOriginal|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N34
dffeas \D0|countOriginal|count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countOriginal|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countOriginal|count[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countOriginal|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countOriginal|count[11] .is_wysiwyg = "true";
defparam \D0|countOriginal|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N18
cyclonev_lcell_comb \C0|Equal1~1 (
// Equation(s):
// \C0|Equal1~1_combout  = ( \D0|countOriginal|count [11] & ( !\D0|countOriginal|count [3] & ( (!\D0|countOriginal|count [8] & (!\D0|countOriginal|count [9] & (!\D0|countOriginal|count [7] & \D0|countOriginal|count [10]))) ) ) )

	.dataa(!\D0|countOriginal|count [8]),
	.datab(!\D0|countOriginal|count [9]),
	.datac(!\D0|countOriginal|count [7]),
	.datad(!\D0|countOriginal|count [10]),
	.datae(!\D0|countOriginal|count [11]),
	.dataf(!\D0|countOriginal|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Equal1~1 .extended_lut = "off";
defparam \C0|Equal1~1 .lut_mask = 64'h0000008000000000;
defparam \C0|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N36
cyclonev_lcell_comb \D0|countOriginal|Add0~65 (
// Equation(s):
// \D0|countOriginal|Add0~65_sumout  = SUM(( \D0|countOriginal|count[12]~DUPLICATE_q  ) + ( GND ) + ( \D0|countOriginal|Add0~26  ))
// \D0|countOriginal|Add0~66  = CARRY(( \D0|countOriginal|count[12]~DUPLICATE_q  ) + ( GND ) + ( \D0|countOriginal|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countOriginal|count[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countOriginal|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countOriginal|Add0~65_sumout ),
	.cout(\D0|countOriginal|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \D0|countOriginal|Add0~65 .extended_lut = "off";
defparam \D0|countOriginal|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countOriginal|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N38
dffeas \D0|countOriginal|count[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countOriginal|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countOriginal|count[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countOriginal|count[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countOriginal|count[12]~DUPLICATE .is_wysiwyg = "true";
defparam \D0|countOriginal|count[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N39
cyclonev_lcell_comb \D0|countOriginal|Add0~5 (
// Equation(s):
// \D0|countOriginal|Add0~5_sumout  = SUM(( \D0|countOriginal|count [13] ) + ( GND ) + ( \D0|countOriginal|Add0~66  ))
// \D0|countOriginal|Add0~6  = CARRY(( \D0|countOriginal|count [13] ) + ( GND ) + ( \D0|countOriginal|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countOriginal|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countOriginal|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countOriginal|Add0~5_sumout ),
	.cout(\D0|countOriginal|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|countOriginal|Add0~5 .extended_lut = "off";
defparam \D0|countOriginal|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countOriginal|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N40
dffeas \D0|countOriginal|count[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countOriginal|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countOriginal|count[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countOriginal|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countOriginal|count[13] .is_wysiwyg = "true";
defparam \D0|countOriginal|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N42
cyclonev_lcell_comb \D0|countOriginal|Add0~17 (
// Equation(s):
// \D0|countOriginal|Add0~17_sumout  = SUM(( \D0|countOriginal|count [14] ) + ( GND ) + ( \D0|countOriginal|Add0~6  ))
// \D0|countOriginal|Add0~18  = CARRY(( \D0|countOriginal|count [14] ) + ( GND ) + ( \D0|countOriginal|Add0~6  ))

	.dataa(gnd),
	.datab(!\D0|countOriginal|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countOriginal|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countOriginal|Add0~17_sumout ),
	.cout(\D0|countOriginal|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|countOriginal|Add0~17 .extended_lut = "off";
defparam \D0|countOriginal|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|countOriginal|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N43
dffeas \D0|countOriginal|count[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countOriginal|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countOriginal|count[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countOriginal|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countOriginal|count[14] .is_wysiwyg = "true";
defparam \D0|countOriginal|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N45
cyclonev_lcell_comb \D0|countOriginal|Add0~9 (
// Equation(s):
// \D0|countOriginal|Add0~9_sumout  = SUM(( \D0|countOriginal|count [15] ) + ( GND ) + ( \D0|countOriginal|Add0~18  ))
// \D0|countOriginal|Add0~10  = CARRY(( \D0|countOriginal|count [15] ) + ( GND ) + ( \D0|countOriginal|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countOriginal|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countOriginal|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countOriginal|Add0~9_sumout ),
	.cout(\D0|countOriginal|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|countOriginal|Add0~9 .extended_lut = "off";
defparam \D0|countOriginal|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countOriginal|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N47
dffeas \D0|countOriginal|count[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countOriginal|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countOriginal|count[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countOriginal|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countOriginal|count[15] .is_wysiwyg = "true";
defparam \D0|countOriginal|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N48
cyclonev_lcell_comb \D0|countOriginal|Add0~13 (
// Equation(s):
// \D0|countOriginal|Add0~13_sumout  = SUM(( \D0|countOriginal|count [16] ) + ( GND ) + ( \D0|countOriginal|Add0~10  ))

	.dataa(gnd),
	.datab(!\D0|countOriginal|count [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countOriginal|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countOriginal|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|countOriginal|Add0~13 .extended_lut = "off";
defparam \D0|countOriginal|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|countOriginal|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N49
dffeas \D0|countOriginal|count[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countOriginal|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countOriginal|count[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countOriginal|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countOriginal|count[16] .is_wysiwyg = "true";
defparam \D0|countOriginal|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N15
cyclonev_lcell_comb \C0|Equal1~0 (
// Equation(s):
// \C0|Equal1~0_combout  = ( !\D0|countOriginal|count [2] & ( (\D0|countOriginal|count [13] & (\D0|countOriginal|count [16] & (!\D0|countOriginal|count [15] & !\D0|countOriginal|count [14]))) ) )

	.dataa(!\D0|countOriginal|count [13]),
	.datab(!\D0|countOriginal|count [16]),
	.datac(!\D0|countOriginal|count [15]),
	.datad(!\D0|countOriginal|count [14]),
	.datae(gnd),
	.dataf(!\D0|countOriginal|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Equal1~0 .extended_lut = "off";
defparam \C0|Equal1~0 .lut_mask = 64'h1000100000000000;
defparam \C0|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N54
cyclonev_lcell_comb \C0|Equal1~2 (
// Equation(s):
// \C0|Equal1~2_combout  = ( !\D0|countOriginal|count [1] & ( !\D0|countOriginal|count [6] & ( (!\D0|countOriginal|count[12]~DUPLICATE_q  & (!\D0|countOriginal|count [5] & (!\D0|countOriginal|count[0]~DUPLICATE_q  & !\D0|countOriginal|count[4]~DUPLICATE_q 
// ))) ) ) )

	.dataa(!\D0|countOriginal|count[12]~DUPLICATE_q ),
	.datab(!\D0|countOriginal|count [5]),
	.datac(!\D0|countOriginal|count[0]~DUPLICATE_q ),
	.datad(!\D0|countOriginal|count[4]~DUPLICATE_q ),
	.datae(!\D0|countOriginal|count [1]),
	.dataf(!\D0|countOriginal|count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Equal1~2 .extended_lut = "off";
defparam \C0|Equal1~2 .lut_mask = 64'h8000000000000000;
defparam \C0|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N12
cyclonev_lcell_comb \C0|Equal1~3 (
// Equation(s):
// \C0|Equal1~3_combout  = ( \C0|Equal1~2_combout  & ( (\C0|Equal1~1_combout  & \C0|Equal1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|Equal1~1_combout ),
	.datad(!\C0|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\C0|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Equal1~3 .extended_lut = "off";
defparam \C0|Equal1~3 .lut_mask = 64'h00000000000F000F;
defparam \C0|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N18
cyclonev_lcell_comb \D0|countFinal|count[0]~0 (
// Equation(s):
// \D0|countFinal|count[0]~0_combout  = ( \C0|Equal0~3_combout  & ( \C0|current_state [1] ) ) # ( \C0|Equal0~3_combout  & ( !\C0|current_state [1] ) ) # ( !\C0|Equal0~3_combout  & ( !\C0|current_state [1] & ( (!\C0|current_state [0] & !\C0|Bselect [1]) ) ) )

	.dataa(gnd),
	.datab(!\C0|current_state [0]),
	.datac(!\C0|Bselect [1]),
	.datad(gnd),
	.datae(!\C0|Equal0~3_combout ),
	.dataf(!\C0|current_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|countFinal|count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|countFinal|count[0]~0 .extended_lut = "off";
defparam \D0|countFinal|count[0]~0 .lut_mask = 64'hC0C0FFFF0000FFFF;
defparam \D0|countFinal|count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N3
cyclonev_lcell_comb \D0|countFinal|count[0]~1 (
// Equation(s):
// \D0|countFinal|count[0]~1_combout  = ( !\C0|current_state [2] & ( \C0|current_state [0] & ( (!\C0|Bselect [1] & \C0|current_state [1]) ) ) ) # ( \C0|current_state [2] & ( !\C0|current_state [0] & ( (!\C0|Bselect [1] & !\C0|current_state [1]) ) ) ) # ( 
// !\C0|current_state [2] & ( !\C0|current_state [0] & ( (!\C0|Bselect [1] & !\C0|current_state [1]) ) ) )

	.dataa(gnd),
	.datab(!\C0|Bselect [1]),
	.datac(!\C0|current_state [1]),
	.datad(gnd),
	.datae(!\C0|current_state [2]),
	.dataf(!\C0|current_state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|countFinal|count[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|countFinal|count[0]~1 .extended_lut = "off";
defparam \D0|countFinal|count[0]~1 .lut_mask = 64'hC0C0C0C00C0C0000;
defparam \D0|countFinal|count[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y9_N35
dffeas \D0|countFinal|count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countFinal|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countFinal|count[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countFinal|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countFinal|count[11] .is_wysiwyg = "true";
defparam \D0|countFinal|count[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y9_N0
cyclonev_lcell_comb \D0|countFinal|Add0~29 (
// Equation(s):
// \D0|countFinal|Add0~29_sumout  = SUM(( \D0|countFinal|count [0] ) + ( VCC ) + ( !VCC ))
// \D0|countFinal|Add0~30  = CARRY(( \D0|countFinal|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countFinal|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countFinal|Add0~29_sumout ),
	.cout(\D0|countFinal|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|countFinal|Add0~29 .extended_lut = "off";
defparam \D0|countFinal|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \D0|countFinal|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y9_N1
dffeas \D0|countFinal|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countFinal|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countFinal|count[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countFinal|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countFinal|count[0] .is_wysiwyg = "true";
defparam \D0|countFinal|count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y9_N3
cyclonev_lcell_comb \D0|countFinal|Add0~37 (
// Equation(s):
// \D0|countFinal|Add0~37_sumout  = SUM(( \D0|countFinal|count [1] ) + ( GND ) + ( \D0|countFinal|Add0~30  ))
// \D0|countFinal|Add0~38  = CARRY(( \D0|countFinal|count [1] ) + ( GND ) + ( \D0|countFinal|Add0~30  ))

	.dataa(!\D0|countFinal|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countFinal|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countFinal|Add0~37_sumout ),
	.cout(\D0|countFinal|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \D0|countFinal|Add0~37 .extended_lut = "off";
defparam \D0|countFinal|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|countFinal|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y9_N5
dffeas \D0|countFinal|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countFinal|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countFinal|count[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countFinal|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countFinal|count[1] .is_wysiwyg = "true";
defparam \D0|countFinal|count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y9_N6
cyclonev_lcell_comb \D0|countFinal|Add0~9 (
// Equation(s):
// \D0|countFinal|Add0~9_sumout  = SUM(( \D0|countFinal|count [2] ) + ( GND ) + ( \D0|countFinal|Add0~38  ))
// \D0|countFinal|Add0~10  = CARRY(( \D0|countFinal|count [2] ) + ( GND ) + ( \D0|countFinal|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countFinal|count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countFinal|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countFinal|Add0~9_sumout ),
	.cout(\D0|countFinal|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|countFinal|Add0~9 .extended_lut = "off";
defparam \D0|countFinal|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countFinal|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y9_N7
dffeas \D0|countFinal|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countFinal|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countFinal|count[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countFinal|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countFinal|count[2] .is_wysiwyg = "true";
defparam \D0|countFinal|count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y9_N9
cyclonev_lcell_comb \D0|countFinal|Add0~41 (
// Equation(s):
// \D0|countFinal|Add0~41_sumout  = SUM(( \D0|countFinal|count [3] ) + ( GND ) + ( \D0|countFinal|Add0~10  ))
// \D0|countFinal|Add0~42  = CARRY(( \D0|countFinal|count [3] ) + ( GND ) + ( \D0|countFinal|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countFinal|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countFinal|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countFinal|Add0~41_sumout ),
	.cout(\D0|countFinal|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \D0|countFinal|Add0~41 .extended_lut = "off";
defparam \D0|countFinal|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countFinal|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y9_N10
dffeas \D0|countFinal|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countFinal|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countFinal|count[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countFinal|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countFinal|count[3] .is_wysiwyg = "true";
defparam \D0|countFinal|count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y9_N12
cyclonev_lcell_comb \D0|countFinal|Add0~45 (
// Equation(s):
// \D0|countFinal|Add0~45_sumout  = SUM(( \D0|countFinal|count [4] ) + ( GND ) + ( \D0|countFinal|Add0~42  ))
// \D0|countFinal|Add0~46  = CARRY(( \D0|countFinal|count [4] ) + ( GND ) + ( \D0|countFinal|Add0~42  ))

	.dataa(gnd),
	.datab(!\D0|countFinal|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countFinal|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countFinal|Add0~45_sumout ),
	.cout(\D0|countFinal|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \D0|countFinal|Add0~45 .extended_lut = "off";
defparam \D0|countFinal|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|countFinal|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y9_N14
dffeas \D0|countFinal|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countFinal|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countFinal|count[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countFinal|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countFinal|count[4] .is_wysiwyg = "true";
defparam \D0|countFinal|count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y9_N15
cyclonev_lcell_comb \D0|countFinal|Add0~1 (
// Equation(s):
// \D0|countFinal|Add0~1_sumout  = SUM(( \D0|countFinal|count [5] ) + ( GND ) + ( \D0|countFinal|Add0~46  ))
// \D0|countFinal|Add0~2  = CARRY(( \D0|countFinal|count [5] ) + ( GND ) + ( \D0|countFinal|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countFinal|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countFinal|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countFinal|Add0~1_sumout ),
	.cout(\D0|countFinal|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \D0|countFinal|Add0~1 .extended_lut = "off";
defparam \D0|countFinal|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countFinal|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y9_N16
dffeas \D0|countFinal|count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countFinal|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countFinal|count[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countFinal|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countFinal|count[5] .is_wysiwyg = "true";
defparam \D0|countFinal|count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y9_N18
cyclonev_lcell_comb \D0|countFinal|Add0~33 (
// Equation(s):
// \D0|countFinal|Add0~33_sumout  = SUM(( \D0|countFinal|count [6] ) + ( GND ) + ( \D0|countFinal|Add0~2  ))
// \D0|countFinal|Add0~34  = CARRY(( \D0|countFinal|count [6] ) + ( GND ) + ( \D0|countFinal|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countFinal|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countFinal|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countFinal|Add0~33_sumout ),
	.cout(\D0|countFinal|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \D0|countFinal|Add0~33 .extended_lut = "off";
defparam \D0|countFinal|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countFinal|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y9_N20
dffeas \D0|countFinal|count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countFinal|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countFinal|count[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countFinal|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countFinal|count[6] .is_wysiwyg = "true";
defparam \D0|countFinal|count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y9_N21
cyclonev_lcell_comb \D0|countFinal|Add0~49 (
// Equation(s):
// \D0|countFinal|Add0~49_sumout  = SUM(( \D0|countFinal|count [7] ) + ( GND ) + ( \D0|countFinal|Add0~34  ))
// \D0|countFinal|Add0~50  = CARRY(( \D0|countFinal|count [7] ) + ( GND ) + ( \D0|countFinal|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countFinal|count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countFinal|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countFinal|Add0~49_sumout ),
	.cout(\D0|countFinal|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \D0|countFinal|Add0~49 .extended_lut = "off";
defparam \D0|countFinal|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countFinal|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y9_N22
dffeas \D0|countFinal|count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countFinal|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countFinal|count[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countFinal|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countFinal|count[7] .is_wysiwyg = "true";
defparam \D0|countFinal|count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y9_N24
cyclonev_lcell_comb \D0|countFinal|Add0~53 (
// Equation(s):
// \D0|countFinal|Add0~53_sumout  = SUM(( \D0|countFinal|count [8] ) + ( GND ) + ( \D0|countFinal|Add0~50  ))
// \D0|countFinal|Add0~54  = CARRY(( \D0|countFinal|count [8] ) + ( GND ) + ( \D0|countFinal|Add0~50  ))

	.dataa(gnd),
	.datab(!\D0|countFinal|count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countFinal|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countFinal|Add0~53_sumout ),
	.cout(\D0|countFinal|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \D0|countFinal|Add0~53 .extended_lut = "off";
defparam \D0|countFinal|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|countFinal|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y9_N25
dffeas \D0|countFinal|count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countFinal|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countFinal|count[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countFinal|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countFinal|count[8] .is_wysiwyg = "true";
defparam \D0|countFinal|count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y9_N27
cyclonev_lcell_comb \D0|countFinal|Add0~57 (
// Equation(s):
// \D0|countFinal|Add0~57_sumout  = SUM(( \D0|countFinal|count [9] ) + ( GND ) + ( \D0|countFinal|Add0~54  ))
// \D0|countFinal|Add0~58  = CARRY(( \D0|countFinal|count [9] ) + ( GND ) + ( \D0|countFinal|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countFinal|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countFinal|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countFinal|Add0~57_sumout ),
	.cout(\D0|countFinal|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \D0|countFinal|Add0~57 .extended_lut = "off";
defparam \D0|countFinal|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countFinal|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y9_N28
dffeas \D0|countFinal|count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countFinal|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countFinal|count[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countFinal|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countFinal|count[9] .is_wysiwyg = "true";
defparam \D0|countFinal|count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y9_N30
cyclonev_lcell_comb \D0|countFinal|Add0~61 (
// Equation(s):
// \D0|countFinal|Add0~61_sumout  = SUM(( \D0|countFinal|count [10] ) + ( GND ) + ( \D0|countFinal|Add0~58  ))
// \D0|countFinal|Add0~62  = CARRY(( \D0|countFinal|count [10] ) + ( GND ) + ( \D0|countFinal|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countFinal|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countFinal|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countFinal|Add0~61_sumout ),
	.cout(\D0|countFinal|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \D0|countFinal|Add0~61 .extended_lut = "off";
defparam \D0|countFinal|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countFinal|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y9_N31
dffeas \D0|countFinal|count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countFinal|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countFinal|count[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countFinal|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countFinal|count[10] .is_wysiwyg = "true";
defparam \D0|countFinal|count[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y9_N33
cyclonev_lcell_comb \D0|countFinal|Add0~5 (
// Equation(s):
// \D0|countFinal|Add0~5_sumout  = SUM(( \D0|countFinal|count [11] ) + ( GND ) + ( \D0|countFinal|Add0~62  ))
// \D0|countFinal|Add0~6  = CARRY(( \D0|countFinal|count [11] ) + ( GND ) + ( \D0|countFinal|Add0~62  ))

	.dataa(!\D0|countFinal|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countFinal|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countFinal|Add0~5_sumout ),
	.cout(\D0|countFinal|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|countFinal|Add0~5 .extended_lut = "off";
defparam \D0|countFinal|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|countFinal|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y9_N34
dffeas \D0|countFinal|count[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countFinal|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countFinal|count[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countFinal|count[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countFinal|count[11]~DUPLICATE .is_wysiwyg = "true";
defparam \D0|countFinal|count[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N38
dffeas \D0|countFinal|count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countFinal|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countFinal|count[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countFinal|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countFinal|count[12] .is_wysiwyg = "true";
defparam \D0|countFinal|count[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y9_N36
cyclonev_lcell_comb \D0|countFinal|Add0~65 (
// Equation(s):
// \D0|countFinal|Add0~65_sumout  = SUM(( \D0|countFinal|count [12] ) + ( GND ) + ( \D0|countFinal|Add0~6  ))
// \D0|countFinal|Add0~66  = CARRY(( \D0|countFinal|count [12] ) + ( GND ) + ( \D0|countFinal|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countFinal|count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countFinal|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countFinal|Add0~65_sumout ),
	.cout(\D0|countFinal|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \D0|countFinal|Add0~65 .extended_lut = "off";
defparam \D0|countFinal|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countFinal|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y9_N37
dffeas \D0|countFinal|count[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countFinal|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countFinal|count[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countFinal|count[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countFinal|count[12]~DUPLICATE .is_wysiwyg = "true";
defparam \D0|countFinal|count[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N12
cyclonev_lcell_comb \C0|Equal0~2 (
// Equation(s):
// \C0|Equal0~2_combout  = ( \D0|countFinal|count [10] & ( (!\D0|countFinal|count [9] & (!\D0|countFinal|count [7] & (!\D0|countFinal|count[12]~DUPLICATE_q  & !\D0|countFinal|count [8]))) ) )

	.dataa(!\D0|countFinal|count [9]),
	.datab(!\D0|countFinal|count [7]),
	.datac(!\D0|countFinal|count[12]~DUPLICATE_q ),
	.datad(!\D0|countFinal|count [8]),
	.datae(!\D0|countFinal|count [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Equal0~2 .extended_lut = "off";
defparam \C0|Equal0~2 .lut_mask = 64'h0000800000008000;
defparam \C0|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y9_N19
dffeas \D0|countFinal|count[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countFinal|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countFinal|count[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countFinal|count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countFinal|count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \D0|countFinal|count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N13
dffeas \D0|countFinal|count[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countFinal|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countFinal|count[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countFinal|count[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countFinal|count[4]~DUPLICATE .is_wysiwyg = "true";
defparam \D0|countFinal|count[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N4
dffeas \D0|countFinal|count[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countFinal|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countFinal|count[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countFinal|count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countFinal|count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \D0|countFinal|count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N18
cyclonev_lcell_comb \C0|Equal0~1 (
// Equation(s):
// \C0|Equal0~1_combout  = ( !\D0|countFinal|count[1]~DUPLICATE_q  & ( !\D0|countFinal|count [0] & ( (!\D0|countFinal|count[6]~DUPLICATE_q  & (!\D0|countFinal|count[4]~DUPLICATE_q  & !\D0|countFinal|count [3])) ) ) )

	.dataa(gnd),
	.datab(!\D0|countFinal|count[6]~DUPLICATE_q ),
	.datac(!\D0|countFinal|count[4]~DUPLICATE_q ),
	.datad(!\D0|countFinal|count [3]),
	.datae(!\D0|countFinal|count[1]~DUPLICATE_q ),
	.dataf(!\D0|countFinal|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Equal0~1 .extended_lut = "off";
defparam \C0|Equal0~1 .lut_mask = 64'hC000000000000000;
defparam \C0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y9_N39
cyclonev_lcell_comb \D0|countFinal|Add0~25 (
// Equation(s):
// \D0|countFinal|Add0~25_sumout  = SUM(( \D0|countFinal|count [13] ) + ( GND ) + ( \D0|countFinal|Add0~66  ))
// \D0|countFinal|Add0~26  = CARRY(( \D0|countFinal|count [13] ) + ( GND ) + ( \D0|countFinal|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countFinal|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countFinal|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countFinal|Add0~25_sumout ),
	.cout(\D0|countFinal|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|countFinal|Add0~25 .extended_lut = "off";
defparam \D0|countFinal|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countFinal|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y9_N40
dffeas \D0|countFinal|count[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countFinal|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countFinal|count[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countFinal|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countFinal|count[13] .is_wysiwyg = "true";
defparam \D0|countFinal|count[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y9_N42
cyclonev_lcell_comb \D0|countFinal|Add0~21 (
// Equation(s):
// \D0|countFinal|Add0~21_sumout  = SUM(( \D0|countFinal|count [14] ) + ( GND ) + ( \D0|countFinal|Add0~26  ))
// \D0|countFinal|Add0~22  = CARRY(( \D0|countFinal|count [14] ) + ( GND ) + ( \D0|countFinal|Add0~26  ))

	.dataa(gnd),
	.datab(!\D0|countFinal|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countFinal|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countFinal|Add0~21_sumout ),
	.cout(\D0|countFinal|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|countFinal|Add0~21 .extended_lut = "off";
defparam \D0|countFinal|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|countFinal|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y9_N44
dffeas \D0|countFinal|count[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countFinal|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countFinal|count[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countFinal|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countFinal|count[14] .is_wysiwyg = "true";
defparam \D0|countFinal|count[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y9_N45
cyclonev_lcell_comb \D0|countFinal|Add0~17 (
// Equation(s):
// \D0|countFinal|Add0~17_sumout  = SUM(( \D0|countFinal|count [15] ) + ( GND ) + ( \D0|countFinal|Add0~22  ))
// \D0|countFinal|Add0~18  = CARRY(( \D0|countFinal|count [15] ) + ( GND ) + ( \D0|countFinal|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countFinal|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countFinal|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countFinal|Add0~17_sumout ),
	.cout(\D0|countFinal|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|countFinal|Add0~17 .extended_lut = "off";
defparam \D0|countFinal|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countFinal|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y9_N46
dffeas \D0|countFinal|count[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countFinal|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countFinal|count[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countFinal|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countFinal|count[15] .is_wysiwyg = "true";
defparam \D0|countFinal|count[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y9_N48
cyclonev_lcell_comb \D0|countFinal|Add0~13 (
// Equation(s):
// \D0|countFinal|Add0~13_sumout  = SUM(( \D0|countFinal|count [16] ) + ( GND ) + ( \D0|countFinal|Add0~18  ))

	.dataa(gnd),
	.datab(!\D0|countFinal|count [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countFinal|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countFinal|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|countFinal|Add0~13 .extended_lut = "off";
defparam \D0|countFinal|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|countFinal|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y9_N49
dffeas \D0|countFinal|count[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countFinal|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countFinal|count[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countFinal|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countFinal|count[16] .is_wysiwyg = "true";
defparam \D0|countFinal|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N24
cyclonev_lcell_comb \C0|Equal0~0 (
// Equation(s):
// \C0|Equal0~0_combout  = ( !\D0|countFinal|count [14] & ( (\D0|countFinal|count [16] & (!\D0|countFinal|count [15] & \D0|countFinal|count [13])) ) )

	.dataa(gnd),
	.datab(!\D0|countFinal|count [16]),
	.datac(!\D0|countFinal|count [15]),
	.datad(!\D0|countFinal|count [13]),
	.datae(!\D0|countFinal|count [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Equal0~0 .extended_lut = "off";
defparam \C0|Equal0~0 .lut_mask = 64'h0030000000300000;
defparam \C0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N30
cyclonev_lcell_comb \C0|Equal0~3 (
// Equation(s):
// \C0|Equal0~3_combout  = ( !\D0|countFinal|count [5] & ( \C0|Equal0~0_combout  & ( (\D0|countFinal|count[11]~DUPLICATE_q  & (\C0|Equal0~2_combout  & (\C0|Equal0~1_combout  & !\D0|countFinal|count [2]))) ) ) )

	.dataa(!\D0|countFinal|count[11]~DUPLICATE_q ),
	.datab(!\C0|Equal0~2_combout ),
	.datac(!\C0|Equal0~1_combout ),
	.datad(!\D0|countFinal|count [2]),
	.datae(!\D0|countFinal|count [5]),
	.dataf(!\C0|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Equal0~3 .extended_lut = "off";
defparam \C0|Equal0~3 .lut_mask = 64'h0000000001000000;
defparam \C0|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N12
cyclonev_lcell_comb \C0|current_state~3 (
// Equation(s):
// \C0|current_state~3_combout  = ( !\C0|current_state [2] & ( (\SW[8]~input_o  & ((!\C0|Bselect [1] & ((!\C0|current_state [0] & (!\C0|Equal0~3_combout  & \C0|current_state [1])) # (\C0|current_state [0] & ((!\C0|current_state [1]))))) # (\C0|Bselect [1] & 
// (((\C0|current_state [0])))))) ) ) # ( \C0|current_state [2] & ( (\SW[8]~input_o  & ((!\C0|current_state [0] & (!\C0|Bselect [1] & (!\C0|Equal1~3_combout  & \C0|current_state [1]))) # (\C0|current_state [0] & (((!\C0|current_state [1])))))) ) )

	.dataa(!\C0|Bselect [1]),
	.datab(!\SW[8]~input_o ),
	.datac(!\C0|Equal1~3_combout ),
	.datad(!\C0|current_state [0]),
	.datae(!\C0|current_state [2]),
	.dataf(!\C0|current_state [1]),
	.datag(!\C0|Equal0~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|current_state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|current_state~3 .extended_lut = "on";
defparam \C0|current_state~3 .lut_mask = 64'h0033003320112000;
defparam \C0|current_state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N14
dffeas \C0|current_state[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|current_state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state[1] .is_wysiwyg = "true";
defparam \C0|current_state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N18
cyclonev_lcell_comb \C0|Mux1~4 (
// Equation(s):
// \C0|Mux1~4_combout  = ( \r0|distance_temp_cm [0] & ( \C0|current_state [2] & ( (!\C0|current_state [1] & (((!\r0|distance_temp_cm [1]) # (\r0|distance_temp_cm [3])) # (\r0|distance_temp_cm [2]))) ) ) ) # ( !\r0|distance_temp_cm [0] & ( \C0|current_state 
// [2] & ( (!\C0|current_state [1] & ((!\r0|distance_temp_cm [2] $ (\r0|distance_temp_cm [1])) # (\r0|distance_temp_cm [3]))) ) ) )

	.dataa(!\C0|current_state [1]),
	.datab(!\r0|distance_temp_cm [2]),
	.datac(!\r0|distance_temp_cm [1]),
	.datad(!\r0|distance_temp_cm [3]),
	.datae(!\r0|distance_temp_cm [0]),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux1~4 .extended_lut = "off";
defparam \C0|Mux1~4 .lut_mask = 64'h0000000082AAA2AA;
defparam \C0|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N27
cyclonev_lcell_comb \C0|Mux1~1 (
// Equation(s):
// \C0|Mux1~1_combout  = ( \C0|current_state [2] & ( (!\C0|current_state [0] & \C0|Bselect [1]) ) )

	.dataa(!\C0|current_state [0]),
	.datab(!\C0|Bselect [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux1~1 .extended_lut = "off";
defparam \C0|Mux1~1 .lut_mask = 64'h0000000022222222;
defparam \C0|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N30
cyclonev_lcell_comb \C0|Mux1~2 (
// Equation(s):
// \C0|Mux1~2_combout  = ( \C0|Bselect [1] & ( (\C0|current_state [1] & (!\r0|distance_temp_cm [3] $ (((!\r0|distance_temp_cm [1] & !\r0|distance_temp_cm [2]))))) ) )

	.dataa(!\C0|current_state [1]),
	.datab(!\r0|distance_temp_cm [3]),
	.datac(!\r0|distance_temp_cm [1]),
	.datad(!\r0|distance_temp_cm [2]),
	.datae(gnd),
	.dataf(!\C0|Bselect [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux1~2 .extended_lut = "off";
defparam \C0|Mux1~2 .lut_mask = 64'h0000000014441444;
defparam \C0|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N9
cyclonev_lcell_comb \C0|Mux1~7 (
// Equation(s):
// \C0|Mux1~7_combout  = ( \C0|Mux1~2_combout  & ( (!\C0|Mux1~4_combout  & !\C0|Mux1~1_combout ) ) ) # ( !\C0|Mux1~2_combout  & ( (!\CS|Decoder0~0_combout  & (!\C0|Mux1~4_combout  & !\C0|Mux1~1_combout )) ) )

	.dataa(!\CS|Decoder0~0_combout ),
	.datab(gnd),
	.datac(!\C0|Mux1~4_combout ),
	.datad(!\C0|Mux1~1_combout ),
	.datae(gnd),
	.dataf(!\C0|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux1~7 .extended_lut = "off";
defparam \C0|Mux1~7 .lut_mask = 64'hA000A000F000F000;
defparam \C0|Mux1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N51
cyclonev_lcell_comb \C0|Mux1~0 (
// Equation(s):
// \C0|Mux1~0_combout  = ( \C0|current_state [1] & ( \C0|Equal1~2_combout  & ( (!\C0|current_state [0] & (\C0|current_state [2] & ((!\C0|Equal1~1_combout ) # (!\C0|Equal1~0_combout )))) ) ) ) # ( \C0|current_state [1] & ( !\C0|Equal1~2_combout  & ( 
// (!\C0|current_state [0] & \C0|current_state [2]) ) ) )

	.dataa(!\C0|Equal1~1_combout ),
	.datab(!\C0|Equal1~0_combout ),
	.datac(!\C0|current_state [0]),
	.datad(!\C0|current_state [2]),
	.datae(!\C0|current_state [1]),
	.dataf(!\C0|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux1~0 .extended_lut = "off";
defparam \C0|Mux1~0 .lut_mask = 64'h000000F0000000E0;
defparam \C0|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N24
cyclonev_lcell_comb \C0|Mux1~6 (
// Equation(s):
// \C0|Mux1~6_combout  = (!\C0|current_state [0] & (!\C0|Bselect [1] & \C0|current_state [1]))

	.dataa(!\C0|current_state [0]),
	.datab(!\C0|Bselect [1]),
	.datac(!\C0|current_state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux1~6 .extended_lut = "off";
defparam \C0|Mux1~6 .lut_mask = 64'h0808080808080808;
defparam \C0|Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N36
cyclonev_lcell_comb \C0|current_state~1 (
// Equation(s):
// \C0|current_state~1_combout  = ( \C0|current_state [2] & ( \C0|Mux1~6_combout  & ( (\SW[8]~input_o  & ((!\C0|Mux1~7_combout ) # (\C0|Mux1~0_combout ))) ) ) ) # ( !\C0|current_state [2] & ( \C0|Mux1~6_combout  & ( (\SW[8]~input_o  & ((!\C0|Mux1~7_combout ) 
// # ((\C0|Mux1~0_combout ) # (\C0|Equal0~3_combout )))) ) ) ) # ( \C0|current_state [2] & ( !\C0|Mux1~6_combout  & ( (\SW[8]~input_o  & ((!\C0|Mux1~7_combout ) # (\C0|Mux1~0_combout ))) ) ) ) # ( !\C0|current_state [2] & ( !\C0|Mux1~6_combout  & ( 
// (\SW[8]~input_o  & ((!\C0|Mux1~7_combout ) # (\C0|Mux1~0_combout ))) ) ) )

	.dataa(!\SW[8]~input_o ),
	.datab(!\C0|Mux1~7_combout ),
	.datac(!\C0|Equal0~3_combout ),
	.datad(!\C0|Mux1~0_combout ),
	.datae(!\C0|current_state [2]),
	.dataf(!\C0|Mux1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|current_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|current_state~1 .extended_lut = "off";
defparam \C0|current_state~1 .lut_mask = 64'h4455445545554455;
defparam \C0|current_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N38
dffeas \C0|current_state[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|current_state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state[2] .is_wysiwyg = "true";
defparam \C0|current_state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N0
cyclonev_lcell_comb \C0|Mux3~3 (
// Equation(s):
// \C0|Mux3~3_combout  = ( \C0|current_state [0] & ( \C0|current_state [2] & ( ((!\r0|distance_temp_cm [1] & ((!\r0|distance_temp_cm [2]) # (\r0|distance_temp_cm [0]))) # (\r0|distance_temp_cm [1] & (\r0|distance_temp_cm [2]))) # (\r0|distance_temp_cm [3]) ) 
// ) ) # ( \C0|current_state [0] & ( !\C0|current_state [2] ) )

	.dataa(!\r0|distance_temp_cm [1]),
	.datab(!\r0|distance_temp_cm [2]),
	.datac(!\r0|distance_temp_cm [0]),
	.datad(!\r0|distance_temp_cm [3]),
	.datae(!\C0|current_state [0]),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux3~3 .extended_lut = "off";
defparam \C0|Mux3~3 .lut_mask = 64'h0000FFFF00009BFF;
defparam \C0|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N0
cyclonev_lcell_comb \D0|countCrash|Add0~57 (
// Equation(s):
// \D0|countCrash|Add0~57_sumout  = SUM(( \D0|countCrash|count [0] ) + ( VCC ) + ( !VCC ))
// \D0|countCrash|Add0~58  = CARRY(( \D0|countCrash|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countCrash|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countCrash|Add0~57_sumout ),
	.cout(\D0|countCrash|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \D0|countCrash|Add0~57 .extended_lut = "off";
defparam \D0|countCrash|Add0~57 .lut_mask = 64'h0000000000000F0F;
defparam \D0|countCrash|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N27
cyclonev_lcell_comb \D0|countCrash|Add0~25 (
// Equation(s):
// \D0|countCrash|Add0~25_sumout  = SUM(( \D0|countCrash|count [9] ) + ( GND ) + ( \D0|countCrash|Add0~30  ))
// \D0|countCrash|Add0~26  = CARRY(( \D0|countCrash|count [9] ) + ( GND ) + ( \D0|countCrash|Add0~30  ))

	.dataa(!\D0|countCrash|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countCrash|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countCrash|Add0~25_sumout ),
	.cout(\D0|countCrash|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|countCrash|Add0~25 .extended_lut = "off";
defparam \D0|countCrash|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|countCrash|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N30
cyclonev_lcell_comb \D0|countCrash|Add0~5 (
// Equation(s):
// \D0|countCrash|Add0~5_sumout  = SUM(( \D0|countCrash|count [10] ) + ( GND ) + ( \D0|countCrash|Add0~26  ))
// \D0|countCrash|Add0~6  = CARRY(( \D0|countCrash|count [10] ) + ( GND ) + ( \D0|countCrash|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countCrash|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countCrash|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countCrash|Add0~5_sumout ),
	.cout(\D0|countCrash|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|countCrash|Add0~5 .extended_lut = "off";
defparam \D0|countCrash|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countCrash|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N57
cyclonev_lcell_comb \D0|countCrash|count[9]~1 (
// Equation(s):
// \D0|countCrash|count[9]~1_combout  = ( \C0|Bselect [1] & ( \C0|current_state [1] & ( !\C0|current_state [2] ) ) ) # ( !\C0|Bselect [1] & ( !\C0|current_state [1] & ( (!\C0|current_state [0] & !\C0|current_state [2]) ) ) )

	.dataa(!\C0|current_state [0]),
	.datab(!\C0|current_state [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\C0|Bselect [1]),
	.dataf(!\C0|current_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|countCrash|count[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|countCrash|count[9]~1 .extended_lut = "off";
defparam \D0|countCrash|count[9]~1 .lut_mask = 64'h888800000000CCCC;
defparam \D0|countCrash|count[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N31
dffeas \D0|countCrash|count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countCrash|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countCrash|count[9]~0_combout ),
	.sload(gnd),
	.ena(\D0|countCrash|count[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countCrash|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countCrash|count[10] .is_wysiwyg = "true";
defparam \D0|countCrash|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N33
cyclonev_lcell_comb \D0|countCrash|Add0~1 (
// Equation(s):
// \D0|countCrash|Add0~1_sumout  = SUM(( \D0|countCrash|count [11] ) + ( GND ) + ( \D0|countCrash|Add0~6  ))
// \D0|countCrash|Add0~2  = CARRY(( \D0|countCrash|count [11] ) + ( GND ) + ( \D0|countCrash|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countCrash|count [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countCrash|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countCrash|Add0~1_sumout ),
	.cout(\D0|countCrash|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \D0|countCrash|Add0~1 .extended_lut = "off";
defparam \D0|countCrash|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countCrash|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N34
dffeas \D0|countCrash|count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countCrash|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countCrash|count[9]~0_combout ),
	.sload(gnd),
	.ena(\D0|countCrash|count[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countCrash|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countCrash|count[11] .is_wysiwyg = "true";
defparam \D0|countCrash|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N36
cyclonev_lcell_comb \D0|countCrash|Add0~65 (
// Equation(s):
// \D0|countCrash|Add0~65_sumout  = SUM(( \D0|countCrash|count [12] ) + ( GND ) + ( \D0|countCrash|Add0~2  ))
// \D0|countCrash|Add0~66  = CARRY(( \D0|countCrash|count [12] ) + ( GND ) + ( \D0|countCrash|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countCrash|count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countCrash|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countCrash|Add0~65_sumout ),
	.cout(\D0|countCrash|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \D0|countCrash|Add0~65 .extended_lut = "off";
defparam \D0|countCrash|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countCrash|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N37
dffeas \D0|countCrash|count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countCrash|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countCrash|count[9]~0_combout ),
	.sload(gnd),
	.ena(\D0|countCrash|count[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countCrash|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countCrash|count[12] .is_wysiwyg = "true";
defparam \D0|countCrash|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N39
cyclonev_lcell_comb \D0|countCrash|Add0~9 (
// Equation(s):
// \D0|countCrash|Add0~9_sumout  = SUM(( \D0|countCrash|count [13] ) + ( GND ) + ( \D0|countCrash|Add0~66  ))
// \D0|countCrash|Add0~10  = CARRY(( \D0|countCrash|count [13] ) + ( GND ) + ( \D0|countCrash|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countCrash|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countCrash|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countCrash|Add0~9_sumout ),
	.cout(\D0|countCrash|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|countCrash|Add0~9 .extended_lut = "off";
defparam \D0|countCrash|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countCrash|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N40
dffeas \D0|countCrash|count[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countCrash|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countCrash|count[9]~0_combout ),
	.sload(gnd),
	.ena(\D0|countCrash|count[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countCrash|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countCrash|count[13] .is_wysiwyg = "true";
defparam \D0|countCrash|count[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y17_N44
dffeas \D0|countCrash|count[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countCrash|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countCrash|count[9]~0_combout ),
	.sload(gnd),
	.ena(\D0|countCrash|count[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countCrash|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countCrash|count[14] .is_wysiwyg = "true";
defparam \D0|countCrash|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N42
cyclonev_lcell_comb \D0|countCrash|Add0~21 (
// Equation(s):
// \D0|countCrash|Add0~21_sumout  = SUM(( \D0|countCrash|count [14] ) + ( GND ) + ( \D0|countCrash|Add0~10  ))
// \D0|countCrash|Add0~22  = CARRY(( \D0|countCrash|count [14] ) + ( GND ) + ( \D0|countCrash|Add0~10  ))

	.dataa(gnd),
	.datab(!\D0|countCrash|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countCrash|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countCrash|Add0~21_sumout ),
	.cout(\D0|countCrash|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|countCrash|Add0~21 .extended_lut = "off";
defparam \D0|countCrash|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|countCrash|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N43
dffeas \D0|countCrash|count[14]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countCrash|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countCrash|count[9]~0_combout ),
	.sload(gnd),
	.ena(\D0|countCrash|count[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countCrash|count[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countCrash|count[14]~DUPLICATE .is_wysiwyg = "true";
defparam \D0|countCrash|count[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N45
cyclonev_lcell_comb \D0|countCrash|Add0~17 (
// Equation(s):
// \D0|countCrash|Add0~17_sumout  = SUM(( \D0|countCrash|count [15] ) + ( GND ) + ( \D0|countCrash|Add0~22  ))
// \D0|countCrash|Add0~18  = CARRY(( \D0|countCrash|count [15] ) + ( GND ) + ( \D0|countCrash|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countCrash|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countCrash|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countCrash|Add0~17_sumout ),
	.cout(\D0|countCrash|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|countCrash|Add0~17 .extended_lut = "off";
defparam \D0|countCrash|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countCrash|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N46
dffeas \D0|countCrash|count[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countCrash|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countCrash|count[9]~0_combout ),
	.sload(gnd),
	.ena(\D0|countCrash|count[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countCrash|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countCrash|count[15] .is_wysiwyg = "true";
defparam \D0|countCrash|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N48
cyclonev_lcell_comb \D0|countCrash|Add0~13 (
// Equation(s):
// \D0|countCrash|Add0~13_sumout  = SUM(( \D0|countCrash|count [16] ) + ( GND ) + ( \D0|countCrash|Add0~18  ))

	.dataa(gnd),
	.datab(!\D0|countCrash|count [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countCrash|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countCrash|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|countCrash|Add0~13 .extended_lut = "off";
defparam \D0|countCrash|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|countCrash|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N49
dffeas \D0|countCrash|count[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countCrash|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countCrash|count[9]~0_combout ),
	.sload(gnd),
	.ena(\D0|countCrash|count[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countCrash|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countCrash|count[16] .is_wysiwyg = "true";
defparam \D0|countCrash|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N27
cyclonev_lcell_comb \C0|Equal2~0 (
// Equation(s):
// \C0|Equal2~0_combout  = ( !\D0|countCrash|count [15] & ( (\D0|countCrash|count [13] & (!\D0|countCrash|count[14]~DUPLICATE_q  & \D0|countCrash|count [16])) ) )

	.dataa(!\D0|countCrash|count [13]),
	.datab(!\D0|countCrash|count[14]~DUPLICATE_q ),
	.datac(!\D0|countCrash|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|countCrash|count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Equal2~0 .extended_lut = "off";
defparam \C0|Equal2~0 .lut_mask = 64'h0404040400000000;
defparam \C0|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N27
cyclonev_lcell_comb \C0|resetCounterCrashN~0 (
// Equation(s):
// \C0|resetCounterCrashN~0_combout  = ( \C0|current_state [1] & ( (\C0|current_state [0] & (!\C0|current_state [2] & \C0|Bselect [1])) ) ) # ( !\C0|current_state [1] & ( (!\C0|current_state [0] & (!\C0|current_state [2] & !\C0|Bselect [1])) ) )

	.dataa(!\C0|current_state [0]),
	.datab(gnd),
	.datac(!\C0|current_state [2]),
	.datad(!\C0|Bselect [1]),
	.datae(gnd),
	.dataf(!\C0|current_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|resetCounterCrashN~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|resetCounterCrashN~0 .extended_lut = "off";
defparam \C0|resetCounterCrashN~0 .lut_mask = 64'hA000A00000500050;
defparam \C0|resetCounterCrashN~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N4
dffeas \D0|countCrash|count[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countCrash|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countCrash|count[9]~0_combout ),
	.sload(gnd),
	.ena(\D0|countCrash|count[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countCrash|count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countCrash|count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \D0|countCrash|count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N30
cyclonev_lcell_comb \C0|Equal2~2 (
// Equation(s):
// \C0|Equal2~2_combout  = ( !\D0|countCrash|count [2] & ( !\D0|countCrash|count [0] & ( (!\D0|countCrash|count[1]~DUPLICATE_q  & (!\D0|countCrash|count [12] & !\D0|countCrash|count [6])) ) ) )

	.dataa(!\D0|countCrash|count[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\D0|countCrash|count [12]),
	.datad(!\D0|countCrash|count [6]),
	.datae(!\D0|countCrash|count [2]),
	.dataf(!\D0|countCrash|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Equal2~2 .extended_lut = "off";
defparam \C0|Equal2~2 .lut_mask = 64'hA000000000000000;
defparam \C0|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N42
cyclonev_lcell_comb \D0|countCrash|count[9]~0 (
// Equation(s):
// \D0|countCrash|count[9]~0_combout  = ( \D0|countCrash|count [11] & ( \C0|Equal2~1_combout  & ( ((\D0|countCrash|count [10] & (\C0|Equal2~0_combout  & \C0|Equal2~2_combout ))) # (\C0|resetCounterCrashN~0_combout ) ) ) ) # ( !\D0|countCrash|count [11] & ( 
// \C0|Equal2~1_combout  & ( \C0|resetCounterCrashN~0_combout  ) ) ) # ( \D0|countCrash|count [11] & ( !\C0|Equal2~1_combout  & ( \C0|resetCounterCrashN~0_combout  ) ) ) # ( !\D0|countCrash|count [11] & ( !\C0|Equal2~1_combout  & ( 
// \C0|resetCounterCrashN~0_combout  ) ) )

	.dataa(!\D0|countCrash|count [10]),
	.datab(!\C0|Equal2~0_combout ),
	.datac(!\C0|resetCounterCrashN~0_combout ),
	.datad(!\C0|Equal2~2_combout ),
	.datae(!\D0|countCrash|count [11]),
	.dataf(!\C0|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|countCrash|count[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|countCrash|count[9]~0 .extended_lut = "off";
defparam \D0|countCrash|count[9]~0 .lut_mask = 64'h0F0F0F0F0F0F0F1F;
defparam \D0|countCrash|count[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N1
dffeas \D0|countCrash|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countCrash|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countCrash|count[9]~0_combout ),
	.sload(gnd),
	.ena(\D0|countCrash|count[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countCrash|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countCrash|count[0] .is_wysiwyg = "true";
defparam \D0|countCrash|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N3
cyclonev_lcell_comb \D0|countCrash|Add0~53 (
// Equation(s):
// \D0|countCrash|Add0~53_sumout  = SUM(( \D0|countCrash|count [1] ) + ( GND ) + ( \D0|countCrash|Add0~58  ))
// \D0|countCrash|Add0~54  = CARRY(( \D0|countCrash|count [1] ) + ( GND ) + ( \D0|countCrash|Add0~58  ))

	.dataa(!\D0|countCrash|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countCrash|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countCrash|Add0~53_sumout ),
	.cout(\D0|countCrash|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \D0|countCrash|Add0~53 .extended_lut = "off";
defparam \D0|countCrash|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|countCrash|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N5
dffeas \D0|countCrash|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countCrash|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countCrash|count[9]~0_combout ),
	.sload(gnd),
	.ena(\D0|countCrash|count[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countCrash|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countCrash|count[1] .is_wysiwyg = "true";
defparam \D0|countCrash|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N6
cyclonev_lcell_comb \D0|countCrash|Add0~49 (
// Equation(s):
// \D0|countCrash|Add0~49_sumout  = SUM(( \D0|countCrash|count [2] ) + ( GND ) + ( \D0|countCrash|Add0~54  ))
// \D0|countCrash|Add0~50  = CARRY(( \D0|countCrash|count [2] ) + ( GND ) + ( \D0|countCrash|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countCrash|count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countCrash|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countCrash|Add0~49_sumout ),
	.cout(\D0|countCrash|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \D0|countCrash|Add0~49 .extended_lut = "off";
defparam \D0|countCrash|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countCrash|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N7
dffeas \D0|countCrash|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countCrash|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countCrash|count[9]~0_combout ),
	.sload(gnd),
	.ena(\D0|countCrash|count[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countCrash|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countCrash|count[2] .is_wysiwyg = "true";
defparam \D0|countCrash|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N9
cyclonev_lcell_comb \D0|countCrash|Add0~45 (
// Equation(s):
// \D0|countCrash|Add0~45_sumout  = SUM(( \D0|countCrash|count[3]~DUPLICATE_q  ) + ( GND ) + ( \D0|countCrash|Add0~50  ))
// \D0|countCrash|Add0~46  = CARRY(( \D0|countCrash|count[3]~DUPLICATE_q  ) + ( GND ) + ( \D0|countCrash|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countCrash|count[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countCrash|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countCrash|Add0~45_sumout ),
	.cout(\D0|countCrash|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \D0|countCrash|Add0~45 .extended_lut = "off";
defparam \D0|countCrash|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countCrash|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N11
dffeas \D0|countCrash|count[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countCrash|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countCrash|count[9]~0_combout ),
	.sload(gnd),
	.ena(\D0|countCrash|count[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countCrash|count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countCrash|count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \D0|countCrash|count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N12
cyclonev_lcell_comb \D0|countCrash|Add0~41 (
// Equation(s):
// \D0|countCrash|Add0~41_sumout  = SUM(( \D0|countCrash|count [4] ) + ( GND ) + ( \D0|countCrash|Add0~46  ))
// \D0|countCrash|Add0~42  = CARRY(( \D0|countCrash|count [4] ) + ( GND ) + ( \D0|countCrash|Add0~46  ))

	.dataa(gnd),
	.datab(!\D0|countCrash|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countCrash|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countCrash|Add0~41_sumout ),
	.cout(\D0|countCrash|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \D0|countCrash|Add0~41 .extended_lut = "off";
defparam \D0|countCrash|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|countCrash|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N14
dffeas \D0|countCrash|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countCrash|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countCrash|count[9]~0_combout ),
	.sload(gnd),
	.ena(\D0|countCrash|count[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countCrash|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countCrash|count[4] .is_wysiwyg = "true";
defparam \D0|countCrash|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N15
cyclonev_lcell_comb \D0|countCrash|Add0~37 (
// Equation(s):
// \D0|countCrash|Add0~37_sumout  = SUM(( \D0|countCrash|count[5]~DUPLICATE_q  ) + ( GND ) + ( \D0|countCrash|Add0~42  ))
// \D0|countCrash|Add0~38  = CARRY(( \D0|countCrash|count[5]~DUPLICATE_q  ) + ( GND ) + ( \D0|countCrash|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countCrash|count[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countCrash|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countCrash|Add0~37_sumout ),
	.cout(\D0|countCrash|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \D0|countCrash|Add0~37 .extended_lut = "off";
defparam \D0|countCrash|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countCrash|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N17
dffeas \D0|countCrash|count[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countCrash|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countCrash|count[9]~0_combout ),
	.sload(gnd),
	.ena(\D0|countCrash|count[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countCrash|count[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countCrash|count[5]~DUPLICATE .is_wysiwyg = "true";
defparam \D0|countCrash|count[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N18
cyclonev_lcell_comb \D0|countCrash|Add0~61 (
// Equation(s):
// \D0|countCrash|Add0~61_sumout  = SUM(( \D0|countCrash|count [6] ) + ( GND ) + ( \D0|countCrash|Add0~38  ))
// \D0|countCrash|Add0~62  = CARRY(( \D0|countCrash|count [6] ) + ( GND ) + ( \D0|countCrash|Add0~38  ))

	.dataa(gnd),
	.datab(!\D0|countCrash|count [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countCrash|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countCrash|Add0~61_sumout ),
	.cout(\D0|countCrash|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \D0|countCrash|Add0~61 .extended_lut = "off";
defparam \D0|countCrash|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|countCrash|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N19
dffeas \D0|countCrash|count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countCrash|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countCrash|count[9]~0_combout ),
	.sload(gnd),
	.ena(\D0|countCrash|count[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countCrash|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countCrash|count[6] .is_wysiwyg = "true";
defparam \D0|countCrash|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N21
cyclonev_lcell_comb \D0|countCrash|Add0~33 (
// Equation(s):
// \D0|countCrash|Add0~33_sumout  = SUM(( \D0|countCrash|count [7] ) + ( GND ) + ( \D0|countCrash|Add0~62  ))
// \D0|countCrash|Add0~34  = CARRY(( \D0|countCrash|count [7] ) + ( GND ) + ( \D0|countCrash|Add0~62  ))

	.dataa(!\D0|countCrash|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countCrash|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countCrash|Add0~33_sumout ),
	.cout(\D0|countCrash|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \D0|countCrash|Add0~33 .extended_lut = "off";
defparam \D0|countCrash|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|countCrash|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N23
dffeas \D0|countCrash|count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countCrash|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countCrash|count[9]~0_combout ),
	.sload(gnd),
	.ena(\D0|countCrash|count[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countCrash|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countCrash|count[7] .is_wysiwyg = "true";
defparam \D0|countCrash|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N24
cyclonev_lcell_comb \D0|countCrash|Add0~29 (
// Equation(s):
// \D0|countCrash|Add0~29_sumout  = SUM(( \D0|countCrash|count [8] ) + ( GND ) + ( \D0|countCrash|Add0~34  ))
// \D0|countCrash|Add0~30  = CARRY(( \D0|countCrash|count [8] ) + ( GND ) + ( \D0|countCrash|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countCrash|count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countCrash|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countCrash|Add0~29_sumout ),
	.cout(\D0|countCrash|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|countCrash|Add0~29 .extended_lut = "off";
defparam \D0|countCrash|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countCrash|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N26
dffeas \D0|countCrash|count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countCrash|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countCrash|count[9]~0_combout ),
	.sload(gnd),
	.ena(\D0|countCrash|count[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countCrash|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countCrash|count[8] .is_wysiwyg = "true";
defparam \D0|countCrash|count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y17_N29
dffeas \D0|countCrash|count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countCrash|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countCrash|count[9]~0_combout ),
	.sload(gnd),
	.ena(\D0|countCrash|count[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countCrash|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countCrash|count[9] .is_wysiwyg = "true";
defparam \D0|countCrash|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N54
cyclonev_lcell_comb \C0|Equal2~1 (
// Equation(s):
// \C0|Equal2~1_combout  = ( !\D0|countCrash|count [7] & ( !\D0|countCrash|count[5]~DUPLICATE_q  & ( (!\D0|countCrash|count [9] & (!\D0|countCrash|count [4] & (!\D0|countCrash|count [8] & !\D0|countCrash|count[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\D0|countCrash|count [9]),
	.datab(!\D0|countCrash|count [4]),
	.datac(!\D0|countCrash|count [8]),
	.datad(!\D0|countCrash|count[3]~DUPLICATE_q ),
	.datae(!\D0|countCrash|count [7]),
	.dataf(!\D0|countCrash|count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Equal2~1 .extended_lut = "off";
defparam \C0|Equal2~1 .lut_mask = 64'h8000000000000000;
defparam \C0|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N0
cyclonev_lcell_comb \C0|Equal2~3 (
// Equation(s):
// \C0|Equal2~3_combout  = ( \C0|Equal2~0_combout  & ( (\C0|Equal2~1_combout  & (\C0|Equal2~2_combout  & (\D0|countCrash|count [10] & \D0|countCrash|count [11]))) ) )

	.dataa(!\C0|Equal2~1_combout ),
	.datab(!\C0|Equal2~2_combout ),
	.datac(!\D0|countCrash|count [10]),
	.datad(!\D0|countCrash|count [11]),
	.datae(!\C0|Equal2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Equal2~3 .extended_lut = "off";
defparam \C0|Equal2~3 .lut_mask = 64'h0000000100000001;
defparam \C0|Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N0
cyclonev_lcell_comb \D0|countBlack|Add0~1 (
// Equation(s):
// \D0|countBlack|Add0~1_sumout  = SUM(( \D0|countBlack|count [0] ) + ( VCC ) + ( !VCC ))
// \D0|countBlack|Add0~2  = CARRY(( \D0|countBlack|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countBlack|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countBlack|Add0~1_sumout ),
	.cout(\D0|countBlack|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \D0|countBlack|Add0~1 .extended_lut = "off";
defparam \D0|countBlack|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \D0|countBlack|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N9
cyclonev_lcell_comb \C0|resetCounterBlackN~0 (
// Equation(s):
// \C0|resetCounterBlackN~0_combout  = ( \C0|Bselect [1] & ( (\C0|current_state [0] & (\C0|current_state [1] & \C0|current_state [2])) ) ) # ( !\C0|Bselect [1] & ( (!\C0|current_state [0] & (!\C0|current_state [1] & !\C0|current_state [2])) ) )

	.dataa(gnd),
	.datab(!\C0|current_state [0]),
	.datac(!\C0|current_state [1]),
	.datad(!\C0|current_state [2]),
	.datae(gnd),
	.dataf(!\C0|Bselect [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|resetCounterBlackN~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|resetCounterBlackN~0 .extended_lut = "off";
defparam \C0|resetCounterBlackN~0 .lut_mask = 64'hC000C00000030003;
defparam \C0|resetCounterBlackN~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N3
cyclonev_lcell_comb \D0|countBlack|Add0~65 (
// Equation(s):
// \D0|countBlack|Add0~65_sumout  = SUM(( \D0|countBlack|count [1] ) + ( GND ) + ( \D0|countBlack|Add0~2  ))
// \D0|countBlack|Add0~66  = CARRY(( \D0|countBlack|count [1] ) + ( GND ) + ( \D0|countBlack|Add0~2  ))

	.dataa(!\D0|countBlack|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countBlack|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countBlack|Add0~65_sumout ),
	.cout(\D0|countBlack|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \D0|countBlack|Add0~65 .extended_lut = "off";
defparam \D0|countBlack|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|countBlack|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N24
cyclonev_lcell_comb \D0|countBlack|count[16]~1 (
// Equation(s):
// \D0|countBlack|count[16]~1_combout  = ( \C0|current_state [1] & ( (\C0|current_state [2] & \C0|Bselect [1]) ) ) # ( !\C0|current_state [1] & ( (!\C0|current_state [0] & (!\C0|current_state [2] & !\C0|Bselect [1])) ) )

	.dataa(!\C0|current_state [0]),
	.datab(!\C0|current_state [2]),
	.datac(gnd),
	.datad(!\C0|Bselect [1]),
	.datae(gnd),
	.dataf(!\C0|current_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|countBlack|count[16]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|countBlack|count[16]~1 .extended_lut = "off";
defparam \D0|countBlack|count[16]~1 .lut_mask = 64'h8800880000330033;
defparam \D0|countBlack|count[16]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N5
dffeas \D0|countBlack|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countBlack|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countBlack|count[16]~0_combout ),
	.sload(gnd),
	.ena(\D0|countBlack|count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countBlack|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countBlack|count[1] .is_wysiwyg = "true";
defparam \D0|countBlack|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N6
cyclonev_lcell_comb \D0|countBlack|Add0~61 (
// Equation(s):
// \D0|countBlack|Add0~61_sumout  = SUM(( \D0|countBlack|count [2] ) + ( GND ) + ( \D0|countBlack|Add0~66  ))
// \D0|countBlack|Add0~62  = CARRY(( \D0|countBlack|count [2] ) + ( GND ) + ( \D0|countBlack|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countBlack|count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countBlack|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countBlack|Add0~61_sumout ),
	.cout(\D0|countBlack|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \D0|countBlack|Add0~61 .extended_lut = "off";
defparam \D0|countBlack|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countBlack|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N7
dffeas \D0|countBlack|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countBlack|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countBlack|count[16]~0_combout ),
	.sload(gnd),
	.ena(\D0|countBlack|count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countBlack|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countBlack|count[2] .is_wysiwyg = "true";
defparam \D0|countBlack|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N9
cyclonev_lcell_comb \D0|countBlack|Add0~41 (
// Equation(s):
// \D0|countBlack|Add0~41_sumout  = SUM(( \D0|countBlack|count [3] ) + ( GND ) + ( \D0|countBlack|Add0~62  ))
// \D0|countBlack|Add0~42  = CARRY(( \D0|countBlack|count [3] ) + ( GND ) + ( \D0|countBlack|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countBlack|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countBlack|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countBlack|Add0~41_sumout ),
	.cout(\D0|countBlack|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \D0|countBlack|Add0~41 .extended_lut = "off";
defparam \D0|countBlack|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countBlack|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N11
dffeas \D0|countBlack|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countBlack|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countBlack|count[16]~0_combout ),
	.sload(gnd),
	.ena(\D0|countBlack|count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countBlack|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countBlack|count[3] .is_wysiwyg = "true";
defparam \D0|countBlack|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N12
cyclonev_lcell_comb \D0|countBlack|Add0~37 (
// Equation(s):
// \D0|countBlack|Add0~37_sumout  = SUM(( \D0|countBlack|count[4]~DUPLICATE_q  ) + ( GND ) + ( \D0|countBlack|Add0~42  ))
// \D0|countBlack|Add0~38  = CARRY(( \D0|countBlack|count[4]~DUPLICATE_q  ) + ( GND ) + ( \D0|countBlack|Add0~42  ))

	.dataa(gnd),
	.datab(!\D0|countBlack|count[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countBlack|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countBlack|Add0~37_sumout ),
	.cout(\D0|countBlack|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \D0|countBlack|Add0~37 .extended_lut = "off";
defparam \D0|countBlack|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|countBlack|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N14
dffeas \D0|countBlack|count[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countBlack|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countBlack|count[16]~0_combout ),
	.sload(gnd),
	.ena(\D0|countBlack|count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countBlack|count[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countBlack|count[4]~DUPLICATE .is_wysiwyg = "true";
defparam \D0|countBlack|count[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N15
cyclonev_lcell_comb \D0|countBlack|Add0~53 (
// Equation(s):
// \D0|countBlack|Add0~53_sumout  = SUM(( \D0|countBlack|count [5] ) + ( GND ) + ( \D0|countBlack|Add0~38  ))
// \D0|countBlack|Add0~54  = CARRY(( \D0|countBlack|count [5] ) + ( GND ) + ( \D0|countBlack|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countBlack|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countBlack|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countBlack|Add0~53_sumout ),
	.cout(\D0|countBlack|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \D0|countBlack|Add0~53 .extended_lut = "off";
defparam \D0|countBlack|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countBlack|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N16
dffeas \D0|countBlack|count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countBlack|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countBlack|count[16]~0_combout ),
	.sload(gnd),
	.ena(\D0|countBlack|count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countBlack|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countBlack|count[5] .is_wysiwyg = "true";
defparam \D0|countBlack|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N18
cyclonev_lcell_comb \D0|countBlack|Add0~45 (
// Equation(s):
// \D0|countBlack|Add0~45_sumout  = SUM(( \D0|countBlack|count[6]~DUPLICATE_q  ) + ( GND ) + ( \D0|countBlack|Add0~54  ))
// \D0|countBlack|Add0~46  = CARRY(( \D0|countBlack|count[6]~DUPLICATE_q  ) + ( GND ) + ( \D0|countBlack|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countBlack|count[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countBlack|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countBlack|Add0~45_sumout ),
	.cout(\D0|countBlack|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \D0|countBlack|Add0~45 .extended_lut = "off";
defparam \D0|countBlack|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countBlack|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N20
dffeas \D0|countBlack|count[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countBlack|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countBlack|count[16]~0_combout ),
	.sload(gnd),
	.ena(\D0|countBlack|count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countBlack|count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countBlack|count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \D0|countBlack|count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N21
cyclonev_lcell_comb \D0|countBlack|Add0~33 (
// Equation(s):
// \D0|countBlack|Add0~33_sumout  = SUM(( \D0|countBlack|count[7]~DUPLICATE_q  ) + ( GND ) + ( \D0|countBlack|Add0~46  ))
// \D0|countBlack|Add0~34  = CARRY(( \D0|countBlack|count[7]~DUPLICATE_q  ) + ( GND ) + ( \D0|countBlack|Add0~46  ))

	.dataa(!\D0|countBlack|count[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countBlack|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countBlack|Add0~33_sumout ),
	.cout(\D0|countBlack|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \D0|countBlack|Add0~33 .extended_lut = "off";
defparam \D0|countBlack|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|countBlack|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N23
dffeas \D0|countBlack|count[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countBlack|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countBlack|count[16]~0_combout ),
	.sload(gnd),
	.ena(\D0|countBlack|count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countBlack|count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countBlack|count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \D0|countBlack|count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N24
cyclonev_lcell_comb \D0|countBlack|Add0~25 (
// Equation(s):
// \D0|countBlack|Add0~25_sumout  = SUM(( \D0|countBlack|count[8]~DUPLICATE_q  ) + ( GND ) + ( \D0|countBlack|Add0~34  ))
// \D0|countBlack|Add0~26  = CARRY(( \D0|countBlack|count[8]~DUPLICATE_q  ) + ( GND ) + ( \D0|countBlack|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countBlack|count[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countBlack|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countBlack|Add0~25_sumout ),
	.cout(\D0|countBlack|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|countBlack|Add0~25 .extended_lut = "off";
defparam \D0|countBlack|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countBlack|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N26
dffeas \D0|countBlack|count[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countBlack|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countBlack|count[16]~0_combout ),
	.sload(gnd),
	.ena(\D0|countBlack|count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countBlack|count[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countBlack|count[8]~DUPLICATE .is_wysiwyg = "true";
defparam \D0|countBlack|count[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N27
cyclonev_lcell_comb \D0|countBlack|Add0~29 (
// Equation(s):
// \D0|countBlack|Add0~29_sumout  = SUM(( \D0|countBlack|count [9] ) + ( GND ) + ( \D0|countBlack|Add0~26  ))
// \D0|countBlack|Add0~30  = CARRY(( \D0|countBlack|count [9] ) + ( GND ) + ( \D0|countBlack|Add0~26  ))

	.dataa(!\D0|countBlack|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countBlack|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countBlack|Add0~29_sumout ),
	.cout(\D0|countBlack|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|countBlack|Add0~29 .extended_lut = "off";
defparam \D0|countBlack|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|countBlack|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N29
dffeas \D0|countBlack|count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countBlack|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countBlack|count[16]~0_combout ),
	.sload(gnd),
	.ena(\D0|countBlack|count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countBlack|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countBlack|count[9] .is_wysiwyg = "true";
defparam \D0|countBlack|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N30
cyclonev_lcell_comb \D0|countBlack|Add0~57 (
// Equation(s):
// \D0|countBlack|Add0~57_sumout  = SUM(( \D0|countBlack|count [10] ) + ( GND ) + ( \D0|countBlack|Add0~30  ))
// \D0|countBlack|Add0~58  = CARRY(( \D0|countBlack|count [10] ) + ( GND ) + ( \D0|countBlack|Add0~30  ))

	.dataa(gnd),
	.datab(!\D0|countBlack|count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countBlack|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countBlack|Add0~57_sumout ),
	.cout(\D0|countBlack|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \D0|countBlack|Add0~57 .extended_lut = "off";
defparam \D0|countBlack|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|countBlack|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N32
dffeas \D0|countBlack|count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countBlack|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countBlack|count[16]~0_combout ),
	.sload(gnd),
	.ena(\D0|countBlack|count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countBlack|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countBlack|count[10] .is_wysiwyg = "true";
defparam \D0|countBlack|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N33
cyclonev_lcell_comb \D0|countBlack|Add0~49 (
// Equation(s):
// \D0|countBlack|Add0~49_sumout  = SUM(( \D0|countBlack|count [11] ) + ( GND ) + ( \D0|countBlack|Add0~58  ))
// \D0|countBlack|Add0~50  = CARRY(( \D0|countBlack|count [11] ) + ( GND ) + ( \D0|countBlack|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countBlack|count [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countBlack|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countBlack|Add0~49_sumout ),
	.cout(\D0|countBlack|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \D0|countBlack|Add0~49 .extended_lut = "off";
defparam \D0|countBlack|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countBlack|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N34
dffeas \D0|countBlack|count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countBlack|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countBlack|count[16]~0_combout ),
	.sload(gnd),
	.ena(\D0|countBlack|count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countBlack|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countBlack|count[11] .is_wysiwyg = "true";
defparam \D0|countBlack|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N24
cyclonev_lcell_comb \C0|Equal3~1 (
// Equation(s):
// \C0|Equal3~1_combout  = ( \D0|countBlack|count [10] & ( !\D0|countBlack|count [1] & ( (!\D0|countBlack|count [5] & (!\D0|countBlack|count [2] & \D0|countBlack|count [11])) ) ) )

	.dataa(!\D0|countBlack|count [5]),
	.datab(!\D0|countBlack|count [2]),
	.datac(!\D0|countBlack|count [11]),
	.datad(gnd),
	.datae(!\D0|countBlack|count [10]),
	.dataf(!\D0|countBlack|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Equal3~1 .extended_lut = "off";
defparam \C0|Equal3~1 .lut_mask = 64'h0000080800000000;
defparam \C0|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N36
cyclonev_lcell_comb \D0|countBlack|Add0~5 (
// Equation(s):
// \D0|countBlack|Add0~5_sumout  = SUM(( \D0|countBlack|count[12]~DUPLICATE_q  ) + ( GND ) + ( \D0|countBlack|Add0~50  ))
// \D0|countBlack|Add0~6  = CARRY(( \D0|countBlack|count[12]~DUPLICATE_q  ) + ( GND ) + ( \D0|countBlack|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countBlack|count[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countBlack|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countBlack|Add0~5_sumout ),
	.cout(\D0|countBlack|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|countBlack|Add0~5 .extended_lut = "off";
defparam \D0|countBlack|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countBlack|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N38
dffeas \D0|countBlack|count[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countBlack|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countBlack|count[16]~0_combout ),
	.sload(gnd),
	.ena(\D0|countBlack|count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countBlack|count[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countBlack|count[12]~DUPLICATE .is_wysiwyg = "true";
defparam \D0|countBlack|count[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N39
cyclonev_lcell_comb \D0|countBlack|Add0~9 (
// Equation(s):
// \D0|countBlack|Add0~9_sumout  = SUM(( \D0|countBlack|count [13] ) + ( GND ) + ( \D0|countBlack|Add0~6  ))
// \D0|countBlack|Add0~10  = CARRY(( \D0|countBlack|count [13] ) + ( GND ) + ( \D0|countBlack|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countBlack|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countBlack|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countBlack|Add0~9_sumout ),
	.cout(\D0|countBlack|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|countBlack|Add0~9 .extended_lut = "off";
defparam \D0|countBlack|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countBlack|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N40
dffeas \D0|countBlack|count[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countBlack|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countBlack|count[16]~0_combout ),
	.sload(gnd),
	.ena(\D0|countBlack|count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countBlack|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countBlack|count[13] .is_wysiwyg = "true";
defparam \D0|countBlack|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N42
cyclonev_lcell_comb \D0|countBlack|Add0~17 (
// Equation(s):
// \D0|countBlack|Add0~17_sumout  = SUM(( \D0|countBlack|count [14] ) + ( GND ) + ( \D0|countBlack|Add0~10  ))
// \D0|countBlack|Add0~18  = CARRY(( \D0|countBlack|count [14] ) + ( GND ) + ( \D0|countBlack|Add0~10  ))

	.dataa(gnd),
	.datab(!\D0|countBlack|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countBlack|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countBlack|Add0~17_sumout ),
	.cout(\D0|countBlack|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|countBlack|Add0~17 .extended_lut = "off";
defparam \D0|countBlack|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|countBlack|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N43
dffeas \D0|countBlack|count[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countBlack|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countBlack|count[16]~0_combout ),
	.sload(gnd),
	.ena(\D0|countBlack|count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countBlack|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countBlack|count[14] .is_wysiwyg = "true";
defparam \D0|countBlack|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N45
cyclonev_lcell_comb \D0|countBlack|Add0~21 (
// Equation(s):
// \D0|countBlack|Add0~21_sumout  = SUM(( \D0|countBlack|count [15] ) + ( GND ) + ( \D0|countBlack|Add0~18  ))
// \D0|countBlack|Add0~22  = CARRY(( \D0|countBlack|count [15] ) + ( GND ) + ( \D0|countBlack|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|countBlack|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countBlack|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countBlack|Add0~21_sumout ),
	.cout(\D0|countBlack|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|countBlack|Add0~21 .extended_lut = "off";
defparam \D0|countBlack|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|countBlack|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N47
dffeas \D0|countBlack|count[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countBlack|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countBlack|count[16]~0_combout ),
	.sload(gnd),
	.ena(\D0|countBlack|count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countBlack|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countBlack|count[15] .is_wysiwyg = "true";
defparam \D0|countBlack|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N48
cyclonev_lcell_comb \D0|countBlack|Add0~13 (
// Equation(s):
// \D0|countBlack|Add0~13_sumout  = SUM(( \D0|countBlack|count [16] ) + ( GND ) + ( \D0|countBlack|Add0~22  ))

	.dataa(gnd),
	.datab(!\D0|countBlack|count [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|countBlack|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|countBlack|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|countBlack|Add0~13 .extended_lut = "off";
defparam \D0|countBlack|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|countBlack|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N49
dffeas \D0|countBlack|count[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countBlack|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countBlack|count[16]~0_combout ),
	.sload(gnd),
	.ena(\D0|countBlack|count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countBlack|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countBlack|count[16] .is_wysiwyg = "true";
defparam \D0|countBlack|count[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N46
dffeas \D0|countBlack|count[15]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countBlack|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countBlack|count[16]~0_combout ),
	.sload(gnd),
	.ena(\D0|countBlack|count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countBlack|count[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countBlack|count[15]~DUPLICATE .is_wysiwyg = "true";
defparam \D0|countBlack|count[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N27
cyclonev_lcell_comb \B0|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0 (
// Equation(s):
// \B0|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0_combout  = ( !\D0|countBlack|count[15]~DUPLICATE_q  & ( (\D0|countBlack|count [13] & (!\D0|countBlack|count [14] & \D0|countBlack|count [16])) ) )

	.dataa(!\D0|countBlack|count [13]),
	.datab(gnd),
	.datac(!\D0|countBlack|count [14]),
	.datad(!\D0|countBlack|count [16]),
	.datae(gnd),
	.dataf(!\D0|countBlack|count[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0 .extended_lut = "off";
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0 .lut_mask = 64'h0050005000000000;
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N54
cyclonev_lcell_comb \C0|Equal3~0 (
// Equation(s):
// \C0|Equal3~0_combout  = ( !\D0|countBlack|count[7]~DUPLICATE_q  & ( !\D0|countBlack|count[8]~DUPLICATE_q  & ( (!\D0|countBlack|count [9] & (!\D0|countBlack|count [3] & (!\D0|countBlack|count[6]~DUPLICATE_q  & !\D0|countBlack|count[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\D0|countBlack|count [9]),
	.datab(!\D0|countBlack|count [3]),
	.datac(!\D0|countBlack|count[6]~DUPLICATE_q ),
	.datad(!\D0|countBlack|count[4]~DUPLICATE_q ),
	.datae(!\D0|countBlack|count[7]~DUPLICATE_q ),
	.dataf(!\D0|countBlack|count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Equal3~0 .extended_lut = "off";
defparam \C0|Equal3~0 .lut_mask = 64'h8000000000000000;
defparam \C0|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N37
dffeas \D0|countBlack|count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countBlack|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countBlack|count[16]~0_combout ),
	.sload(gnd),
	.ena(\D0|countBlack|count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countBlack|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countBlack|count[12] .is_wysiwyg = "true";
defparam \D0|countBlack|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N12
cyclonev_lcell_comb \D0|countBlack|count[16]~0 (
// Equation(s):
// \D0|countBlack|count[16]~0_combout  = ( \C0|Equal3~0_combout  & ( \D0|countBlack|count [12] & ( \C0|resetCounterBlackN~0_combout  ) ) ) # ( !\C0|Equal3~0_combout  & ( \D0|countBlack|count [12] & ( \C0|resetCounterBlackN~0_combout  ) ) ) # ( 
// \C0|Equal3~0_combout  & ( !\D0|countBlack|count [12] & ( ((!\D0|countBlack|count [0] & (\C0|Equal3~1_combout  & \B0|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0_combout ))) # (\C0|resetCounterBlackN~0_combout ) ) ) ) # ( 
// !\C0|Equal3~0_combout  & ( !\D0|countBlack|count [12] & ( \C0|resetCounterBlackN~0_combout  ) ) )

	.dataa(!\D0|countBlack|count [0]),
	.datab(!\C0|resetCounterBlackN~0_combout ),
	.datac(!\C0|Equal3~1_combout ),
	.datad(!\B0|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0_combout ),
	.datae(!\C0|Equal3~0_combout ),
	.dataf(!\D0|countBlack|count [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|countBlack|count[16]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|countBlack|count[16]~0 .extended_lut = "off";
defparam \D0|countBlack|count[16]~0 .lut_mask = 64'h3333333B33333333;
defparam \D0|countBlack|count[16]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N1
dffeas \D0|countBlack|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countBlack|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countBlack|count[16]~0_combout ),
	.sload(gnd),
	.ena(\D0|countBlack|count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countBlack|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countBlack|count[0] .is_wysiwyg = "true";
defparam \D0|countBlack|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N42
cyclonev_lcell_comb \C0|Equal3~2 (
// Equation(s):
// \C0|Equal3~2_combout  = ( \C0|Equal3~0_combout  & ( !\D0|countBlack|count [12] & ( (!\D0|countBlack|count [0] & (\B0|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0_combout  & \C0|Equal3~1_combout )) ) ) )

	.dataa(!\D0|countBlack|count [0]),
	.datab(!\B0|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0_combout ),
	.datac(!\C0|Equal3~1_combout ),
	.datad(gnd),
	.datae(!\C0|Equal3~0_combout ),
	.dataf(!\D0|countBlack|count [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Equal3~2 .extended_lut = "off";
defparam \C0|Equal3~2 .lut_mask = 64'h0000020200000000;
defparam \C0|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N0
cyclonev_lcell_comb \C0|Mux3~2 (
// Equation(s):
// \C0|Mux3~2_combout  = ( \C0|Equal3~2_combout  & ( (\C0|current_state [0] & (!\C0|Equal2~3_combout  & !\C0|current_state [2])) ) ) # ( !\C0|Equal3~2_combout  & ( (\C0|current_state [0] & ((!\C0|Equal2~3_combout ) # (\C0|current_state [2]))) ) )

	.dataa(gnd),
	.datab(!\C0|current_state [0]),
	.datac(!\C0|Equal2~3_combout ),
	.datad(!\C0|current_state [2]),
	.datae(gnd),
	.dataf(!\C0|Equal3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux3~2 .extended_lut = "off";
defparam \C0|Mux3~2 .lut_mask = 64'h3033303330003000;
defparam \C0|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N54
cyclonev_lcell_comb \C0|Mux3~0 (
// Equation(s):
// \C0|Mux3~0_combout  = ( !\C0|current_state [0] & ( \C0|current_state [2] & ( !\r0|distance_temp_cm [3] $ (((\r0|distance_temp_cm [2]) # (\r0|distance_temp_cm [1]))) ) ) ) # ( !\C0|current_state [0] & ( !\C0|current_state [2] & ( (!\r0|distance_temp_cm [2] 
// & (!\r0|distance_temp_cm [1] & ((\r0|distance_temp_cm [3])))) # (\r0|distance_temp_cm [2] & (!\r0|distance_temp_cm [3] & ((\r0|distance_temp_cm [0]) # (\r0|distance_temp_cm [1])))) ) ) )

	.dataa(!\r0|distance_temp_cm [1]),
	.datab(!\r0|distance_temp_cm [2]),
	.datac(!\r0|distance_temp_cm [0]),
	.datad(!\r0|distance_temp_cm [3]),
	.datae(!\C0|current_state [0]),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux3~0 .extended_lut = "off";
defparam \C0|Mux3~0 .lut_mask = 64'h1388000088770000;
defparam \C0|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N3
cyclonev_lcell_comb \C0|Mux3~1 (
// Equation(s):
// \C0|Mux3~1_combout  = ( \C0|Equal0~3_combout  & ( (!\C0|current_state [0] & ((!\C0|current_state [2]) # (\C0|Equal1~3_combout ))) ) ) # ( !\C0|Equal0~3_combout  & ( (\C0|Equal1~3_combout  & (!\C0|current_state [0] & \C0|current_state [2])) ) )

	.dataa(!\C0|Equal1~3_combout ),
	.datab(gnd),
	.datac(!\C0|current_state [0]),
	.datad(!\C0|current_state [2]),
	.datae(gnd),
	.dataf(!\C0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux3~1 .extended_lut = "off";
defparam \C0|Mux3~1 .lut_mask = 64'h00500050F050F050;
defparam \C0|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N30
cyclonev_lcell_comb \C0|Mux3~4 (
// Equation(s):
// \C0|Mux3~4_combout  = ( \C0|Mux3~1_combout  & ( \C0|Bselect [1] & ( (!\C0|current_state [1] & ((!\C0|Mux3~2_combout ))) # (\C0|current_state [1] & (\C0|Mux3~3_combout )) ) ) ) # ( !\C0|Mux3~1_combout  & ( \C0|Bselect [1] & ( (!\C0|current_state [1] & 
// ((!\C0|Mux3~2_combout ))) # (\C0|current_state [1] & (\C0|Mux3~3_combout )) ) ) ) # ( \C0|Mux3~1_combout  & ( !\C0|Bselect [1] & ( (!\C0|current_state [1] & \C0|Mux3~0_combout ) ) ) ) # ( !\C0|Mux3~1_combout  & ( !\C0|Bselect [1] & ( (\C0|Mux3~0_combout ) 
// # (\C0|current_state [1]) ) ) )

	.dataa(!\C0|Mux3~3_combout ),
	.datab(!\C0|current_state [1]),
	.datac(!\C0|Mux3~2_combout ),
	.datad(!\C0|Mux3~0_combout ),
	.datae(!\C0|Mux3~1_combout ),
	.dataf(!\C0|Bselect [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux3~4 .extended_lut = "off";
defparam \C0|Mux3~4 .lut_mask = 64'h33FF00CCD1D1D1D1;
defparam \C0|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N48
cyclonev_lcell_comb \C0|Mux0~0 (
// Equation(s):
// \C0|Mux0~0_combout  = ( \C0|next_state[2]~0_combout  & ( (!\C0|Bselect [1] & ((\C0|current_state [1]) # (\C0|current_state [0]))) ) ) # ( !\C0|next_state[2]~0_combout  & ( (!\C0|Bselect [1]) # ((\C0|current_state [0] & (\C0|current_state [2] & 
// \C0|current_state [1]))) ) )

	.dataa(!\C0|current_state [0]),
	.datab(!\C0|Bselect [1]),
	.datac(!\C0|current_state [2]),
	.datad(!\C0|current_state [1]),
	.datae(gnd),
	.dataf(!\C0|next_state[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux0~0 .extended_lut = "off";
defparam \C0|Mux0~0 .lut_mask = 64'hCCCDCCCD44CC44CC;
defparam \C0|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N51
cyclonev_lcell_comb \C0|Mux1~3 (
// Equation(s):
// \C0|Mux1~3_combout  = ( !\C0|current_state [2] & ( (!\C0|current_state [0] & (!\C0|Bselect [1] & (\C0|Equal0~3_combout  & \C0|current_state [1]))) ) )

	.dataa(!\C0|current_state [0]),
	.datab(!\C0|Bselect [1]),
	.datac(!\C0|Equal0~3_combout ),
	.datad(!\C0|current_state [1]),
	.datae(gnd),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux1~3 .extended_lut = "off";
defparam \C0|Mux1~3 .lut_mask = 64'h0008000800000000;
defparam \C0|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N12
cyclonev_lcell_comb \C0|Mux1~5 (
// Equation(s):
// \C0|Mux1~5_combout  = ( !\C0|Mux1~1_combout  & ( !\C0|Mux1~0_combout  & ( (!\C0|Mux1~3_combout  & (!\C0|Mux1~4_combout  & ((!\CS|Decoder0~0_combout ) # (\C0|Mux1~2_combout )))) ) ) )

	.dataa(!\C0|Mux1~3_combout ),
	.datab(!\C0|Mux1~4_combout ),
	.datac(!\CS|Decoder0~0_combout ),
	.datad(!\C0|Mux1~2_combout ),
	.datae(!\C0|Mux1~1_combout ),
	.dataf(!\C0|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux1~5 .extended_lut = "off";
defparam \C0|Mux1~5 .lut_mask = 64'h8088000000000000;
defparam \C0|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N24
cyclonev_lcell_comb \C0|Mux2~0 (
// Equation(s):
// \C0|Mux2~0_combout  = ( \C0|Equal1~3_combout  & ( \C0|current_state [1] & ( (!\C0|current_state [2] & ((!\C0|Bselect [1] & (!\C0|current_state [0] & !\C0|Equal0~3_combout )) # (\C0|Bselect [1] & (\C0|current_state [0])))) ) ) ) # ( !\C0|Equal1~3_combout  
// & ( \C0|current_state [1] & ( (!\C0|Bselect [1] & (!\C0|current_state [0] & ((!\C0|Equal0~3_combout ) # (\C0|current_state [2])))) # (\C0|Bselect [1] & (\C0|current_state [0] & ((!\C0|current_state [2])))) ) ) ) # ( \C0|Equal1~3_combout  & ( 
// !\C0|current_state [1] & ( \C0|current_state [0] ) ) ) # ( !\C0|Equal1~3_combout  & ( !\C0|current_state [1] & ( \C0|current_state [0] ) ) )

	.dataa(!\C0|Bselect [1]),
	.datab(!\C0|current_state [0]),
	.datac(!\C0|Equal0~3_combout ),
	.datad(!\C0|current_state [2]),
	.datae(!\C0|Equal1~3_combout ),
	.dataf(!\C0|current_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux2~0 .extended_lut = "off";
defparam \C0|Mux2~0 .lut_mask = 64'h3333333391889100;
defparam \C0|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N57
cyclonev_lcell_comb \NS|WideOr6~0 (
// Equation(s):
// \NS|WideOr6~0_combout  = ( \C0|Mux2~0_combout  & ( (!\C0|Mux3~4_combout ) # ((!\C0|Mux0~0_combout ) # (\C0|Mux1~5_combout )) ) ) # ( !\C0|Mux2~0_combout  & ( (!\C0|Mux0~0_combout  & ((\C0|Mux1~5_combout ) # (\C0|Mux3~4_combout ))) # (\C0|Mux0~0_combout  & 
// ((!\C0|Mux1~5_combout ))) ) )

	.dataa(gnd),
	.datab(!\C0|Mux3~4_combout ),
	.datac(!\C0|Mux0~0_combout ),
	.datad(!\C0|Mux1~5_combout ),
	.datae(gnd),
	.dataf(!\C0|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NS|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NS|WideOr6~0 .extended_lut = "off";
defparam \NS|WideOr6~0 .lut_mask = 64'h3FF03FF0FCFFFCFF;
defparam \NS|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N39
cyclonev_lcell_comb \NS|WideOr5~0 (
// Equation(s):
// \NS|WideOr5~0_combout  = ( \C0|Mux2~0_combout  & ( (\C0|Mux0~0_combout  & ((\C0|Mux1~5_combout ) # (\C0|Mux3~4_combout ))) ) ) # ( !\C0|Mux2~0_combout  & ( (\C0|Mux3~4_combout  & (!\C0|Mux0~0_combout  $ (\C0|Mux1~5_combout ))) ) )

	.dataa(!\C0|Mux0~0_combout ),
	.datab(!\C0|Mux3~4_combout ),
	.datac(!\C0|Mux1~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NS|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NS|WideOr5~0 .extended_lut = "off";
defparam \NS|WideOr5~0 .lut_mask = 64'h2121212115151515;
defparam \NS|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N42
cyclonev_lcell_comb \NS|WideOr4~0 (
// Equation(s):
// \NS|WideOr4~0_combout  = ( \C0|Mux0~0_combout  & ( ((!\C0|Mux2~0_combout  & !\C0|Mux1~5_combout )) # (\C0|Mux3~4_combout ) ) ) # ( !\C0|Mux0~0_combout  & ( (!\C0|Mux2~0_combout  & (\C0|Mux1~5_combout  & \C0|Mux3~4_combout )) ) )

	.dataa(!\C0|Mux2~0_combout ),
	.datab(!\C0|Mux1~5_combout ),
	.datac(!\C0|Mux3~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NS|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NS|WideOr4~0 .extended_lut = "off";
defparam \NS|WideOr4~0 .lut_mask = 64'h020202028F8F8F8F;
defparam \NS|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N54
cyclonev_lcell_comb \NS|WideOr3~0 (
// Equation(s):
// \NS|WideOr3~0_combout  = ( \C0|Mux2~0_combout  & ( (!\C0|Mux3~4_combout  & (!\C0|Mux0~0_combout  & \C0|Mux1~5_combout )) # (\C0|Mux3~4_combout  & ((!\C0|Mux1~5_combout ))) ) ) # ( !\C0|Mux2~0_combout  & ( (\C0|Mux0~0_combout  & (!\C0|Mux3~4_combout  $ 
// (\C0|Mux1~5_combout ))) ) )

	.dataa(!\C0|Mux0~0_combout ),
	.datab(!\C0|Mux3~4_combout ),
	.datac(gnd),
	.datad(!\C0|Mux1~5_combout ),
	.datae(gnd),
	.dataf(!\C0|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NS|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NS|WideOr3~0 .extended_lut = "off";
defparam \NS|WideOr3~0 .lut_mask = 64'h4411441133883388;
defparam \NS|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N48
cyclonev_lcell_comb \NS|WideOr2~0 (
// Equation(s):
// \NS|WideOr2~0_combout  = ( \C0|Mux2~0_combout  & ( (!\C0|Mux0~0_combout  & ((!\C0|Mux1~5_combout ))) # (\C0|Mux0~0_combout  & (!\C0|Mux3~4_combout  & \C0|Mux1~5_combout )) ) ) # ( !\C0|Mux2~0_combout  & ( (!\C0|Mux0~0_combout  & (!\C0|Mux3~4_combout  & 
// !\C0|Mux1~5_combout )) ) )

	.dataa(!\C0|Mux0~0_combout ),
	.datab(gnd),
	.datac(!\C0|Mux3~4_combout ),
	.datad(!\C0|Mux1~5_combout ),
	.datae(gnd),
	.dataf(!\C0|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NS|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NS|WideOr2~0 .extended_lut = "off";
defparam \NS|WideOr2~0 .lut_mask = 64'hA000A000AA50AA50;
defparam \NS|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N36
cyclonev_lcell_comb \NS|WideOr1~0 (
// Equation(s):
// \NS|WideOr1~0_combout  = ( \C0|Mux2~0_combout  & ( (!\C0|Mux3~4_combout  & ((!\C0|Mux1~5_combout ))) # (\C0|Mux3~4_combout  & (!\C0|Mux0~0_combout )) ) ) # ( !\C0|Mux2~0_combout  & ( (!\C0|Mux1~5_combout  & (!\C0|Mux0~0_combout  $ (\C0|Mux3~4_combout ))) 
// ) )

	.dataa(!\C0|Mux0~0_combout ),
	.datab(!\C0|Mux3~4_combout ),
	.datac(gnd),
	.datad(!\C0|Mux1~5_combout ),
	.datae(gnd),
	.dataf(!\C0|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NS|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NS|WideOr1~0 .extended_lut = "off";
defparam \NS|WideOr1~0 .lut_mask = 64'h99009900EE22EE22;
defparam \NS|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N51
cyclonev_lcell_comb \NS|WideOr0~0 (
// Equation(s):
// \NS|WideOr0~0_combout  = ( \C0|Mux2~0_combout  & ( (!\C0|Mux0~0_combout  & (\C0|Mux3~4_combout  & \C0|Mux1~5_combout )) ) ) # ( !\C0|Mux2~0_combout  & ( (!\C0|Mux0~0_combout  & (\C0|Mux3~4_combout  & !\C0|Mux1~5_combout )) # (\C0|Mux0~0_combout  & 
// (!\C0|Mux3~4_combout  $ (\C0|Mux1~5_combout ))) ) )

	.dataa(!\C0|Mux0~0_combout ),
	.datab(!\C0|Mux3~4_combout ),
	.datac(!\C0|Mux1~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NS|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NS|WideOr0~0 .extended_lut = "off";
defparam \NS|WideOr0~0 .lut_mask = 64'h6161616102020202;
defparam \NS|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N48
cyclonev_lcell_comb \CS|WideOr6~0 (
// Equation(s):
// \CS|WideOr6~0_combout  = ( \C0|current_state [2] & ( \C0|current_state [1] & ( (!\C0|current_state [0]) # (\C0|Bselect [1]) ) ) ) # ( !\C0|current_state [2] & ( \C0|current_state [1] ) ) # ( \C0|current_state [2] & ( !\C0|current_state [1] & ( 
// (!\C0|Bselect [1]) # (\C0|current_state [0]) ) ) ) # ( !\C0|current_state [2] & ( !\C0|current_state [1] & ( \C0|Bselect [1] ) ) )

	.dataa(gnd),
	.datab(!\C0|Bselect [1]),
	.datac(!\C0|current_state [0]),
	.datad(gnd),
	.datae(!\C0|current_state [2]),
	.dataf(!\C0|current_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CS|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CS|WideOr6~0 .extended_lut = "off";
defparam \CS|WideOr6~0 .lut_mask = 64'h3333CFCFFFFFF3F3;
defparam \CS|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N9
cyclonev_lcell_comb \CS|WideOr5~0 (
// Equation(s):
// \CS|WideOr5~0_combout  = ( \C0|current_state [1] & ( (!\C0|Bselect [1] & ((!\C0|current_state [2]) # (\C0|current_state [0]))) ) ) # ( !\C0|current_state [1] & ( (\C0|current_state [0] & (!\C0|current_state [2] $ (\C0|Bselect [1]))) ) )

	.dataa(!\C0|current_state [0]),
	.datab(!\C0|current_state [2]),
	.datac(!\C0|Bselect [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|current_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CS|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CS|WideOr5~0 .extended_lut = "off";
defparam \CS|WideOr5~0 .lut_mask = 64'h41414141D0D0D0D0;
defparam \CS|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N15
cyclonev_lcell_comb \CS|WideOr4~0 (
// Equation(s):
// \CS|WideOr4~0_combout  = ( !\C0|Bselect [1] & ( \C0|current_state [1] & ( \C0|current_state [0] ) ) ) # ( \C0|Bselect [1] & ( !\C0|current_state [1] & ( (\C0|current_state [0] & !\C0|current_state [2]) ) ) ) # ( !\C0|Bselect [1] & ( !\C0|current_state [1] 
// & ( (\C0|current_state [2]) # (\C0|current_state [0]) ) ) )

	.dataa(!\C0|current_state [0]),
	.datab(!\C0|current_state [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\C0|Bselect [1]),
	.dataf(!\C0|current_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CS|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CS|WideOr4~0 .extended_lut = "off";
defparam \CS|WideOr4~0 .lut_mask = 64'h7777444455550000;
defparam \CS|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N33
cyclonev_lcell_comb \CS|WideOr3~0 (
// Equation(s):
// \CS|WideOr3~0_combout  = ( \C0|current_state [1] & ( (!\C0|current_state [0] & (!\C0|current_state [2] & \C0|Bselect [1])) # (\C0|current_state [0] & (\C0|current_state [2])) ) ) # ( !\C0|current_state [1] & ( (!\C0|Bselect [1] & (!\C0|current_state [0] $ 
// (!\C0|current_state [2]))) ) )

	.dataa(!\C0|current_state [0]),
	.datab(!\C0|current_state [2]),
	.datac(!\C0|Bselect [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|current_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CS|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CS|WideOr3~0 .extended_lut = "off";
defparam \CS|WideOr3~0 .lut_mask = 64'h6060606019191919;
defparam \CS|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N36
cyclonev_lcell_comb \CS|WideOr2~0 (
// Equation(s):
// \CS|WideOr2~0_combout  = ( \C0|current_state [2] & ( \C0|current_state [1] & ( \C0|Bselect [1] ) ) ) # ( !\C0|current_state [2] & ( \C0|current_state [1] & ( (!\C0|Bselect [1] & !\C0|current_state [0]) ) ) ) # ( \C0|current_state [2] & ( 
// !\C0|current_state [1] & ( (\C0|Bselect [1] & !\C0|current_state [0]) ) ) )

	.dataa(gnd),
	.datab(!\C0|Bselect [1]),
	.datac(!\C0|current_state [0]),
	.datad(gnd),
	.datae(!\C0|current_state [2]),
	.dataf(!\C0|current_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CS|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CS|WideOr2~0 .extended_lut = "off";
defparam \CS|WideOr2~0 .lut_mask = 64'h00003030C0C03333;
defparam \CS|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N42
cyclonev_lcell_comb \CS|WideOr1~0 (
// Equation(s):
// \CS|WideOr1~0_combout  = ( \C0|current_state [1] & ( (!\C0|current_state [0] & (\C0|current_state [2])) # (\C0|current_state [0] & ((\C0|Bselect [1]))) ) ) # ( !\C0|current_state [1] & ( (\C0|current_state [2] & (!\C0|current_state [0] $ (!\C0|Bselect 
// [1]))) ) )

	.dataa(!\C0|current_state [0]),
	.datab(!\C0|current_state [2]),
	.datac(gnd),
	.datad(!\C0|Bselect [1]),
	.datae(gnd),
	.dataf(!\C0|current_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CS|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CS|WideOr1~0 .extended_lut = "off";
defparam \CS|WideOr1~0 .lut_mask = 64'h1122112222772277;
defparam \CS|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N45
cyclonev_lcell_comb \CS|WideOr0~0 (
// Equation(s):
// \CS|WideOr0~0_combout  = ( \C0|current_state [1] & ( (\C0|current_state [0] & (!\C0|current_state [2] & \C0|Bselect [1])) ) ) # ( !\C0|current_state [1] & ( (!\C0|current_state [0] & (\C0|current_state [2] & !\C0|Bselect [1])) # (\C0|current_state [0] & 
// (!\C0|current_state [2] $ (\C0|Bselect [1]))) ) )

	.dataa(!\C0|current_state [0]),
	.datab(!\C0|current_state [2]),
	.datac(!\C0|Bselect [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|current_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CS|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CS|WideOr0~0 .extended_lut = "off";
defparam \CS|WideOr0~0 .lut_mask = 64'h6161616104040404;
defparam \CS|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y9_N4
dffeas \SBTH1|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|countFinal|count [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SBTH1|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \SBTH1|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N16
dffeas \SBTH1|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|countFinal|count [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SBTH1|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \SBTH1|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N51
cyclonev_lcell_comb \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 (
// Equation(s):
// \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout  = ( !\D0|countFinal|count [16] & ( (!\D0|countFinal|count [15] & (\D0|countFinal|count [14] & !\D0|countFinal|count [13])) ) )

	.dataa(!\D0|countFinal|count [15]),
	.datab(!\D0|countFinal|count [14]),
	.datac(!\D0|countFinal|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|countFinal|count [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 .extended_lut = "off";
defparam \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 .lut_mask = 64'h2020202000000000;
defparam \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countFinal|count[12]~DUPLICATE_q ,\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,
\D0|countFinal|count [3],\D0|countFinal|count [2],\D0|countFinal|count[1]~DUPLICATE_q ,\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X10_Y9_N34
dffeas \SBTH1|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|countFinal|count [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SBTH1|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \SBTH1|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N48
cyclonev_lcell_comb \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 (
// Equation(s):
// \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout  = ( !\D0|countFinal|count [16] & ( (!\D0|countFinal|count [15] & (!\D0|countFinal|count [14] & \D0|countFinal|count [13])) ) )

	.dataa(!\D0|countFinal|count [15]),
	.datab(!\D0|countFinal|count [14]),
	.datac(gnd),
	.datad(!\D0|countFinal|count [13]),
	.datae(gnd),
	.dataf(!\D0|countFinal|count [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 .extended_lut = "off";
defparam \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 .lut_mask = 64'h0088008800000000;
defparam \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y1_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countFinal|count[12]~DUPLICATE_q ,\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,
\D0|countFinal|count [3],\D0|countFinal|count [2],\D0|countFinal|count[1]~DUPLICATE_q ,\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X10_Y9_N28
dffeas \SBTH1|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|countFinal|count [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SBTH1|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \SBTH1|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N45
cyclonev_lcell_comb \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] (
// Equation(s):
// \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode508w [3] = ( !\D0|countFinal|count [16] & ( (!\D0|countFinal|count [15] & (!\D0|countFinal|count [14] & !\D0|countFinal|count [13])) ) )

	.dataa(!\D0|countFinal|count [15]),
	.datab(!\D0|countFinal|count [14]),
	.datac(!\D0|countFinal|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|countFinal|count [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .extended_lut = "off";
defparam \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .lut_mask = 64'h8080808000000000;
defparam \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countFinal|count[12]~DUPLICATE_q ,\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,
\D0|countFinal|count [3],\D0|countFinal|count [2],\D0|countFinal|count[1]~DUPLICATE_q ,\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N6
cyclonev_lcell_comb \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 (
// Equation(s):
// \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout  = ( !\D0|countFinal|count [16] & ( (!\D0|countFinal|count [15] & (\D0|countFinal|count [14] & \D0|countFinal|count [13])) ) )

	.dataa(!\D0|countFinal|count [15]),
	.datab(!\D0|countFinal|count [14]),
	.datac(gnd),
	.datad(!\D0|countFinal|count [13]),
	.datae(gnd),
	.dataf(!\D0|countFinal|count [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 .extended_lut = "off";
defparam \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 .lut_mask = 64'h0022002200000000;
defparam \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countFinal|count[12]~DUPLICATE_q ,\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,
\D0|countFinal|count [3],\D0|countFinal|count [2],\D0|countFinal|count[1]~DUPLICATE_q ,\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "0000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF8000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "0000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "0000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N18
cyclonev_lcell_comb \Mux2~10 (
// Equation(s):
// \Mux2~10_combout  = ( \SBTH1|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \SBTH1|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\SBTH1|altsyncram_component|auto_generated|address_reg_a [0]) # (\SBTH1|altsyncram_component|auto_generated|ram_block1a3~portadataout )))) # (\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\SBTH1|altsyncram_component|auto_generated|address_reg_a [0])) # (\SBTH1|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) ) ) ) # ( !\SBTH1|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// \SBTH1|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & (((\SBTH1|altsyncram_component|auto_generated|ram_block1a3~portadataout  & 
// \SBTH1|altsyncram_component|auto_generated|address_reg_a [0])))) # (\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & (((\SBTH1|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\SBTH1|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) ) ) ) # ( \SBTH1|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\SBTH1|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & (((!\SBTH1|altsyncram_component|auto_generated|address_reg_a [0]) # (\SBTH1|altsyncram_component|auto_generated|ram_block1a3~portadataout )))) # 
// (\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & (\SBTH1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ((!\SBTH1|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\SBTH1|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\SBTH1|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\SBTH1|altsyncram_component|auto_generated|ram_block1a3~portadataout  & \SBTH1|altsyncram_component|auto_generated|address_reg_a [0])))) # (\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\SBTH1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ((!\SBTH1|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\SBTH1|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\SBTH1|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(!\SBTH1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\SBTH1|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\SBTH1|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~10 .extended_lut = "off";
defparam \Mux2~10 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \Mux2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N0
cyclonev_lcell_comb \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 (
// Equation(s):
// \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout  = ( \D0|countFinal|count [14] & ( \D0|countFinal|count [15] & ( (!\D0|countFinal|count [13] & !\D0|countFinal|count [16]) ) ) )

	.dataa(gnd),
	.datab(!\D0|countFinal|count [13]),
	.datac(gnd),
	.datad(!\D0|countFinal|count [16]),
	.datae(!\D0|countFinal|count [14]),
	.dataf(!\D0|countFinal|count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 .extended_lut = "off";
defparam \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 .lut_mask = 64'h000000000000CC00;
defparam \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countFinal|count[12]~DUPLICATE_q ,\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,
\D0|countFinal|count [3],\D0|countFinal|count [2],\D0|countFinal|count[1]~DUPLICATE_q ,\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a18 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC00000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "0000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF8000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "0000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC000000000000000000";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N54
cyclonev_lcell_comb \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 (
// Equation(s):
// \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout  = ( !\D0|countFinal|count [14] & ( \D0|countFinal|count [15] & ( (!\D0|countFinal|count [13] & !\D0|countFinal|count [16]) ) ) )

	.dataa(gnd),
	.datab(!\D0|countFinal|count [13]),
	.datac(gnd),
	.datad(!\D0|countFinal|count [16]),
	.datae(!\D0|countFinal|count [14]),
	.dataf(!\D0|countFinal|count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 .extended_lut = "off";
defparam \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 .lut_mask = 64'h00000000CC000000;
defparam \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countFinal|count[12]~DUPLICATE_q ,\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,
\D0|countFinal|count [3],\D0|countFinal|count [2],\D0|countFinal|count[1]~DUPLICATE_q ,\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "0000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "0000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC00000";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N42
cyclonev_lcell_comb \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 (
// Equation(s):
// \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout  = ( !\D0|countFinal|count [16] & ( (\D0|countFinal|count [15] & (\D0|countFinal|count [14] & \D0|countFinal|count [13])) ) )

	.dataa(!\D0|countFinal|count [15]),
	.datab(!\D0|countFinal|count [14]),
	.datac(gnd),
	.datad(!\D0|countFinal|count [13]),
	.datae(gnd),
	.dataf(!\D0|countFinal|count [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .extended_lut = "off";
defparam \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .lut_mask = 64'h0011001100000000;
defparam \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countFinal|count[12]~DUPLICATE_q ,\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,
\D0|countFinal|count [3],\D0|countFinal|count [2],\D0|countFinal|count[1]~DUPLICATE_q ,\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a21 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC00000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "0000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF8000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "0000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "0000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N39
cyclonev_lcell_comb \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 (
// Equation(s):
// \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout  = ( !\D0|countFinal|count [14] & ( \D0|countFinal|count [15] & ( (!\D0|countFinal|count [16] & \D0|countFinal|count [13]) ) ) )

	.dataa(gnd),
	.datab(!\D0|countFinal|count [16]),
	.datac(!\D0|countFinal|count [13]),
	.datad(gnd),
	.datae(!\D0|countFinal|count [14]),
	.dataf(!\D0|countFinal|count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 .extended_lut = "off";
defparam \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 .lut_mask = 64'h000000000C0C0000;
defparam \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countFinal|count[12]~DUPLICATE_q ,\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,
\D0|countFinal|count [3],\D0|countFinal|count [2],\D0|countFinal|count[1]~DUPLICATE_q ,\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "0000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC00000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "0000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF8000000000";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N27
cyclonev_lcell_comb \Mux2~9 (
// Equation(s):
// \Mux2~9_combout  = ( \SBTH1|altsyncram_component|auto_generated|address_reg_a [0] & ( \SBTH1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\SBTH1|altsyncram_component|auto_generated|ram_block1a21~portadataout ) ) ) ) # ( !\SBTH1|altsyncram_component|auto_generated|address_reg_a [0] & ( \SBTH1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & ((\SBTH1|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # (\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\SBTH1|altsyncram_component|auto_generated|ram_block1a18~portadataout )) ) ) ) # ( \SBTH1|altsyncram_component|auto_generated|address_reg_a [0] & ( !\SBTH1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// (\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & \SBTH1|altsyncram_component|auto_generated|ram_block1a21~portadataout ) ) ) ) # ( !\SBTH1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\SBTH1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & ((\SBTH1|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # 
// (\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & (\SBTH1|altsyncram_component|auto_generated|ram_block1a18~portadataout )) ) ) )

	.dataa(!\SBTH1|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\SBTH1|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(!\SBTH1|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datae(!\SBTH1|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\SBTH1|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~9 .extended_lut = "off";
defparam \Mux2~9 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \Mux2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N9
cyclonev_lcell_comb \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] (
// Equation(s):
// \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode595w [3] = ( \D0|countFinal|count [16] & ( (!\D0|countFinal|count [15] & (!\D0|countFinal|count [14] & !\D0|countFinal|count [13])) ) )

	.dataa(!\D0|countFinal|count [15]),
	.datab(!\D0|countFinal|count [14]),
	.datac(!\D0|countFinal|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|countFinal|count [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] .extended_lut = "off";
defparam \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] .lut_mask = 64'h0000000080808080;
defparam \SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countFinal|count[12]~DUPLICATE_q ,\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,
\D0|countFinal|count [3],\D0|countFinal|count [2],\D0|countFinal|count[1]~DUPLICATE_q ,\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a24 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\C0|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,\D0|countFinal|count [3],\D0|countFinal|count [2],
\D0|countFinal|count [1],\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a27 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N12
cyclonev_lcell_comb \Mux2~11 (
// Equation(s):
// \Mux2~11_combout  = ( \SBTH1|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & (\SBTH1|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\SBTH1|altsyncram_component|auto_generated|address_reg_a [0]) # (\SBTH1|altsyncram_component|auto_generated|ram_block1a24~portadataout )))) ) ) # ( !\SBTH1|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & (\SBTH1|altsyncram_component|auto_generated|address_reg_a [3] & (\SBTH1|altsyncram_component|auto_generated|ram_block1a24~portadataout  & 
// !\SBTH1|altsyncram_component|auto_generated|address_reg_a [0]))) ) )

	.dataa(!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\SBTH1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(!\SBTH1|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(!\SBTH1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(gnd),
	.dataf(!\SBTH1|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~11 .extended_lut = "off";
defparam \Mux2~11 .lut_mask = 64'h0200020002220222;
defparam \Mux2~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N30
cyclonev_lcell_comb \Mux2~12 (
// Equation(s):
// \Mux2~12_combout  = ( \Mux2~11_combout  & ( (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [2]) # ((!\SBTH1|altsyncram_component|auto_generated|address_reg_a [3] & \Mux2~9_combout )) ) ) # ( !\Mux2~11_combout  & ( 
// (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [3] & ((!\SBTH1|altsyncram_component|auto_generated|address_reg_a [2] & (\Mux2~10_combout )) # (\SBTH1|altsyncram_component|auto_generated|address_reg_a [2] & ((\Mux2~9_combout ))))) ) )

	.dataa(!\SBTH1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\SBTH1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(!\Mux2~10_combout ),
	.datad(!\Mux2~9_combout ),
	.datae(gnd),
	.dataf(!\Mux2~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~12 .extended_lut = "off";
defparam \Mux2~12 .lut_mask = 64'h084C084CAAEEAAEE;
defparam \Mux2~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N30
cyclonev_lcell_comb \C0|WideOr0~0 (
// Equation(s):
// \C0|WideOr0~0_combout  = ( \C0|Bselect [1] & ( \C0|current_state [0] & ( \C0|current_state [2] ) ) ) # ( !\C0|Bselect [1] & ( \C0|current_state [0] & ( !\C0|current_state [2] ) ) ) # ( \C0|Bselect [1] & ( !\C0|current_state [0] & ( \C0|current_state [2] ) 
// ) ) # ( !\C0|Bselect [1] & ( !\C0|current_state [0] & ( !\C0|current_state [1] $ (!\C0|current_state [2]) ) ) )

	.dataa(!\C0|current_state [1]),
	.datab(gnd),
	.datac(!\C0|current_state [2]),
	.datad(gnd),
	.datae(!\C0|Bselect [1]),
	.dataf(!\C0|current_state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|WideOr0~0 .extended_lut = "off";
defparam \C0|WideOr0~0 .lut_mask = 64'h5A5A0F0FF0F00F0F;
defparam \C0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y17_N52
dffeas \Cr0|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|countCrash|count [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cr0|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \Cr0|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N51
cyclonev_lcell_comb \backgroundColour[0]~1 (
// Equation(s):
// \backgroundColour[0]~1_combout  = (!\C0|WideOr0~0_combout  & !\Cr0|altsyncram_component|auto_generated|address_reg_a [3])

	.dataa(gnd),
	.datab(!\C0|WideOr0~0_combout ),
	.datac(gnd),
	.datad(!\Cr0|altsyncram_component|auto_generated|address_reg_a [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\backgroundColour[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \backgroundColour[0]~1 .extended_lut = "off";
defparam \backgroundColour[0]~1 .lut_mask = 64'hCC00CC00CC00CC00;
defparam \backgroundColour[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N6
cyclonev_lcell_comb \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 (
// Equation(s):
// \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout  = ( \D0|countCrash|count [15] & ( (!\D0|countCrash|count [13] & (!\D0|countCrash|count[14]~DUPLICATE_q  & !\D0|countCrash|count [16])) ) )

	.dataa(!\D0|countCrash|count [13]),
	.datab(!\D0|countCrash|count[14]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\D0|countCrash|count [16]),
	.datae(gnd),
	.dataf(!\D0|countCrash|count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 .extended_lut = "off";
defparam \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 .lut_mask = 64'h0000000088008800;
defparam \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N10
dffeas \D0|countCrash|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countCrash|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countCrash|count[9]~0_combout ),
	.sload(gnd),
	.ena(\D0|countCrash|count[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countCrash|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countCrash|count[3] .is_wysiwyg = "true";
defparam \D0|countCrash|count[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countCrash|count [12],\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count [3],\D0|countCrash|count [2],
\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a12 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N57
cyclonev_lcell_comb \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 (
// Equation(s):
// \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout  = ( \D0|countCrash|count [15] & ( (!\D0|countCrash|count [13] & (\D0|countCrash|count[14]~DUPLICATE_q  & !\D0|countCrash|count [16])) ) )

	.dataa(!\D0|countCrash|count [13]),
	.datab(!\D0|countCrash|count[14]~DUPLICATE_q ),
	.datac(!\D0|countCrash|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|countCrash|count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 .extended_lut = "off";
defparam \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 .lut_mask = 64'h0000000020202020;
defparam \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countCrash|count [12],\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count [3],\D0|countCrash|count [2],
\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a18 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X63_Y17_N49
dffeas \Cr0|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|countCrash|count [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cr0|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \Cr0|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y17_N34
dffeas \Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|countCrash|count[14]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE .is_wysiwyg = "true";
defparam \Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N24
cyclonev_lcell_comb \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 (
// Equation(s):
// \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout  = ( \D0|countCrash|count [15] & ( (\D0|countCrash|count [13] & (\D0|countCrash|count[14]~DUPLICATE_q  & !\D0|countCrash|count [16])) ) )

	.dataa(!\D0|countCrash|count [13]),
	.datab(!\D0|countCrash|count[14]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\D0|countCrash|count [16]),
	.datae(gnd),
	.dataf(!\D0|countCrash|count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .extended_lut = "off";
defparam \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .lut_mask = 64'h0000000011001100;
defparam \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countCrash|count [12],\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count[3]~DUPLICATE_q ,
\D0|countCrash|count [2],\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a21 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N9
cyclonev_lcell_comb \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 (
// Equation(s):
// \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout  = ( \D0|countCrash|count [15] & ( (\D0|countCrash|count [13] & (!\D0|countCrash|count[14]~DUPLICATE_q  & !\D0|countCrash|count [16])) ) )

	.dataa(!\D0|countCrash|count [13]),
	.datab(!\D0|countCrash|count[14]~DUPLICATE_q ),
	.datac(!\D0|countCrash|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|countCrash|count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 .extended_lut = "off";
defparam \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 .lut_mask = 64'h0000000040404040;
defparam \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countCrash|count [12],\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count [3],\D0|countCrash|count [2],
\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a15 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N30
cyclonev_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = ( \Cr0|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( \Cr0|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( ((!\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// (\Cr0|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((\Cr0|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) # 
// (\Cr0|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\Cr0|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( \Cr0|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// (!\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & ((!\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\Cr0|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # 
// (\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((\Cr0|altsyncram_component|auto_generated|ram_block1a18~portadataout ))))) # (\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( \Cr0|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( !\Cr0|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// (!\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & ((!\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\Cr0|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # 
// (\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((\Cr0|altsyncram_component|auto_generated|ram_block1a18~portadataout ))))) # (\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( !\Cr0|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( !\Cr0|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// (!\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & ((!\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\Cr0|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # 
// (\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((\Cr0|altsyncram_component|auto_generated|ram_block1a18~portadataout ))))) ) ) )

	.dataa(!\Cr0|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(!\Cr0|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datac(!\Cr0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datae(!\Cr0|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.dataf(!\Cr0|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~1 .extended_lut = "off";
defparam \Mux2~1 .lut_mask = 64'h5030503F5F305F3F;
defparam \Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y17_N5
dffeas \Cr0|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|countCrash|count [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cr0|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \Cr0|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N48
cyclonev_lcell_comb \backgroundColour[0]~0 (
// Equation(s):
// \backgroundColour[0]~0_combout  = (!\C0|WideOr0~0_combout  & ((\Cr0|altsyncram_component|auto_generated|address_reg_a [3]) # (\Cr0|altsyncram_component|auto_generated|address_reg_a [2])))

	.dataa(gnd),
	.datab(!\C0|WideOr0~0_combout ),
	.datac(!\Cr0|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\Cr0|altsyncram_component|auto_generated|address_reg_a [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\backgroundColour[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \backgroundColour[0]~0 .extended_lut = "off";
defparam \backgroundColour[0]~0 .lut_mask = 64'h0CCC0CCC0CCC0CCC;
defparam \backgroundColour[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N16
dffeas \D0|countCrash|count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countCrash|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countCrash|count[9]~0_combout ),
	.sload(gnd),
	.ena(\D0|countCrash|count[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countCrash|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countCrash|count[5] .is_wysiwyg = "true";
defparam \D0|countCrash|count[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\C0|Equal2~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count [5],\D0|countCrash|count [4],\D0|countCrash|count [3],\D0|countCrash|count [2],\D0|countCrash|count[1]~DUPLICATE_q ,
\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a27 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N39
cyclonev_lcell_comb \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] (
// Equation(s):
// \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode595w [3] = ( !\D0|countCrash|count [15] & ( (!\D0|countCrash|count [13] & (!\D0|countCrash|count[14]~DUPLICATE_q  & \D0|countCrash|count [16])) ) )

	.dataa(!\D0|countCrash|count [13]),
	.datab(!\D0|countCrash|count[14]~DUPLICATE_q ),
	.datac(!\D0|countCrash|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|countCrash|count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] .extended_lut = "off";
defparam \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] .lut_mask = 64'h0808080800000000;
defparam \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countCrash|count [12],\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count[3]~DUPLICATE_q ,
\D0|countCrash|count [2],\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a24 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N42
cyclonev_lcell_comb \Cr0|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0 (
// Equation(s):
// \Cr0|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout  = ( \Cr0|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// (!\Cr0|altsyncram_component|auto_generated|address_reg_a [2] & ((!\Cr0|altsyncram_component|auto_generated|address_reg_a [0]) # (\Cr0|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) ) ) # ( 
// !\Cr0|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & (!\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// (\Cr0|altsyncram_component|auto_generated|ram_block1a27~portadataout  & !\Cr0|altsyncram_component|auto_generated|address_reg_a [2]))) ) )

	.dataa(!\Cr0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datac(!\Cr0|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(!\Cr0|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\Cr0|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Cr0|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \Cr0|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0 .lut_mask = 64'h040004008C008C00;
defparam \Cr0|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N55
dffeas \B0|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|countBlack|count [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \B0|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N17
dffeas \B0|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|countBlack|count [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \B0|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N49
dffeas \B0|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|countBlack|count[15]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \B0|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N42
cyclonev_lcell_comb \B0|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 (
// Equation(s):
// \B0|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout  = ( !\D0|countBlack|count[15]~DUPLICATE_q  & ( (\D0|countBlack|count [13] & (\D0|countBlack|count [14] & !\D0|countBlack|count [16])) ) )

	.dataa(!\D0|countBlack|count [13]),
	.datab(!\D0|countBlack|count [14]),
	.datac(gnd),
	.datad(!\D0|countBlack|count [16]),
	.datae(gnd),
	.dataf(!\D0|countBlack|count[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 .extended_lut = "off";
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 .lut_mask = 64'h1100110000000000;
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N13
dffeas \D0|countBlack|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countBlack|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countBlack|count[16]~0_combout ),
	.sload(gnd),
	.ena(\D0|countBlack|count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countBlack|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countBlack|count[4] .is_wysiwyg = "true";
defparam \D0|countBlack|count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N19
dffeas \D0|countBlack|count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countBlack|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countBlack|count[16]~0_combout ),
	.sload(gnd),
	.ena(\D0|countBlack|count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countBlack|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countBlack|count[6] .is_wysiwyg = "true";
defparam \D0|countBlack|count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N22
dffeas \D0|countBlack|count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countBlack|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countBlack|count[16]~0_combout ),
	.sload(gnd),
	.ena(\D0|countBlack|count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countBlack|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countBlack|count[7] .is_wysiwyg = "true";
defparam \D0|countBlack|count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N25
dffeas \D0|countBlack|count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countBlack|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countBlack|count[16]~0_combout ),
	.sload(gnd),
	.ena(\D0|countBlack|count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countBlack|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countBlack|count[8] .is_wysiwyg = "true";
defparam \D0|countBlack|count[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countBlack|count [12],\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],\D0|countBlack|count [1],
\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a9 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X70_Y6_N41
dffeas \B0|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|countBlack|count [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \B0|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N21
cyclonev_lcell_comb \B0|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] (
// Equation(s):
// \B0|altsyncram_component|auto_generated|rden_decode|w_anode508w [3] = ( !\D0|countBlack|count [14] & ( !\D0|countBlack|count [13] & ( (!\D0|countBlack|count [16] & !\D0|countBlack|count[15]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\D0|countBlack|count [16]),
	.datac(!\D0|countBlack|count[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\D0|countBlack|count [14]),
	.dataf(!\D0|countBlack|count [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .extended_lut = "off";
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .lut_mask = 64'hC0C0000000000000;
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y3_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countBlack|count[12]~DUPLICATE_q ,\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],
\D0|countBlack|count [1],\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a0 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N12
cyclonev_lcell_comb \B0|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 (
// Equation(s):
// \B0|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout  = ( !\D0|countBlack|count[15]~DUPLICATE_q  & ( (\D0|countBlack|count [13] & (!\D0|countBlack|count [14] & !\D0|countBlack|count [16])) ) )

	.dataa(!\D0|countBlack|count [13]),
	.datab(!\D0|countBlack|count [14]),
	.datac(gnd),
	.datad(!\D0|countBlack|count [16]),
	.datae(gnd),
	.dataf(!\D0|countBlack|count[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 .extended_lut = "off";
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 .lut_mask = 64'h4400440000000000;
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countBlack|count [12],\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],\D0|countBlack|count [1],
\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a3 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N15
cyclonev_lcell_comb \B0|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 (
// Equation(s):
// \B0|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout  = ( !\D0|countBlack|count[15]~DUPLICATE_q  & ( (!\D0|countBlack|count [13] & (\D0|countBlack|count [14] & !\D0|countBlack|count [16])) ) )

	.dataa(!\D0|countBlack|count [13]),
	.datab(!\D0|countBlack|count [14]),
	.datac(!\D0|countBlack|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|countBlack|count[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 .extended_lut = "off";
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 .lut_mask = 64'h2020202000000000;
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countBlack|count [12],\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],\D0|countBlack|count [1],
\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a6 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N6
cyclonev_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = ( \B0|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \B0|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\B0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\B0|altsyncram_component|auto_generated|ram_block1a0~portadataout ) # (\B0|altsyncram_component|auto_generated|address_reg_a [1])))) # (\B0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\B0|altsyncram_component|auto_generated|address_reg_a [1])) # (\B0|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) ) ) ) # ( !\B0|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// \B0|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\B0|altsyncram_component|auto_generated|address_reg_a [0] & (((\B0|altsyncram_component|auto_generated|ram_block1a0~portadataout ) # 
// (\B0|altsyncram_component|auto_generated|address_reg_a [1])))) # (\B0|altsyncram_component|auto_generated|address_reg_a [0] & (\B0|altsyncram_component|auto_generated|ram_block1a9~portadataout  & (\B0|altsyncram_component|auto_generated|address_reg_a 
// [1]))) ) ) ) # ( \B0|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\B0|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\B0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\B0|altsyncram_component|auto_generated|address_reg_a [1] & \B0|altsyncram_component|auto_generated|ram_block1a0~portadataout )))) # (\B0|altsyncram_component|auto_generated|address_reg_a [0] & (((!\B0|altsyncram_component|auto_generated|address_reg_a 
// [1])) # (\B0|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) ) ) ) # ( !\B0|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\B0|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// (!\B0|altsyncram_component|auto_generated|address_reg_a [0] & (((!\B0|altsyncram_component|auto_generated|address_reg_a [1] & \B0|altsyncram_component|auto_generated|ram_block1a0~portadataout )))) # (\B0|altsyncram_component|auto_generated|address_reg_a 
// [0] & (\B0|altsyncram_component|auto_generated|ram_block1a9~portadataout  & (\B0|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) )

	.dataa(!\B0|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(!\B0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\B0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\B0|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datae(!\B0|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\B0|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~2 .extended_lut = "off";
defparam \Mux2~2 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],\D0|countBlack|count [1],\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a27 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \B0|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \B0|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N36
cyclonev_lcell_comb \B0|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] (
// Equation(s):
// \B0|altsyncram_component|auto_generated|rden_decode|w_anode595w [3] = ( !\D0|countBlack|count[15]~DUPLICATE_q  & ( (\D0|countBlack|count [16] & (!\D0|countBlack|count [13] & !\D0|countBlack|count [14])) ) )

	.dataa(gnd),
	.datab(!\D0|countBlack|count [16]),
	.datac(!\D0|countBlack|count [13]),
	.datad(!\D0|countBlack|count [14]),
	.datae(gnd),
	.dataf(!\D0|countBlack|count[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] .extended_lut = "off";
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] .lut_mask = 64'h3000300000000000;
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countBlack|count [12],\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],\D0|countBlack|count [1],
\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a24 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N27
cyclonev_lcell_comb \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = ( \B0|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \B0|altsyncram_component|auto_generated|ram_block1a24~portadataout  ) ) # ( !\B0|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// \B0|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( !\B0|altsyncram_component|auto_generated|address_reg_a [0] ) ) ) # ( \B0|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// !\B0|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( \B0|altsyncram_component|auto_generated|address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\B0|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\B0|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~4 .extended_lut = "off";
defparam \Mux2~4 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N33
cyclonev_lcell_comb \B0|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 (
// Equation(s):
// \B0|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout  = ( \D0|countBlack|count[15]~DUPLICATE_q  & ( (\D0|countBlack|count [13] & (!\D0|countBlack|count [14] & !\D0|countBlack|count [16])) ) )

	.dataa(!\D0|countBlack|count [13]),
	.datab(gnd),
	.datac(!\D0|countBlack|count [14]),
	.datad(!\D0|countBlack|count [16]),
	.datae(gnd),
	.dataf(!\D0|countBlack|count[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 .extended_lut = "off";
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 .lut_mask = 64'h0000000050005000;
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countBlack|count [12],\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],\D0|countBlack|count [1],
\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a15 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N45
cyclonev_lcell_comb \B0|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 (
// Equation(s):
// \B0|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout  = ( \D0|countBlack|count[15]~DUPLICATE_q  & ( (!\D0|countBlack|count [13] & (!\D0|countBlack|count [14] & !\D0|countBlack|count [16])) ) )

	.dataa(!\D0|countBlack|count [13]),
	.datab(!\D0|countBlack|count [14]),
	.datac(!\D0|countBlack|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|countBlack|count[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 .extended_lut = "off";
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 .lut_mask = 64'h0000000080808080;
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countBlack|count[12]~DUPLICATE_q ,\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],
\D0|countBlack|count [1],\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a12 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N51
cyclonev_lcell_comb \B0|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 (
// Equation(s):
// \B0|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout  = ( \D0|countBlack|count [14] & ( \D0|countBlack|count[15]~DUPLICATE_q  & ( (\D0|countBlack|count [13] & !\D0|countBlack|count [16]) ) ) )

	.dataa(!\D0|countBlack|count [13]),
	.datab(gnd),
	.datac(!\D0|countBlack|count [16]),
	.datad(gnd),
	.datae(!\D0|countBlack|count [14]),
	.dataf(!\D0|countBlack|count[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .extended_lut = "off";
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .lut_mask = 64'h0000000000005050;
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y2_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countBlack|count[12]~DUPLICATE_q ,\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],
\D0|countBlack|count [1],\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a21 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N0
cyclonev_lcell_comb \B0|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 (
// Equation(s):
// \B0|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout  = ( \D0|countBlack|count[15]~DUPLICATE_q  & ( (!\D0|countBlack|count [16] & (!\D0|countBlack|count [13] & \D0|countBlack|count [14])) ) )

	.dataa(gnd),
	.datab(!\D0|countBlack|count [16]),
	.datac(!\D0|countBlack|count [13]),
	.datad(!\D0|countBlack|count [14]),
	.datae(gnd),
	.dataf(!\D0|countBlack|count[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 .extended_lut = "off";
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 .lut_mask = 64'h0000000000C000C0;
defparam \B0|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y7_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countBlack|count[12]~DUPLICATE_q ,\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],
\D0|countBlack|count [1],\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a18 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N18
cyclonev_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = ( \B0|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( \B0|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( ((!\B0|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\B0|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # (\B0|altsyncram_component|auto_generated|address_reg_a [0] & (\B0|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # 
// (\B0|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\B0|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( \B0|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// (!\B0|altsyncram_component|auto_generated|address_reg_a [1] & ((!\B0|altsyncram_component|auto_generated|address_reg_a [0] & ((\B0|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # (\B0|altsyncram_component|auto_generated|address_reg_a 
// [0] & (\B0|altsyncram_component|auto_generated|ram_block1a15~portadataout )))) # (\B0|altsyncram_component|auto_generated|address_reg_a [1] & (!\B0|altsyncram_component|auto_generated|address_reg_a [0])) ) ) ) # ( 
// \B0|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( !\B0|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\B0|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\B0|altsyncram_component|auto_generated|address_reg_a [0] & ((\B0|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # (\B0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\B0|altsyncram_component|auto_generated|ram_block1a15~portadataout )))) # (\B0|altsyncram_component|auto_generated|address_reg_a [1] & (\B0|altsyncram_component|auto_generated|address_reg_a [0])) ) ) ) # ( 
// !\B0|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( !\B0|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\B0|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\B0|altsyncram_component|auto_generated|address_reg_a [0] & ((\B0|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # (\B0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\B0|altsyncram_component|auto_generated|ram_block1a15~portadataout )))) ) ) )

	.dataa(!\B0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\B0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\B0|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(!\B0|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datae(!\B0|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.dataf(!\B0|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~3 .extended_lut = "off";
defparam \Mux2~3 .lut_mask = 64'h028A139B46CE57DF;
defparam \Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N36
cyclonev_lcell_comb \Mux2~5 (
// Equation(s):
// \Mux2~5_combout  = ( \Mux2~4_combout  & ( \Mux2~3_combout  & ( (!\B0|altsyncram_component|auto_generated|address_reg_a [3] & (((\Mux2~2_combout ) # (\B0|altsyncram_component|auto_generated|address_reg_a [2])))) # 
// (\B0|altsyncram_component|auto_generated|address_reg_a [3] & (!\B0|altsyncram_component|auto_generated|address_reg_a [1] & (!\B0|altsyncram_component|auto_generated|address_reg_a [2]))) ) ) ) # ( !\Mux2~4_combout  & ( \Mux2~3_combout  & ( 
// (!\B0|altsyncram_component|auto_generated|address_reg_a [3] & ((\Mux2~2_combout ) # (\B0|altsyncram_component|auto_generated|address_reg_a [2]))) ) ) ) # ( \Mux2~4_combout  & ( !\Mux2~3_combout  & ( (!\B0|altsyncram_component|auto_generated|address_reg_a 
// [2] & ((!\B0|altsyncram_component|auto_generated|address_reg_a [3] & ((\Mux2~2_combout ))) # (\B0|altsyncram_component|auto_generated|address_reg_a [3] & (!\B0|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\Mux2~4_combout  & ( 
// !\Mux2~3_combout  & ( (!\B0|altsyncram_component|auto_generated|address_reg_a [3] & (!\B0|altsyncram_component|auto_generated|address_reg_a [2] & \Mux2~2_combout )) ) ) )

	.dataa(!\B0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\B0|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(!\B0|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\Mux2~2_combout ),
	.datae(!\Mux2~4_combout ),
	.dataf(!\Mux2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~5 .extended_lut = "off";
defparam \Mux2~5 .lut_mask = 64'h00C020E00CCC2CEC;
defparam \Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N15
cyclonev_lcell_comb \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 (
// Equation(s):
// \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout  = ( !\D0|countCrash|count [15] & ( (\D0|countCrash|count [13] & (!\D0|countCrash|count[14]~DUPLICATE_q  & !\D0|countCrash|count [16])) ) )

	.dataa(!\D0|countCrash|count [13]),
	.datab(!\D0|countCrash|count[14]~DUPLICATE_q ),
	.datac(!\D0|countCrash|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|countCrash|count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 .extended_lut = "off";
defparam \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 .lut_mask = 64'h4040404000000000;
defparam \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countCrash|count [12],\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count[3]~DUPLICATE_q ,
\D0|countCrash|count [2],\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a3 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N54
cyclonev_lcell_comb \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 (
// Equation(s):
// \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout  = ( !\D0|countCrash|count [15] & ( (!\D0|countCrash|count [13] & (\D0|countCrash|count[14]~DUPLICATE_q  & !\D0|countCrash|count [16])) ) )

	.dataa(!\D0|countCrash|count [13]),
	.datab(!\D0|countCrash|count[14]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\D0|countCrash|count [16]),
	.datae(gnd),
	.dataf(!\D0|countCrash|count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 .extended_lut = "off";
defparam \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 .lut_mask = 64'h2200220000000000;
defparam \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countCrash|count [12],\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count[3]~DUPLICATE_q ,
\D0|countCrash|count [2],\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a6 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N12
cyclonev_lcell_comb \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] (
// Equation(s):
// \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode508w [3] = ( !\D0|countCrash|count [15] & ( (!\D0|countCrash|count [13] & (!\D0|countCrash|count[14]~DUPLICATE_q  & !\D0|countCrash|count [16])) ) )

	.dataa(!\D0|countCrash|count [13]),
	.datab(!\D0|countCrash|count[14]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\D0|countCrash|count [16]),
	.datae(gnd),
	.dataf(!\D0|countCrash|count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .extended_lut = "off";
defparam \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .lut_mask = 64'h8800880000000000;
defparam \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countCrash|count [12],\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count [3],\D0|countCrash|count [2],
\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a0 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N36
cyclonev_lcell_comb \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 (
// Equation(s):
// \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout  = ( !\D0|countCrash|count [15] & ( (\D0|countCrash|count [13] & (\D0|countCrash|count[14]~DUPLICATE_q  & !\D0|countCrash|count [16])) ) )

	.dataa(!\D0|countCrash|count [13]),
	.datab(!\D0|countCrash|count[14]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\D0|countCrash|count [16]),
	.datae(gnd),
	.dataf(!\D0|countCrash|count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 .extended_lut = "off";
defparam \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 .lut_mask = 64'h1100110000000000;
defparam \Cr0|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countCrash|count [12],\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count [3],\D0|countCrash|count [2],
\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a9 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N24
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ( \Cr0|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (\Cr0|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\Cr0|altsyncram_component|auto_generated|ram_block1a6~portadataout ) ) ) ) # ( !\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ( \Cr0|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (!\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & ((\Cr0|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\Cr0|altsyncram_component|auto_generated|ram_block1a3~portadataout )) ) ) ) # ( \Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ( !\Cr0|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (\Cr0|altsyncram_component|auto_generated|ram_block1a6~portadataout  & !\Cr0|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ( 
// !\Cr0|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & ((\Cr0|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # 
// (\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & (\Cr0|altsyncram_component|auto_generated|ram_block1a3~portadataout )) ) ) )

	.dataa(!\Cr0|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(!\Cr0|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(!\Cr0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\Cr0|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datae(!\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\Cr0|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h05F5303005F53F3F;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N54
cyclonev_lcell_comb \Mux2~6 (
// Equation(s):
// \Mux2~6_combout  = ( \Mux2~5_combout  & ( \Mux2~0_combout  & ( (!\backgroundColour[0]~0_combout ) # ((!\backgroundColour[0]~1_combout  & ((\Cr0|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout ))) # (\backgroundColour[0]~1_combout  
// & (\Mux2~1_combout ))) ) ) ) # ( !\Mux2~5_combout  & ( \Mux2~0_combout  & ( (!\backgroundColour[0]~1_combout  & (((\backgroundColour[0]~0_combout  & \Cr0|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout )))) # 
// (\backgroundColour[0]~1_combout  & (((!\backgroundColour[0]~0_combout )) # (\Mux2~1_combout ))) ) ) ) # ( \Mux2~5_combout  & ( !\Mux2~0_combout  & ( (!\backgroundColour[0]~1_combout  & (((!\backgroundColour[0]~0_combout ) # 
// (\Cr0|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout )))) # (\backgroundColour[0]~1_combout  & (\Mux2~1_combout  & (\backgroundColour[0]~0_combout ))) ) ) ) # ( !\Mux2~5_combout  & ( !\Mux2~0_combout  & ( 
// (\backgroundColour[0]~0_combout  & ((!\backgroundColour[0]~1_combout  & ((\Cr0|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout ))) # (\backgroundColour[0]~1_combout  & (\Mux2~1_combout )))) ) ) )

	.dataa(!\backgroundColour[0]~1_combout ),
	.datab(!\Mux2~1_combout ),
	.datac(!\backgroundColour[0]~0_combout ),
	.datad(!\Cr0|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout ),
	.datae(!\Mux2~5_combout ),
	.dataf(!\Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~6 .extended_lut = "off";
defparam \Mux2~6 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \Mux2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N54
cyclonev_lcell_comb \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] (
// Equation(s):
// \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode595w [3] = ( !\D0|countOriginal|count [14] & ( (!\D0|countOriginal|count [13] & (!\D0|countOriginal|count [15] & \D0|countOriginal|count [16])) ) )

	.dataa(!\D0|countOriginal|count [13]),
	.datab(!\D0|countOriginal|count [15]),
	.datac(gnd),
	.datad(!\D0|countOriginal|count [16]),
	.datae(gnd),
	.dataf(!\D0|countOriginal|count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] .extended_lut = "off";
defparam \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] .lut_mask = 64'h0088008800000000;
defparam \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N1
dffeas \D0|countOriginal|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countOriginal|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countOriginal|count[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countOriginal|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countOriginal|count[0] .is_wysiwyg = "true";
defparam \D0|countOriginal|count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N13
dffeas \D0|countOriginal|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countOriginal|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countOriginal|count[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countOriginal|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countOriginal|count[4] .is_wysiwyg = "true";
defparam \D0|countOriginal|count[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countOriginal|count[12]~DUPLICATE_q ,\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],
\D0|countOriginal|count [2],\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a24 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N3
cyclonev_lcell_comb \C0|Equal1~4 (
// Equation(s):
// \C0|Equal1~4_combout  = ( \D0|countOriginal|count [16] & ( !\D0|countOriginal|count [14] & ( (\D0|countOriginal|count [13] & !\D0|countOriginal|count [15]) ) ) )

	.dataa(gnd),
	.datab(!\D0|countOriginal|count [13]),
	.datac(!\D0|countOriginal|count [15]),
	.datad(gnd),
	.datae(!\D0|countOriginal|count [16]),
	.dataf(!\D0|countOriginal|count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Equal1~4 .extended_lut = "off";
defparam \C0|Equal1~4 .lut_mask = 64'h0000303000000000;
defparam \C0|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\C0|Equal1~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],\D0|countOriginal|count [2],
\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a27 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X42_Y8_N7
dffeas \SBH1|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|countOriginal|count [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SBH1|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \SBH1|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N42
cyclonev_lcell_comb \Mux2~7 (
// Equation(s):
// \Mux2~7_combout  = ( \SBH1|altsyncram_component|auto_generated|address_reg_a [0] & ( \SBH1|altsyncram_component|auto_generated|ram_block1a27~portadataout  ) ) # ( !\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \SBH1|altsyncram_component|auto_generated|ram_block1a24~portadataout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SBH1|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(!\SBH1|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datae(gnd),
	.dataf(!\SBH1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~7 .extended_lut = "off";
defparam \Mux2~7 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Mux2~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N37
dffeas \SBH1|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|countOriginal|count [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SBH1|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \SBH1|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N27
cyclonev_lcell_comb \SBH1|altsyncram_component|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \SBH1|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout  = ( \D0|countOriginal|count [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|countOriginal|count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SBH1|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|address_reg_a[2]~feeder .extended_lut = "off";
defparam \SBH1|altsyncram_component|auto_generated|address_reg_a[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SBH1|altsyncram_component|auto_generated|address_reg_a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N29
dffeas \SBH1|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SBH1|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SBH1|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \SBH1|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N49
dffeas \SBH1|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|countOriginal|count [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SBH1|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \SBH1|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N21
cyclonev_lcell_comb \Mux2~8 (
// Equation(s):
// \Mux2~8_combout  = ( !\SBH1|altsyncram_component|auto_generated|address_reg_a [2] & ( !\SBH1|altsyncram_component|auto_generated|address_reg_a [1] & ( (\SBH1|altsyncram_component|auto_generated|address_reg_a [3] & !\C0|WideOr0~0_combout ) ) ) )

	.dataa(!\SBH1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(gnd),
	.datac(!\C0|WideOr0~0_combout ),
	.datad(gnd),
	.datae(!\SBH1|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\SBH1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~8 .extended_lut = "off";
defparam \Mux2~8 .lut_mask = 64'h5050000000000000;
defparam \Mux2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N57
cyclonev_lcell_comb \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 (
// Equation(s):
// \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout  = ( !\D0|countOriginal|count [14] & ( (\D0|countOriginal|count [13] & (!\D0|countOriginal|count [15] & !\D0|countOriginal|count [16])) ) )

	.dataa(!\D0|countOriginal|count [13]),
	.datab(gnd),
	.datac(!\D0|countOriginal|count [15]),
	.datad(!\D0|countOriginal|count [16]),
	.datae(gnd),
	.dataf(!\D0|countOriginal|count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 .extended_lut = "off";
defparam \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 .lut_mask = 64'h5000500000000000;
defparam \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N37
dffeas \D0|countOriginal|count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|countOriginal|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|countOriginal|count[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|countOriginal|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|countOriginal|count[12] .is_wysiwyg = "true";
defparam \D0|countOriginal|count[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countOriginal|count [12],\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],
\D0|countOriginal|count [2],\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N27
cyclonev_lcell_comb \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] (
// Equation(s):
// \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode508w [3] = ( !\D0|countOriginal|count [16] & ( !\D0|countOriginal|count [14] & ( (!\D0|countOriginal|count [13] & !\D0|countOriginal|count [15]) ) ) )

	.dataa(gnd),
	.datab(!\D0|countOriginal|count [13]),
	.datac(!\D0|countOriginal|count [15]),
	.datad(gnd),
	.datae(!\D0|countOriginal|count [16]),
	.dataf(!\D0|countOriginal|count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .extended_lut = "off";
defparam \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .lut_mask = 64'hC0C0000000000000;
defparam \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countOriginal|count[12]~DUPLICATE_q ,\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],
\D0|countOriginal|count [2],\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N36
cyclonev_lcell_comb \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 (
// Equation(s):
// \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout  = ( \D0|countOriginal|count [14] & ( (\D0|countOriginal|count [13] & (!\D0|countOriginal|count [15] & !\D0|countOriginal|count [16])) ) )

	.dataa(!\D0|countOriginal|count [13]),
	.datab(!\D0|countOriginal|count [15]),
	.datac(gnd),
	.datad(!\D0|countOriginal|count [16]),
	.datae(gnd),
	.dataf(!\D0|countOriginal|count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 .extended_lut = "off";
defparam \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 .lut_mask = 64'h0000000044004400;
defparam \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countOriginal|count[12]~DUPLICATE_q ,\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],
\D0|countOriginal|count [2],\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "0000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF8000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "0000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "0000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N9
cyclonev_lcell_comb \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 (
// Equation(s):
// \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout  = ( \D0|countOriginal|count [14] & ( (!\D0|countOriginal|count [13] & (!\D0|countOriginal|count [15] & !\D0|countOriginal|count [16])) ) )

	.dataa(!\D0|countOriginal|count [13]),
	.datab(!\D0|countOriginal|count [15]),
	.datac(!\D0|countOriginal|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|countOriginal|count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 .extended_lut = "off";
defparam \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 .lut_mask = 64'h0000000080808080;
defparam \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countOriginal|count[12]~DUPLICATE_q ,\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],
\D0|countOriginal|count [2],\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N0
cyclonev_lcell_comb \Mux2~13 (
// Equation(s):
// \Mux2~13_combout  = ( \SBH1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \SBH1|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\SBH1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\SBH1|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\SBH1|altsyncram_component|auto_generated|address_reg_a [1] & ((\SBH1|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) ) ) ) # ( 
// !\SBH1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \SBH1|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\SBH1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\SBH1|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\SBH1|altsyncram_component|auto_generated|address_reg_a [1] & ((\SBH1|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) ) ) ) # ( 
// \SBH1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( !\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & ( (\SBH1|altsyncram_component|auto_generated|ram_block1a0~portadataout ) # 
// (\SBH1|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\SBH1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( !\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\SBH1|altsyncram_component|auto_generated|address_reg_a [1] & \SBH1|altsyncram_component|auto_generated|ram_block1a0~portadataout ) ) ) )

	.dataa(!\SBH1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\SBH1|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datac(!\SBH1|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(!\SBH1|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datae(!\SBH1|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\SBH1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~13 .extended_lut = "off";
defparam \Mux2~13 .lut_mask = 64'h0A0A5F5F22772277;
defparam \Mux2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N45
cyclonev_lcell_comb \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 (
// Equation(s):
// \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout  = ( \D0|countOriginal|count [14] & ( (!\D0|countOriginal|count [13] & (\D0|countOriginal|count [15] & !\D0|countOriginal|count [16])) ) )

	.dataa(!\D0|countOriginal|count [13]),
	.datab(!\D0|countOriginal|count [15]),
	.datac(!\D0|countOriginal|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|countOriginal|count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 .extended_lut = "off";
defparam \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 .lut_mask = 64'h0000000020202020;
defparam \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countOriginal|count[12]~DUPLICATE_q ,\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],
\D0|countOriginal|count [2],\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a18 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC00000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "0000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF8000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "0000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N42
cyclonev_lcell_comb \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 (
// Equation(s):
// \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout  = ( \D0|countOriginal|count [14] & ( (\D0|countOriginal|count [13] & (\D0|countOriginal|count [15] & !\D0|countOriginal|count [16])) ) )

	.dataa(!\D0|countOriginal|count [13]),
	.datab(!\D0|countOriginal|count [15]),
	.datac(gnd),
	.datad(!\D0|countOriginal|count [16]),
	.datae(gnd),
	.dataf(!\D0|countOriginal|count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .extended_lut = "off";
defparam \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .lut_mask = 64'h0000000011001100;
defparam \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countOriginal|count[12]~DUPLICATE_q ,\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],
\D0|countOriginal|count [2],\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a21 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC00000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "0000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF8000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "0000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "0000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N6
cyclonev_lcell_comb \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 (
// Equation(s):
// \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout  = ( !\D0|countOriginal|count [14] & ( (!\D0|countOriginal|count [13] & (\D0|countOriginal|count [15] & !\D0|countOriginal|count [16])) ) )

	.dataa(!\D0|countOriginal|count [13]),
	.datab(!\D0|countOriginal|count [15]),
	.datac(gnd),
	.datad(!\D0|countOriginal|count [16]),
	.datae(gnd),
	.dataf(!\D0|countOriginal|count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 .extended_lut = "off";
defparam \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 .lut_mask = 64'h2200220000000000;
defparam \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countOriginal|count[12]~DUPLICATE_q ,\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],
\D0|countOriginal|count [2],\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "0000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "0000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC00000";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N39
cyclonev_lcell_comb \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 (
// Equation(s):
// \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout  = ( !\D0|countOriginal|count [14] & ( (\D0|countOriginal|count [13] & (\D0|countOriginal|count [15] & !\D0|countOriginal|count [16])) ) )

	.dataa(!\D0|countOriginal|count [13]),
	.datab(!\D0|countOriginal|count [15]),
	.datac(!\D0|countOriginal|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|countOriginal|count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 .extended_lut = "off";
defparam \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 .lut_mask = 64'h1010101000000000;
defparam \SBH1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countOriginal|count [12],\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],
\D0|countOriginal|count [2],\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "0000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC00000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "0000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF8000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N0
cyclonev_lcell_comb \Mux2~14 (
// Equation(s):
// \Mux2~14_combout  = ( \SBH1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( \SBH1|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\SBH1|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # (\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & ((\SBH1|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) ) ) ) # ( 
// !\SBH1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( \SBH1|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\SBH1|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # (\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & ((\SBH1|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) ) ) ) # ( 
// \SBH1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( !\SBH1|altsyncram_component|auto_generated|address_reg_a [1] & ( (\SBH1|altsyncram_component|auto_generated|ram_block1a12~portadataout ) # 
// (\SBH1|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\SBH1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( !\SBH1|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & \SBH1|altsyncram_component|auto_generated|ram_block1a12~portadataout ) ) ) )

	.dataa(!\SBH1|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(!\SBH1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\SBH1|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(!\SBH1|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datae(!\SBH1|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.dataf(!\SBH1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~14 .extended_lut = "off";
defparam \Mux2~14 .lut_mask = 64'h00CC33FF47474747;
defparam \Mux2~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N45
cyclonev_lcell_comb \Mux2~15 (
// Equation(s):
// \Mux2~15_combout  = ( \Mux2~14_combout  & ( (!\SBH1|altsyncram_component|auto_generated|address_reg_a [3] & (!\C0|WideOr0~0_combout  & ((\SBH1|altsyncram_component|auto_generated|address_reg_a [2]) # (\Mux2~13_combout )))) ) ) # ( !\Mux2~14_combout  & ( 
// (\Mux2~13_combout  & (!\SBH1|altsyncram_component|auto_generated|address_reg_a [3] & (!\C0|WideOr0~0_combout  & !\SBH1|altsyncram_component|auto_generated|address_reg_a [2]))) ) )

	.dataa(!\Mux2~13_combout ),
	.datab(!\SBH1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(!\C0|WideOr0~0_combout ),
	.datad(!\SBH1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\Mux2~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~15 .extended_lut = "off";
defparam \Mux2~15 .lut_mask = 64'h4000400040C040C0;
defparam \Mux2~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N12
cyclonev_lcell_comb \Mux2~16 (
// Equation(s):
// \Mux2~16_combout  = ( !\C0|Bselect [1] & ( ((!\Mux2~12_combout  & (((\Mux2~7_combout  & \Mux2~8_combout )))) # (\Mux2~12_combout  & (((\Mux2~7_combout  & \Mux2~8_combout )) # (\C0|WideOr0~0_combout )))) # (\Mux2~15_combout ) ) ) # ( \C0|Bselect [1] & ( 
// (((\Mux2~6_combout ))) ) )

	.dataa(!\Mux2~12_combout ),
	.datab(!\C0|WideOr0~0_combout ),
	.datac(!\Mux2~6_combout ),
	.datad(!\Mux2~7_combout ),
	.datae(!\C0|Bselect [1]),
	.dataf(!\Mux2~8_combout ),
	.datag(!\Mux2~15_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~16 .extended_lut = "on";
defparam \Mux2~16 .lut_mask = 64'h1F1F0F0F1FFF0F0F;
defparam \Mux2~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N14
dffeas \backgroundColour[0]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Mux2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\backgroundColour[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundColour[0]~reg0 .is_wysiwyg = "true";
defparam \backgroundColour[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countOriginal|count[12]~DUPLICATE_q ,\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],
\D0|countOriginal|count [2],\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a25 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N54
cyclonev_lcell_comb \Mux1~7 (
// Equation(s):
// \Mux1~7_combout  = ( \SBH1|altsyncram_component|auto_generated|address_reg_a [0] & ( \SBH1|altsyncram_component|auto_generated|ram_block1a28  ) ) # ( !\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \SBH1|altsyncram_component|auto_generated|ram_block1a25~portadataout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SBH1|altsyncram_component|auto_generated|ram_block1a28 ),
	.datad(!\SBH1|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datae(gnd),
	.dataf(!\SBH1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~7 .extended_lut = "off";
defparam \Mux1~7 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Mux1~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countBlack|count [12],\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],\D0|countBlack|count [1],
\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a25 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N27
cyclonev_lcell_comb \Mux1~4 (
// Equation(s):
// \Mux1~4_combout  = ( \B0|altsyncram_component|auto_generated|address_reg_a [0] & ( \B0|altsyncram_component|auto_generated|ram_block1a28  ) ) # ( !\B0|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \B0|altsyncram_component|auto_generated|ram_block1a28  & ( \B0|altsyncram_component|auto_generated|ram_block1a25~portadataout  ) ) ) # ( !\B0|altsyncram_component|auto_generated|address_reg_a [0] & ( !\B0|altsyncram_component|auto_generated|ram_block1a28  
// & ( \B0|altsyncram_component|auto_generated|ram_block1a25~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B0|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(gnd),
	.datae(!\B0|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\B0|altsyncram_component|auto_generated|ram_block1a28 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~4 .extended_lut = "off";
defparam \Mux1~4 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countBlack|count [12],\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],\D0|countBlack|count [1],
\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a7 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y5_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countBlack|count[12]~DUPLICATE_q ,\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],
\D0|countBlack|count [1],\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a1 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countBlack|count [12],\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],\D0|countBlack|count [1],
\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a10 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countBlack|count [12],\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],\D0|countBlack|count [1],
\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a4 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N57
cyclonev_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = ( \B0|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \B0|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( ((!\B0|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\B0|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\B0|altsyncram_component|auto_generated|address_reg_a [1] & (\B0|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # 
// (\B0|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\B0|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \B0|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// (!\B0|altsyncram_component|auto_generated|address_reg_a [1] & (((\B0|altsyncram_component|auto_generated|ram_block1a1~portadataout ) # (\B0|altsyncram_component|auto_generated|address_reg_a [0])))) # (\B0|altsyncram_component|auto_generated|address_reg_a 
// [1] & (\B0|altsyncram_component|auto_generated|ram_block1a7~portadataout  & (!\B0|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( \B0|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// !\B0|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\B0|altsyncram_component|auto_generated|address_reg_a [1] & (((!\B0|altsyncram_component|auto_generated|address_reg_a [0] & 
// \B0|altsyncram_component|auto_generated|ram_block1a1~portadataout )))) # (\B0|altsyncram_component|auto_generated|address_reg_a [1] & (((\B0|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\B0|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) ) ) ) # ( !\B0|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\B0|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// (!\B0|altsyncram_component|auto_generated|address_reg_a [0] & ((!\B0|altsyncram_component|auto_generated|address_reg_a [1] & ((\B0|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\B0|altsyncram_component|auto_generated|address_reg_a 
// [1] & (\B0|altsyncram_component|auto_generated|ram_block1a7~portadataout )))) ) ) )

	.dataa(!\B0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\B0|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datac(!\B0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\B0|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datae(!\B0|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\B0|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~2 .extended_lut = "off";
defparam \Mux1~2 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y1_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countBlack|count[12]~DUPLICATE_q ,\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],
\D0|countBlack|count [1],\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a22 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y8_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countBlack|count[12]~DUPLICATE_q ,\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],
\D0|countBlack|count [1],\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a19 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countBlack|count [12],\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],\D0|countBlack|count [1],
\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a16 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countBlack|count [12],\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],\D0|countBlack|count [1],
\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a13 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N48
cyclonev_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = ( \B0|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \B0|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (!\B0|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((!\B0|altsyncram_component|auto_generated|address_reg_a [0] & ((\B0|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # (\B0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\B0|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) ) ) ) # ( !\B0|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \B0|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// (!\B0|altsyncram_component|auto_generated|address_reg_a [1] & (!\B0|altsyncram_component|auto_generated|address_reg_a [0])) # (\B0|altsyncram_component|auto_generated|address_reg_a [1] & ((!\B0|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\B0|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # (\B0|altsyncram_component|auto_generated|address_reg_a [0] & (\B0|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) ) ) ) # ( 
// \B0|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\B0|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (!\B0|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\B0|altsyncram_component|auto_generated|address_reg_a [0])) # (\B0|altsyncram_component|auto_generated|address_reg_a [1] & ((!\B0|altsyncram_component|auto_generated|address_reg_a [0] & ((\B0|altsyncram_component|auto_generated|ram_block1a19~portadataout 
// ))) # (\B0|altsyncram_component|auto_generated|address_reg_a [0] & (\B0|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) ) ) ) # ( !\B0|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// !\B0|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (\B0|altsyncram_component|auto_generated|address_reg_a [1] & ((!\B0|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\B0|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # (\B0|altsyncram_component|auto_generated|address_reg_a [0] & (\B0|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) ) ) )

	.dataa(!\B0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\B0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\B0|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(!\B0|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datae(!\B0|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\B0|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~3 .extended_lut = "off";
defparam \Mux1~3 .lut_mask = 64'h0145236789CDABEF;
defparam \Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N42
cyclonev_lcell_comb \Mux1~5 (
// Equation(s):
// \Mux1~5_combout  = ( \Mux1~2_combout  & ( \Mux1~3_combout  & ( (!\B0|altsyncram_component|auto_generated|address_reg_a [3]) # ((!\B0|altsyncram_component|auto_generated|address_reg_a [1] & (\Mux1~4_combout  & 
// !\B0|altsyncram_component|auto_generated|address_reg_a [2]))) ) ) ) # ( !\Mux1~2_combout  & ( \Mux1~3_combout  & ( (!\B0|altsyncram_component|auto_generated|address_reg_a [2] & (!\B0|altsyncram_component|auto_generated|address_reg_a [1] & (\Mux1~4_combout 
//  & \B0|altsyncram_component|auto_generated|address_reg_a [3]))) # (\B0|altsyncram_component|auto_generated|address_reg_a [2] & (((!\B0|altsyncram_component|auto_generated|address_reg_a [3])))) ) ) ) # ( \Mux1~2_combout  & ( !\Mux1~3_combout  & ( 
// (!\B0|altsyncram_component|auto_generated|address_reg_a [2] & ((!\B0|altsyncram_component|auto_generated|address_reg_a [3]) # ((!\B0|altsyncram_component|auto_generated|address_reg_a [1] & \Mux1~4_combout )))) ) ) ) # ( !\Mux1~2_combout  & ( 
// !\Mux1~3_combout  & ( (!\B0|altsyncram_component|auto_generated|address_reg_a [1] & (\Mux1~4_combout  & (!\B0|altsyncram_component|auto_generated|address_reg_a [2] & \B0|altsyncram_component|auto_generated|address_reg_a [3]))) ) ) )

	.dataa(!\B0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\Mux1~4_combout ),
	.datac(!\B0|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\B0|altsyncram_component|auto_generated|address_reg_a [3]),
	.datae(!\Mux1~2_combout ),
	.dataf(!\Mux1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~5 .extended_lut = "off";
defparam \Mux1~5 .lut_mask = 64'h0020F0200F20FF20;
defparam \Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countCrash|count [12],\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count [3],\D0|countCrash|count [2],
\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a1 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countCrash|count [12],\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count [3],\D0|countCrash|count [2],
\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a10 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countCrash|count [12],\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count[3]~DUPLICATE_q ,
\D0|countCrash|count [2],\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a4 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countCrash|count [12],\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count[3]~DUPLICATE_q ,
\D0|countCrash|count [2],\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a7 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N12
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \Cr0|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \Cr0|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q )) # (\Cr0|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ) # (\Cr0|altsyncram_component|auto_generated|ram_block1a10~portadataout )))) ) ) ) # ( !\Cr0|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// \Cr0|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & (((\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q )) # 
// (\Cr0|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & (((\Cr0|altsyncram_component|auto_generated|ram_block1a10~portadataout  & 
// \Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( \Cr0|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( !\Cr0|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// (!\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & (\Cr0|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ((!\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q )))) # 
// (\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & (((!\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ) # (\Cr0|altsyncram_component|auto_generated|ram_block1a10~portadataout )))) ) ) ) # ( 
// !\Cr0|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( !\Cr0|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\Cr0|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ((!\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q )))) # (\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\Cr0|altsyncram_component|auto_generated|ram_block1a10~portadataout  & \Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\Cr0|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(!\Cr0|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datac(!\Cr0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datae(!\Cr0|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\Cr0|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h50035F0350F35FF3;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countCrash|count [12],\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count[3]~DUPLICATE_q ,
\D0|countCrash|count [2],\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a25 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N0
cyclonev_lcell_comb \Cr0|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0 (
// Equation(s):
// \Cr0|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout  = ( \Cr0|altsyncram_component|auto_generated|ram_block1a28  & ( \Cr0|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & !\Cr0|altsyncram_component|auto_generated|address_reg_a [2]) ) ) ) # ( \Cr0|altsyncram_component|auto_generated|ram_block1a28  & ( 
// !\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\Cr0|altsyncram_component|auto_generated|ram_block1a25~portadataout  & 
// !\Cr0|altsyncram_component|auto_generated|address_reg_a [2])) ) ) ) # ( !\Cr0|altsyncram_component|auto_generated|ram_block1a28  & ( !\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\Cr0|altsyncram_component|auto_generated|ram_block1a25~portadataout  & !\Cr0|altsyncram_component|auto_generated|address_reg_a [2])) ) ) )

	.dataa(!\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datab(!\Cr0|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datac(!\Cr0|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(!\Cr0|altsyncram_component|auto_generated|ram_block1a28 ),
	.dataf(!\Cr0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Cr0|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \Cr0|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0 .lut_mask = 64'h202020200000A0A0;
defparam \Cr0|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countCrash|count [12],\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count [3],\D0|countCrash|count [2],
\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a16 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X63_Y17_N35
dffeas \Cr0|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|countCrash|count[14]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cr0|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \Cr0|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countCrash|count [12],\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count[3]~DUPLICATE_q ,
\D0|countCrash|count [2],\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a22 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countCrash|count [12],\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count [3],\D0|countCrash|count [2],
\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a13 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countCrash|count [12],\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count [3],\D0|countCrash|count [2],
\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a19 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N18
cyclonev_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = ( \Cr0|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( \Cr0|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\Cr0|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((!\Cr0|altsyncram_component|auto_generated|address_reg_a [1] & (\Cr0|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # (\Cr0|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\Cr0|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) ) ) ) # ( !\Cr0|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( \Cr0|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// (!\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & (((\Cr0|altsyncram_component|auto_generated|address_reg_a [1])))) # (\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & ((!\Cr0|altsyncram_component|auto_generated|address_reg_a [1] 
// & (\Cr0|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # (\Cr0|altsyncram_component|auto_generated|address_reg_a [1] & ((\Cr0|altsyncram_component|auto_generated|ram_block1a22~portadataout ))))) ) ) ) # ( 
// \Cr0|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( !\Cr0|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\Cr0|altsyncram_component|auto_generated|address_reg_a [1])))) # (\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & ((!\Cr0|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\Cr0|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # (\Cr0|altsyncram_component|auto_generated|address_reg_a [1] & ((\Cr0|altsyncram_component|auto_generated|ram_block1a22~portadataout ))))) ) ) ) # ( 
// !\Cr0|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( !\Cr0|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\Cr0|altsyncram_component|auto_generated|address_reg_a [1] & (\Cr0|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # (\Cr0|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\Cr0|altsyncram_component|auto_generated|ram_block1a22~portadataout ))))) ) ) )

	.dataa(!\Cr0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\Cr0|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(!\Cr0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\Cr0|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datae(!\Cr0|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\Cr0|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~1 .extended_lut = "off";
defparam \Mux1~1 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N6
cyclonev_lcell_comb \Mux1~6 (
// Equation(s):
// \Mux1~6_combout  = ( \Cr0|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout  & ( \Mux1~1_combout  & ( ((!\backgroundColour[0]~1_combout  & (\Mux1~5_combout )) # (\backgroundColour[0]~1_combout  & ((\Mux1~0_combout )))) # 
// (\backgroundColour[0]~0_combout ) ) ) ) # ( !\Cr0|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout  & ( \Mux1~1_combout  & ( (!\backgroundColour[0]~0_combout  & ((!\backgroundColour[0]~1_combout  & (\Mux1~5_combout )) # 
// (\backgroundColour[0]~1_combout  & ((\Mux1~0_combout ))))) # (\backgroundColour[0]~0_combout  & (((\backgroundColour[0]~1_combout )))) ) ) ) # ( \Cr0|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout  & ( !\Mux1~1_combout  & ( 
// (!\backgroundColour[0]~0_combout  & ((!\backgroundColour[0]~1_combout  & (\Mux1~5_combout )) # (\backgroundColour[0]~1_combout  & ((\Mux1~0_combout ))))) # (\backgroundColour[0]~0_combout  & (((!\backgroundColour[0]~1_combout )))) ) ) ) # ( 
// !\Cr0|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout  & ( !\Mux1~1_combout  & ( (!\backgroundColour[0]~0_combout  & ((!\backgroundColour[0]~1_combout  & (\Mux1~5_combout )) # (\backgroundColour[0]~1_combout  & ((\Mux1~0_combout 
// ))))) ) ) )

	.dataa(!\backgroundColour[0]~0_combout ),
	.datab(!\Mux1~5_combout ),
	.datac(!\backgroundColour[0]~1_combout ),
	.datad(!\Mux1~0_combout ),
	.datae(!\Cr0|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout ),
	.dataf(!\Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~6 .extended_lut = "off";
defparam \Mux1~6 .lut_mask = 64'h202A707A252F757F;
defparam \Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countFinal|count[12]~DUPLICATE_q ,\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,
\D0|countFinal|count [3],\D0|countFinal|count [2],\D0|countFinal|count[1]~DUPLICATE_q ,\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a25 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N15
cyclonev_lcell_comb \Mux1~10 (
// Equation(s):
// \Mux1~10_combout  = ( \SBTH1|altsyncram_component|auto_generated|ram_block1a28  & ( (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & (\SBTH1|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\SBTH1|altsyncram_component|auto_generated|address_reg_a [0]) # (\SBTH1|altsyncram_component|auto_generated|ram_block1a25~portadataout )))) ) ) # ( !\SBTH1|altsyncram_component|auto_generated|ram_block1a28  & ( 
// (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & (\SBTH1|altsyncram_component|auto_generated|address_reg_a [3] & (\SBTH1|altsyncram_component|auto_generated|ram_block1a25~portadataout  & 
// !\SBTH1|altsyncram_component|auto_generated|address_reg_a [0]))) ) )

	.dataa(!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\SBTH1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(!\SBTH1|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(!\SBTH1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(gnd),
	.dataf(!\SBTH1|altsyncram_component|auto_generated|ram_block1a28 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~10 .extended_lut = "off";
defparam \Mux1~10 .lut_mask = 64'h0200020002220222;
defparam \Mux1~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countFinal|count[12]~DUPLICATE_q ,\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,
\D0|countFinal|count [3],\D0|countFinal|count [2],\D0|countFinal|count[1]~DUPLICATE_q ,\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "0000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "0000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC00000";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countFinal|count[12]~DUPLICATE_q ,\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,
\D0|countFinal|count [3],\D0|countFinal|count [2],\D0|countFinal|count[1]~DUPLICATE_q ,\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a16 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "0000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC00000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "0000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF8000000000";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countFinal|count[12]~DUPLICATE_q ,\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,
\D0|countFinal|count [3],\D0|countFinal|count [2],\D0|countFinal|count[1]~DUPLICATE_q ,\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a22 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC00000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "0000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF8000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "0000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "0000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countFinal|count[12]~DUPLICATE_q ,\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,
\D0|countFinal|count [3],\D0|countFinal|count [2],\D0|countFinal|count[1]~DUPLICATE_q ,\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a19 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC00000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "0000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF8000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "0000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC000000000000000000";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N36
cyclonev_lcell_comb \Mux1~8 (
// Equation(s):
// \Mux1~8_combout  = ( \SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & ( \SBTH1|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\SBTH1|altsyncram_component|auto_generated|ram_block1a22~portadataout ) ) ) ) # ( !\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & ( \SBTH1|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [0] & (\SBTH1|altsyncram_component|auto_generated|ram_block1a13~portadataout )) # (\SBTH1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\SBTH1|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) ) ) ) # ( \SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & ( !\SBTH1|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// (\SBTH1|altsyncram_component|auto_generated|address_reg_a [0] & \SBTH1|altsyncram_component|auto_generated|ram_block1a22~portadataout ) ) ) ) # ( !\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\SBTH1|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [0] & (\SBTH1|altsyncram_component|auto_generated|ram_block1a13~portadataout )) # 
// (\SBTH1|altsyncram_component|auto_generated|address_reg_a [0] & ((\SBTH1|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) ) ) )

	.dataa(!\SBTH1|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(!\SBTH1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\SBTH1|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(!\SBTH1|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datae(!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\SBTH1|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~8 .extended_lut = "off";
defparam \Mux1~8 .lut_mask = 64'h474700334747CCFF;
defparam \Mux1~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countFinal|count[12]~DUPLICATE_q ,\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,
\D0|countFinal|count [3],\D0|countFinal|count [2],\D0|countFinal|count[1]~DUPLICATE_q ,\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countFinal|count[12]~DUPLICATE_q ,\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,
\D0|countFinal|count [3],\D0|countFinal|count [2],\D0|countFinal|count[1]~DUPLICATE_q ,\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countFinal|count[12]~DUPLICATE_q ,\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,
\D0|countFinal|count [3],\D0|countFinal|count [2],\D0|countFinal|count[1]~DUPLICATE_q ,\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countFinal|count[12]~DUPLICATE_q ,\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,
\D0|countFinal|count [3],\D0|countFinal|count [2],\D0|countFinal|count[1]~DUPLICATE_q ,\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "0000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF8000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "0000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "0000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N6
cyclonev_lcell_comb \Mux1~9 (
// Equation(s):
// \Mux1~9_combout  = ( \SBTH1|altsyncram_component|auto_generated|address_reg_a [0] & ( \SBTH1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (\SBTH1|altsyncram_component|auto_generated|ram_block1a4~portadataout ) # 
// (\SBTH1|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\SBTH1|altsyncram_component|auto_generated|address_reg_a [0] & ( \SBTH1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & (\SBTH1|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\SBTH1|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) ) ) ) # ( \SBTH1|altsyncram_component|auto_generated|address_reg_a [0] & ( !\SBTH1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & \SBTH1|altsyncram_component|auto_generated|ram_block1a4~portadataout ) ) ) ) # ( !\SBTH1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\SBTH1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & (\SBTH1|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # 
// (\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & ((\SBTH1|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) ) ) )

	.dataa(!\SBTH1|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\SBTH1|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(!\SBTH1|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datae(!\SBTH1|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\SBTH1|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~9 .extended_lut = "off";
defparam \Mux1~9 .lut_mask = 64'h474700CC474733FF;
defparam \Mux1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N33
cyclonev_lcell_comb \Mux1~11 (
// Equation(s):
// \Mux1~11_combout  = ( \Mux1~9_combout  & ( (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [2] & ((!\SBTH1|altsyncram_component|auto_generated|address_reg_a [3]) # ((\Mux1~10_combout )))) # 
// (\SBTH1|altsyncram_component|auto_generated|address_reg_a [2] & (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [3] & ((\Mux1~8_combout )))) ) ) # ( !\Mux1~9_combout  & ( (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (((\Mux1~10_combout )))) # (\SBTH1|altsyncram_component|auto_generated|address_reg_a [2] & (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [3] & ((\Mux1~8_combout )))) ) )

	.dataa(!\SBTH1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\SBTH1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(!\Mux1~10_combout ),
	.datad(!\Mux1~8_combout ),
	.datae(gnd),
	.dataf(!\Mux1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~11 .extended_lut = "off";
defparam \Mux1~11 .lut_mask = 64'h0A4E0A4E8ACE8ACE;
defparam \Mux1~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countOriginal|count [12],\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],
\D0|countOriginal|count [2],\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countOriginal|count[12]~DUPLICATE_q ,\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],
\D0|countOriginal|count [2],\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countOriginal|count[12]~DUPLICATE_q ,\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],
\D0|countOriginal|count [2],\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countOriginal|count[12]~DUPLICATE_q ,\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],
\D0|countOriginal|count [2],\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "0000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF8000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "0000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "0000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N3
cyclonev_lcell_comb \Mux1~12 (
// Equation(s):
// \Mux1~12_combout  = ( \SBH1|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \SBH1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( ((!\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\SBH1|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & (\SBH1|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # 
// (\SBH1|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\SBH1|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \SBH1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (!\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & (!\SBH1|altsyncram_component|auto_generated|address_reg_a [1] & ((\SBH1|altsyncram_component|auto_generated|ram_block1a1~portadataout )))) # 
// (\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & (((\SBH1|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # (\SBH1|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// \SBH1|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\SBH1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\SBH1|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\SBH1|altsyncram_component|auto_generated|address_reg_a [1]))) # (\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\SBH1|altsyncram_component|auto_generated|address_reg_a [1] & (\SBH1|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) ) ) ) # ( !\SBH1|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// !\SBH1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\SBH1|altsyncram_component|auto_generated|address_reg_a [1] & ((!\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\SBH1|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & (\SBH1|altsyncram_component|auto_generated|ram_block1a4~portadataout )))) ) ) )

	.dataa(!\SBH1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\SBH1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\SBH1|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(!\SBH1|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datae(!\SBH1|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\SBH1|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~12 .extended_lut = "off";
defparam \Mux1~12 .lut_mask = 64'h048C26AE159D37BF;
defparam \Mux1~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countOriginal|count[12]~DUPLICATE_q ,\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],
\D0|countOriginal|count [2],\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a22 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC00000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "0000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF8000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "0000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "0000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countOriginal|count[12]~DUPLICATE_q ,\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],
\D0|countOriginal|count [2],\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "0000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "0000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC00000";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countOriginal|count[12]~DUPLICATE_q ,\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],
\D0|countOriginal|count [2],\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a19 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC00000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "0000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF8000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "0000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countOriginal|count [12],\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],
\D0|countOriginal|count [2],\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a16 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "0000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC00000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "0000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF8000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N0
cyclonev_lcell_comb \Mux1~13 (
// Equation(s):
// \Mux1~13_combout  = ( \SBH1|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \SBH1|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\SBH1|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # (\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & (\SBH1|altsyncram_component|auto_generated|ram_block1a22~portadataout )) ) ) ) # ( 
// !\SBH1|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \SBH1|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\SBH1|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # (\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & (\SBH1|altsyncram_component|auto_generated|ram_block1a22~portadataout )) ) ) ) # ( 
// \SBH1|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\SBH1|altsyncram_component|auto_generated|address_reg_a [1] & ( (\SBH1|altsyncram_component|auto_generated|ram_block1a13~portadataout ) # 
// (\SBH1|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\SBH1|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\SBH1|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & \SBH1|altsyncram_component|auto_generated|ram_block1a13~portadataout ) ) ) )

	.dataa(!\SBH1|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datab(!\SBH1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\SBH1|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(!\SBH1|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datae(!\SBH1|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\SBH1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~13 .extended_lut = "off";
defparam \Mux1~13 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \Mux1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N57
cyclonev_lcell_comb \Mux1~14 (
// Equation(s):
// \Mux1~14_combout  = ( !\SBH1|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\C0|WideOr0~0_combout  & ((!\SBH1|altsyncram_component|auto_generated|address_reg_a [2] & (\Mux1~12_combout )) # 
// (\SBH1|altsyncram_component|auto_generated|address_reg_a [2] & ((\Mux1~13_combout ))))) ) )

	.dataa(!\Mux1~12_combout ),
	.datab(!\C0|WideOr0~0_combout ),
	.datac(!\Mux1~13_combout ),
	.datad(!\SBH1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\SBH1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~14 .extended_lut = "off";
defparam \Mux1~14 .lut_mask = 64'h440C440C00000000;
defparam \Mux1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N30
cyclonev_lcell_comb \Mux1~15 (
// Equation(s):
// \Mux1~15_combout  = ( !\C0|Bselect [1] & ( ((!\Mux1~7_combout  & (\C0|WideOr0~0_combout  & (\Mux1~11_combout ))) # (\Mux1~7_combout  & (((\C0|WideOr0~0_combout  & \Mux1~11_combout )) # (\Mux2~8_combout )))) # (\Mux1~14_combout ) ) ) # ( \C0|Bselect [1] & 
// ( (((\Mux1~6_combout ))) ) )

	.dataa(!\Mux1~7_combout ),
	.datab(!\C0|WideOr0~0_combout ),
	.datac(!\Mux1~6_combout ),
	.datad(!\Mux1~11_combout ),
	.datae(!\C0|Bselect [1]),
	.dataf(!\Mux2~8_combout ),
	.datag(!\Mux1~14_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~15 .extended_lut = "on";
defparam \Mux1~15 .lut_mask = 64'h0F3F0F0F5F7F0F0F;
defparam \Mux1~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N32
dffeas \backgroundColour[1]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Mux1~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\backgroundColour[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundColour[1]~reg0 .is_wysiwyg = "true";
defparam \backgroundColour[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countFinal|count[12]~DUPLICATE_q ,\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,
\D0|countFinal|count [3],\D0|countFinal|count [2],\D0|countFinal|count[1]~DUPLICATE_q ,\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC0003E03FC3F000FF03FFE0003FE03F01F9F1F7F07E3F1F7F007F07E003F0000000000000000007FF0003E0FFF7FC03FFC3FFE000FFF83F07FFF1FFF87E3F1FFF807F87E003E000000000000000000FFF80";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "07E1FFF7FC07FFE3FFE000FFFC3F0FFFF1FFFC7E3F1FFFC0FF83F003E000000000000000001FFFC003E1FFF7FE0FFFF3FFE000FFFE3F0FFFF1FFFE7E3F1FFFE0FF83F007E000000000000000003F8FC003E3F0707E1FC3F003E000E07E3F1FCFF1FC7E7E3F1FC7E0FFC3F007C000000000000000003F0FC00003F0007E1F81F003E000003E3F1F83F1F83E7E3F1F83E1FFC1FFFFC000000000000000003E07E00001F8003E1F01F803E000003F3F1F03F1F87E7E3F1F87E1F7C1FFFFC000000000000000003E07E00001FF003E1F01F803E001FFFF3F1F03F1FFFC7E3F1FFFC1F7E0FFFF8000000000000000007E07E00000FFC03E1F01F803E001FFFF3F1F03";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "F1FFF87E3F1FFF83F3E0FFFF8000000000000000007E07E000003FE03E1F01F803E001FFFF3F1F03F1FFE07E3F1FFE03E3E0FC1F8000000000000000007E07E000000FE03E1F01F803E001F03E3F1F03F1F8007E3F1F8003E3F07C1F0000000000000000007E07E0000003F03E1F81F003E001F03E3F1F83F1F8007E3F1F8007E1F07E1F0000000000000000007E07E003E1C1F03E1FC7F003E001F87E3F1FCFF1F83C7E3F1F83C7C1F07E3F0000000000000000007E07E003E1FFE7FF8FFFE003E000FFFC3F0FFFF0FFFC7E3F0FFFCFC1F83E3E0000000000000000007E07E007E1FFE7FFCFFFE003E000FFFC3F0FFFF0FFFC7E3F0FFFCFC1F83F3E00000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000007E07E003E1FFC7FFC7FF8003E0007FF03F07FFF07FFC7E3F07FFCF80F83F7C0000000000000000003E07C003E07F07FF81FE0003E0001FE03F03FBF01FF07E3F01FF0F80FC1F7C0000000000000000003F0FC0000000003E00000003E00000003F0003F000007E0000000000001FFC0000000000000000003F8FC0000000003E00000003E00000003F0003F000007E0000000000000FF80000000000000000001FFF80000000003E00000003E00000003F0003F000007E1F00000000000FF80000000000000000001FFF80000000003E00000003E00000003F0003F000007E3F00000000000FF80000000000000000000FFE000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countFinal|count[12]~DUPLICATE_q ,\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,
\D0|countFinal|count [3],\D0|countFinal|count [2],\D0|countFinal|count[1]~DUPLICATE_q ,\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "03E00000003F0003F000007E3F000000000007F000000000000000000003FC00000000000000000003E00000003F0003F000007E3F000000000007F0000000000000000000000000000000000000000000000000003F0003F000007E1F00000000000000000000000000000000000000000000000000000000000000003F0003F000007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countFinal|count[12]~DUPLICATE_q ,\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,
\D0|countFinal|count [3],\D0|countFinal|count [2],\D0|countFinal|count[1]~DUPLICATE_q ,\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countFinal|count[12]~DUPLICATE_q ,\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,
\D0|countFinal|count [3],\D0|countFinal|count [2],\D0|countFinal|count[1]~DUPLICATE_q ,\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "F80000000007FC7F807FFF80000000000000000001FFFC00FF7FE0000000001FF1FE003FFFC03FDFF80000000007FC7F807FFF80000000000000000001FFFC00FF7FC0000000000FF9FE003FFFC03FDFF00000000003FE7F807FFF80000000000000000001FFFC00FFFFC0000000000FF9FE003FFFC03FFFF00000000003FE7F807FFF80000000000000000001FFFC00FFFF800000000007FDFE003FFFC03FFFE00000000001FF7F807FFF80000000000000000001FFFC00FFFF000000000007FDFE003FFFC03FFFC00000000001FF7F807FFF80000000000000000001FFFC00FFFF000000000003FFFE003FFFC03FFFC00000000000FFFF807FFF8000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "0000000001FFFC00FFFE000000000003FFFE003FFFC03FFF800000000000FFFF807FFF80000000000000000001FFFC00FFFE000000000001FFFE003FFFC03FFF8000000000007FFF807FFF80000000000000000001FFFC00FFFC000000000001FFFE003FFFC03FFF0000000000007FFF807FFF80000000000000000001FFFC00FFFC000000000000FFFE003FFFC03FFF0000000000003FFF807FFF80000000000000000001FFFC00FFF8000000000000FFFE003FFFC03FFE0000000000003FFF807FFF80000000000000000001FFFC00FFF80000000000007FFE003FFFC03FFE0000000000001FFF807FFF80000000000000000001FFFC00FFF0000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "7FFE003FFFC03FFC0000000000001FFF807FFF80000000000000000001FFFC00FFF00000000000003FFE003FFFC03FFC0000000000000FFF807FFF80000000000000000001FFFC00FFFFFFFFFFFFFFFFFFFE003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC00FFFFFFFFFFFFFFFFFFFE003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC00FFFFFFFFFFFFFFFFFFFE003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC00FFFFFFFFFFFFFFFFFFFE003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC00FFFFFFFFFFFFFFFFFFFE003FFFC03FFFFFFFFFFFFFFFFFFF";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "807FFF80000000000000000001FFFC00FFFFFFFFFFFFFFFFFFFE003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC00FFFFFFFFFFFFFFFFFFFE003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC00FFFFFFFFFFFFFFFFFFFE003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N54
cyclonev_lcell_comb \Mux0~9 (
// Equation(s):
// \Mux0~9_combout  = ( \SBTH1|altsyncram_component|auto_generated|address_reg_a [0] & ( \SBTH1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (\SBTH1|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\SBTH1|altsyncram_component|auto_generated|ram_block1a5~portadataout ) ) ) ) # ( !\SBTH1|altsyncram_component|auto_generated|address_reg_a [0] & ( \SBTH1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & (\SBTH1|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\SBTH1|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) ) ) ) # ( \SBTH1|altsyncram_component|auto_generated|address_reg_a [0] & ( !\SBTH1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (\SBTH1|altsyncram_component|auto_generated|ram_block1a5~portadataout  & !\SBTH1|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\SBTH1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\SBTH1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & (\SBTH1|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # 
// (\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & ((\SBTH1|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) ) ) )

	.dataa(!\SBTH1|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(!\SBTH1|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(!\SBTH1|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\SBTH1|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\SBTH1|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~9 .extended_lut = "off";
defparam \Mux0~9 .lut_mask = 64'h330F5500330F55FF;
defparam \Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\C0|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,vcc}),
	.portaaddr({\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,\D0|countFinal|count [3],\D0|countFinal|count [2],
\D0|countFinal|count [1],\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a29 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 2;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 2;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 2;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countFinal|count[12]~DUPLICATE_q ,\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,
\D0|countFinal|count [3],\D0|countFinal|count [2],\D0|countFinal|count[1]~DUPLICATE_q ,\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a26 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000007FFF80000000000000000001FFFC00FFFFFFFFFFFFFFFFFFFE003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC00FFFFFFFFFFFFFFFFFFFE003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC00FFFFFFFFFFFFFFFFFFFE003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC00FFFFFFFFFFFFFFFFFFFE003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC00FFFFFFFFFFFFFFFFFFFE003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC00FFFFFFFFFFFFFFFFFFFE003FFFC03FFFFFFFFFFFFFFFFFFF";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "807FFF80000000000000000001FFFC00FFFFFFFFFFFFFFFFFFFE003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC00FFFFFFFFFFFFFFFFFFFE003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC00FFF00000000000001FFE003FFFC03FFC00000000000007FF807FFF80000000000000000001FFFC00FFF80000000000003FFE003FFFC03FFE0000000000000FFF807FFF80000000000000000001FFFC00FFF80000000000003FFE003FFFC03FFE0000000000000FFF807FFF80000000000000000001FFFC00FFFC0000000000007FFE003FFFC03FFF0000000000001FFF807FFF80000000000000000001FFFC00";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N0
cyclonev_lcell_comb \Mux0~10 (
// Equation(s):
// \Mux0~10_combout  = ( !\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & ( \SBTH1|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\SBTH1|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) # (\SBTH1|altsyncram_component|auto_generated|address_reg_a [0] & (\SBTH1|altsyncram_component|auto_generated|ram_block1a29~portadataout )) ) ) )

	.dataa(gnd),
	.datab(!\SBTH1|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datac(!\SBTH1|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(!\SBTH1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\SBTH1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~10 .extended_lut = "off";
defparam \Mux0~10 .lut_mask = 64'h000000000F330000;
defparam \Mux0~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countFinal|count[12]~DUPLICATE_q ,\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,
\D0|countFinal|count [3],\D0|countFinal|count [2],\D0|countFinal|count[1]~DUPLICATE_q ,\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a17 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "01FE003FFFC03FC000003FFF0000007F807FFF80000000000000000001FFFC00FF000000FFFC000001FE003FFFC03FC000003FFF0000007F807FFF80000000000000000001FFFC00FF0000007FF8000001FE003FFFC03FC000001FFE0000007F807FFF80000000000000000001FFFC00FF0000007FF8000001FE003FFFC03FC000001FFE0000007F807FFF80000000000000000001FFFC00FF0000003FF0000001FE003FFFC03FC000000FFC0000007F807FFF80000000000000000001FFFC00FF0000003FF0000001FE003FFFC03FC000000FFC0000007F807FFF80000000000000000001FFFC00FF0000003FF0000001FE003FFFC03FC000000FFC0000007F";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "807FFF80000000000000000001FFFC00FF0000003FF8000001FE003FFFC03FC000000FFE0000007F807FFF80000000000000000001FFFC00FF0000007FF8000001FE003FFFC03FC000001FFE0000007F807FFF80000000000000000001FFFC00FF0000007FFC000001FE003FFFC03FC000001FFF0000007F807FFF80000000000000000001FFFC00FF000000FFFC000001FE003FFFC03FC000003FFF0000007F807FFF80000000000000000001FFFC00FF000001FFFE000001FE003FFFC03FC000007FFF8000007F807FFF80000000000000000001FFFC00FF000001FFFE000001FE003FFFC03FC000007FFF8000007F807FFF80000000000000000001FFFC00";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "FF000003FFFF000001FE003FFFC03FC00000FFFFC000007F807FFF80000000000000000001FFFC00FF000003FFFF000001FE003FFFC03FC00000FFFFC000007F807FFF80000000000000000001FFFC00FF000007FCFF800001FE003FFFC03FC00001FF3FE000007F807FFF80000000000000000001FFFC00FF000007FCFF800001FE003FFFC03FC00001FF3FE000007F807FFF80000000000000000001FFFC00FF00000FF87FC00001FE003FFFC03FC00003FE1FF000007F807FFF80000000000000000001FFFC00FF00000FF87FC00001FE003FFFC03FC00003FE1FF000007F807FFF80000000000000000001FFFC00FF00001FF03FE00001FE003FFFC03FC0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "0007FC0FF800007F807FFF80000000000000000001FFFC00FF00001FF03FE00001FE003FFFC03FC00007FC0FF800007F807FFF80000000000000000001FFFC00FF00003FE01FF00001FE003FFFC03FC0000FF807FC00007F807FFF80000000000000000001FFFC00FF00003FE01FF00001FE003FFFC03FC0000FF807FC00007F807FFF80000000000000000001FFFC00FF00007FC00FF80001FE003FFFC03FC0001FF003FE00007F807FFF80000000000000000001FFFC00FF00007FC00FF80001FE003FFFC03FC0001FF003FE00007F807FFF80000000000000000001FFFC00FF0000FF8007FC0001FE003FFFC03FC0003FE001FF00007F807FFF8000000000";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countFinal|count[12]~DUPLICATE_q ,\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,
\D0|countFinal|count [3],\D0|countFinal|count [2],\D0|countFinal|count[1]~DUPLICATE_q ,\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a23 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFC0000000000007FFE003FFFC03FFF0000000000001FFF807FFF80000000000000000001FFFC00FFFE000000000000FFFE003FFFC03FFF8000000000003FFF807FFF80000000000000000001FFFC00FFFE000000000000FFFE003FFFC03FFF8000000000003FFF807FFF80000000000000000001FFFC00FFFF000000000001FFFE003FFFC03FFFC000000000007FFF807FFF80000000000000000001FFFC00FFFF000000000001FFFE003FFFC03FFFC000000000007FFF807FFF80000000000000000001FFFC00FFFF800000000003FFFE003FFFC03FFFE00000000000FFFF807FFF80000000000000000001FFFC00FFFF800000000003FFFE003FFFC03FFF";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "E00000000000FFFF807FFF80000000000000000001FFFC00FF7FC00000000007FDFE003FFFC03FDFF00000000001FF7F807FFF80000000000000000001FFFC00FF7FC0000000000FFDFE003FFFC03FDFF00000000003FF7F807FFF80000000000000000001FFFC00FF3FE0000000000FF9FE003FFFC03FCFF80000000003FE7F807FFF80000000000000000001FFFC00FF3FE0000000001FF1FE003FFFC03FCFF80000000007FC7F807FFF80000000000000000001FFFC00FF1FF0000000001FF1FE003FFFC03FC7FC0000000007FC7F807FFF80000000000000000001FFFC00FF1FF0000000003FE1FE003FFFC03FC7FC000000000FF87F807FFF8000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "0000000001FFFC00FF0FF8000000003FE1FE003FFFC03FC3FE000000000FF87F807FFF80000000000000000001FFFC00FF0FF8000000007FC1FE003FFFC03FC3FE000000001FF07F807FFF80000000000000000001FFFC00FF07FC000000007FC1FE003FFFC03FC1FF000000001FF07F807FFF80000000000000000001FFFC00FF07FC00000000FF81FE003FFFC03FC1FF000000003FE07F807FFF80000000000000000001FFFC00FF03FE00000000FF81FE003FFFC03FC0FF800000003FE07F807FFF80000000000000000001FFFC00FF01FF00000001FF01FE003FFFC03FC07FC00000007FC07F807FFF80000000000000000001FFFC00FF01FF00000001FF";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "01FE003FFFC03FC07FC00000007FC07F807FFF80000000000000000001FFFC00FF00FF80000003FE01FE003FFFC03FC03FE0000000FF807F807FFF80000000000000000001FFFC00FF00FF80000007FE01FE003FFFC03FC03FE0000001FF807F807FFF80000000000000000001FFFC00FF007FC0000007FC01FE003FFFC03FC01FF0000001FF007F807FFF80000000000000000001FFFC00FF007FC000000FFC01FE003FFFC03FC01FF0000003FF007F807FFF80000000000000000001FFFC00FF003FE000000FF801FE003FFFC03FC00FF8000003FE007F807FFF80000000000000000001FFFC00FF003FE000001FF001FE003FFFC03FC00FF8000007FC007F";
// synopsys translate_on

// Location: M10K_X5_Y3_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countFinal|count[12]~DUPLICATE_q ,\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,
\D0|countFinal|count [3],\D0|countFinal|count [2],\D0|countFinal|count[1]~DUPLICATE_q ,\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a20 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "807FFF80000000000000000001FFFC00FF001FF000001FF001FE003FFFC03FC007FC000007FC007F807FFF80000000000000000001FFFC00FF001FF000003FE001FE003FFFC03FC007FC00000FF8007F807FFF80000000000000000001FFFC00FF000FF800003FE001FE003FFFC03FC003FE00000FF8007F807FFF80000000000000000001FFFC00FF000FF800007FC001FE003FFFC03FC003FE00001FF0007F807FFF80000000000000000001FFFC00FF0007FC00007FC001FE003FFFC03FC001FF00001FF0007F807FFF80000000000000000001FFFC00FF0007FC0000FF8001FE003FFFC03FC001FF00003FE0007F807FFF80000000000000000001FFFC00";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "FF0003FE0000FF8001FE003FFFC03FC000FF80003FE0007F807FFF80000000000000000001FFFC00FF0003FE0001FF0001FE003FFFC03FC000FF80007FC0007F807FFF80000000000000000001FFFC00FF0001FF0001FF0001FE003FFFC03FC0007FC0007FC0007F807FFF80000000000000000001FFFC00FF0001FF0003FE0001FE003FFFC03FC0007FC000FF80007F807FFF80000000000000000001FFFC00FF0000FF8007FE0001FE003FFFC03FC0003FE001FF80007F807FFF80000000000000000001FFFC00FF0000FF8007FC0001FE003FFFC03FC0003FE001FF00007F807FFF80000000000000000001FFFC00FF00007FC00FF80001FE003FFFC03FC0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "001FF003FE00007F807FFF80000000000000000001FFFC00FF00003FE00FF80001FE003FFFC03FC0000FF803FE00007F807FFF80000000000000000001FFFC00FF00003FE01FF00001FE003FFFC03FC0000FF807FC00007F807FFF80000000000000000001FFFC00FF00001FF01FF00001FE003FFFC03FC00007FC07FC00007F807FFF80000000000000000001FFFC00FF00001FF03FE00001FE003FFFC03FC00007FC0FF800007F807FFF80000000000000000001FFFC00FF00000FF83FE00001FE003FFFC03FC00003FE0FF800007F807FFF80000000000000000001FFFC00FF00000FF87FC00001FE003FFFC03FC00003FE1FF000007F807FFF8000000000";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "0000000001FFFC00FF000007FC7FC00001FE003FFFC03FC00001FF1FF000007F807FFF80000000000000000001FFFC00FF000007FCFF800001FE003FFFC03FC00001FF3FE000007F807FFF80000000000000000001FFFC00FF000003FEFF800001FE003FFFC03FC00000FFBFE000007F807FFF80000000000000000001FFFC00FF000003FFFF000001FE003FFFC03FC00000FFFFC000007F807FFF80000000000000000001FFFC00FF000001FFFF000001FE003FFFC03FC000007FFFC000007F807FFF80000000000000000001FFFC00FF000001FFFE000001FE003FFFC03FC000007FFF8000007F807FFF80000000000000000001FFFC00FF000000FFFC0000";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \SBTH1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBTH1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countFinal|count[12]~DUPLICATE_q ,\D0|countFinal|count[11]~DUPLICATE_q ,\D0|countFinal|count [10],\D0|countFinal|count [9],\D0|countFinal|count [8],\D0|countFinal|count [7],\D0|countFinal|count[6]~DUPLICATE_q ,\D0|countFinal|count [5],\D0|countFinal|count[4]~DUPLICATE_q ,
\D0|countFinal|count [3],\D0|countFinal|count [2],\D0|countFinal|count[1]~DUPLICATE_q ,\D0|countFinal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBTH1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "SmartLot_bckgrn_two_HD.mif";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "0000000001FFFC00FF0001FF8007FC0001FE003FFFC03FC0007FE001FF00007F807FFF80000000000000000001FFFC00FF0001FF0003FE0001FE003FFFC03FC0007FC000FF80007F807FFF80000000000000000001FFFC00FF0003FE0001FF0001FE003FFFC03FC000FF80007FC0007F807FFF80000000000000000001FFFC00FF0003FE0001FF0001FE003FFFC03FC000FF80007FC0007F807FFF80000000000000000001FFFC00FF0007FC0000FF8001FE003FFFC03FC001FF00003FE0007F807FFF80000000000000000001FFFC00FF0007FC0000FF8001FE003FFFC03FC001FF00003FE0007F807FFF80000000000000000001FFFC00FF000FF800007FC0";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "01FE003FFFC03FC003FE00001FF0007F807FFF80000000000000000001FFFC00FF000FF800007FC001FE003FFFC03FC003FE00001FF0007F807FFF80000000000000000001FFFC00FF001FF000003FE001FE003FFFC03FC007FC00000FF8007F807FFF80000000000000000001FFFC00FF001FF000003FE001FE003FFFC03FC007FC00000FF8007F807FFF80000000000000000001FFFC00FF003FE000001FF001FE003FFFC03FC00FF8000007FC007F807FFF80000000000000000001FFFC00FF003FE000001FF001FE003FFFC03FC00FF8000007FC007F807FFF80000000000000000001FFFC00FF007FC000000FF801FE003FFFC03FC01FF0000003FE007F";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "807FFF80000000000000000001FFFC00FF00FFC000000FF801FE003FFFC03FC03FF0000003FE007F807FFF80000000000000000001FFFC00FF00FF80000007FC01FE003FFFC03FC03FE0000001FF007F807FFF80000000000000000001FFFC00FF01FF00000007FC01FE003FFFC03FC07FC0000001FF007F807FFF80000000000000000001FFFC00FF01FF00000003FE01FE003FFFC03FC07FC0000000FF807F807FFF80000000000000000001FFFC00FF03FE00000003FE01FE003FFFC03FC0FF80000000FF807F807FFF80000000000000000001FFFC00FF03FE00000001FF01FE003FFFC03FC0FF800000007FC07F807FFF80000000000000000001FFFC00";
defparam \SBTH1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FF07FC00000001FF01FE003FFFC03FC1FF000000007FC07F807FFF80000000000000000001FFFC00FF07FC00000000FF81FE003FFFC03FC1FF000000003FE07F807FFF80000000000000000001FFFC00FF0FF800000000FF81FE003FFFC03FC3FE000000003FE07F807FFF80000000000000000001FFFC00FF0FF8000000007FC1FE003FFFC03FC3FE000000001FF07F807FFF80000000000000000001FFFC00FF1FF0000000003FE1FE003FFFC03FC7FC000000000FF87F807FFF80000000000000000001FFFC00FF1FF0000000003FE1FE003FFFC03FC7FC000000000FF87F807FFF80000000000000000001FFFC00FF3FE0000000001FF1FE003FFFC03FCF";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N48
cyclonev_lcell_comb \Mux0~8 (
// Equation(s):
// \Mux0~8_combout  = ( \SBTH1|altsyncram_component|auto_generated|address_reg_a [0] & ( \SBTH1|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\SBTH1|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # (\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & ((\SBTH1|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) ) ) ) # ( 
// !\SBTH1|altsyncram_component|auto_generated|address_reg_a [0] & ( \SBTH1|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\SBTH1|altsyncram_component|auto_generated|ram_block1a20~portadataout ) ) ) ) # ( \SBTH1|altsyncram_component|auto_generated|address_reg_a [0] & ( !\SBTH1|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & (\SBTH1|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # (\SBTH1|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\SBTH1|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) ) ) ) # ( !\SBTH1|altsyncram_component|auto_generated|address_reg_a [0] & ( !\SBTH1|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// (\SBTH1|altsyncram_component|auto_generated|ram_block1a20~portadataout  & \SBTH1|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\SBTH1|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(!\SBTH1|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(!\SBTH1|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(!\SBTH1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\SBTH1|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\SBTH1|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~8 .extended_lut = "off";
defparam \Mux0~8 .lut_mask = 64'h000F5533FF0F5533;
defparam \Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N42
cyclonev_lcell_comb \Mux0~11 (
// Equation(s):
// \Mux0~11_combout  = ( \Mux0~10_combout  & ( \Mux0~8_combout  & ( (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [2]) # (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [3]) ) ) ) # ( !\Mux0~10_combout  & ( \Mux0~8_combout  & ( 
// (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [3] & ((\SBTH1|altsyncram_component|auto_generated|address_reg_a [2]) # (\Mux0~9_combout ))) ) ) ) # ( \Mux0~10_combout  & ( !\Mux0~8_combout  & ( 
// !\SBTH1|altsyncram_component|auto_generated|address_reg_a [2] ) ) ) # ( !\Mux0~10_combout  & ( !\Mux0~8_combout  & ( (\Mux0~9_combout  & (!\SBTH1|altsyncram_component|auto_generated|address_reg_a [2] & 
// !\SBTH1|altsyncram_component|auto_generated|address_reg_a [3])) ) ) )

	.dataa(!\Mux0~9_combout ),
	.datab(!\SBTH1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(!\SBTH1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datae(!\Mux0~10_combout ),
	.dataf(!\Mux0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~11 .extended_lut = "off";
defparam \Mux0~11 .lut_mask = 64'h4400CCCC7700FFCC;
defparam \Mux0~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countCrash|count [12],\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count[3]~DUPLICATE_q ,
\D0|countCrash|count [2],\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a23 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countCrash|count [12],\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count [3],\D0|countCrash|count [2],
\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a14 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F800000000003FC00000000000000003FE0000000000000000000000000000000000000000000000FC01F800FC00FFF87F0001F9F801F81FFF8000000000000000000000000000000000000000000001FC01F800FE03FFFE7F0001F9FC01F83FFFE000000000000000000000000000000000000000000001FC01F800FE07FFFE7F0001F9FC01F87FFFF000000000000000000000000000000000000000000001FC01F800FE07FFFE3F8003F0FE01F87FFFF800000000000000000000000000000000000000000000FC01F800FE";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "0FF07E3F8003F0FE01F87C0FFC00000000000000000000000000000000000000000000F801F800FE0FC00E1F8003F07E01F83003FC000000000000000000000000000000000000000000000001F800FE1FC0061FC007E07F01F80001FE000000000000000000000000000000000000000000000001F800FE1FC0001FFFFFE07F01F80000FE00000000000000000000000000000000000000000000F801F800FE1FC0000FFFFFE03F81F80000FE00000000000000000000000000000000000000000000F801F800FE1FC0000FFFFFC03F81F80000FE00000000000000000000000000000000000000000000F801F800FE1FE0000FFFFFC01FC1F800007F000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000FC01F800FE1FF00007FFFFC01FE1F800007F00000000000000000000000000000000000000000000FC01F800FE0FFC0007E01F800FFFF800007F00000000000000000000000000000000000000000000FC01FFFFFE0FFF8007F01F8003FFF800007F00000000000000000000000000000000000000000000FC01FFFFFE07FFC003F01F8007FFF800007F00000000000000000000000000000000000000000000FC01FFFFFE03FFF003F03F001FFFF800007F00000000000000000000000000000000000000000000FC01FFFFFE00FFF803F83F003FFFF800007F00000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "000000FC01FFFFFE003FFC01F83E007F81F800007F00000000000000000000000000000000000000000000FC01F800FE000FFC01F87E007F01F800007F00000000000000000000000000000000000000000000FC01F800FE0003FC00FC7E007E01F800007E00000000000000000000000000000000000000000000FC01F800FE0001FE00FC7C00FE01F80000FE00000000000000000000000000000000000000000000FC01F800FE0000FE00FCFC00FE01F80000FE00000000000000000000000000000000000000000000FC01F800FE0000FE007EFC00FE01F80001FE00000000000000000000000000000000000000000000FC01F800FE0000FE007EF8007F";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countCrash|count [12],\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count[3]~DUPLICATE_q ,
\D0|countCrash|count [2],\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a20 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countCrash|count [12],\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count [3],\D0|countCrash|count [2],
\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a17 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N51
cyclonev_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = ( \Cr0|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( \Cr0|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (!\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\Cr0|altsyncram_component|auto_generated|address_reg_a [1]) # (\Cr0|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) # (\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\Cr0|altsyncram_component|auto_generated|address_reg_a [1])) # (\Cr0|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) ) ) ) # ( !\Cr0|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// \Cr0|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (!\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & (((\Cr0|altsyncram_component|auto_generated|ram_block1a14~portadataout  & 
// !\Cr0|altsyncram_component|auto_generated|address_reg_a [1])))) # (\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & (((!\Cr0|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\Cr0|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) ) ) ) # ( \Cr0|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( !\Cr0|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// (!\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & (((\Cr0|altsyncram_component|auto_generated|address_reg_a [1]) # (\Cr0|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) # 
// (\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & (\Cr0|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ((\Cr0|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\Cr0|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( !\Cr0|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (!\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\Cr0|altsyncram_component|auto_generated|ram_block1a14~portadataout  & !\Cr0|altsyncram_component|auto_generated|address_reg_a [1])))) # (\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\Cr0|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ((\Cr0|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\Cr0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\Cr0|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(!\Cr0|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(!\Cr0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\Cr0|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\Cr0|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~1 .extended_lut = "off";
defparam \Mux0~1 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countCrash|count [12],\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count[3]~DUPLICATE_q ,
\D0|countCrash|count [2],\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a26 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\C0|Equal2~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,vcc}),
	.portaaddr({\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count [3],\D0|countCrash|count [2],
\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a29 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 2;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 2;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 2;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N45
cyclonev_lcell_comb \Cr0|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0 (
// Equation(s):
// \Cr0|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout  = ( !\Cr0|altsyncram_component|auto_generated|address_reg_a [2] & ( (!\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// ((!\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & (\Cr0|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # (\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\Cr0|altsyncram_component|auto_generated|ram_block1a29~portadataout ))))) ) )

	.dataa(!\Cr0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datac(!\Cr0|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(!\Cr0|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datae(gnd),
	.dataf(!\Cr0|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Cr0|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \Cr0|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0 .lut_mask = 64'h084C084C00000000;
defparam \Cr0|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countCrash|count [12],\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count[3]~DUPLICATE_q ,
\D0|countCrash|count [2],\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a8 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countCrash|count [12],\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count [3],\D0|countCrash|count [2],
\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a2 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countCrash|count [12],\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count[3]~DUPLICATE_q ,
\D0|countCrash|count [2],\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a5 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \Cr0|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Cr0|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countCrash|count [12],\D0|countCrash|count [11],\D0|countCrash|count [10],\D0|countCrash|count [9],\D0|countCrash|count [8],\D0|countCrash|count [7],\D0|countCrash|count [6],\D0|countCrash|count[5]~DUPLICATE_q ,\D0|countCrash|count [4],\D0|countCrash|count [3],\D0|countCrash|count [2],
\D0|countCrash|count[1]~DUPLICATE_q ,\D0|countCrash|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Cr0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a11 .init_file = "CRASH_SCREEN.mif";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "01F82001FC00000000000000000000000000000000000000000000FC01F800FE0600FC007FF8007F81F83803FC00000000000000000000000000000000000000000000FC01F800FE0781FC003FF8007FFFF87E0FF800000000000000000000000000000000000000000000FC01F800FE07FFFC003FF0003FFFF83FFFF000000000000000000000000000000000000000000000FC01F800FE07FFF8003FF0001FFFF83FFFE000000000000000000000000000000000000000000000FC01F800FE07FFF0001FF0000FFFF83FFFC000000000000000000000000000000000000000000000FC01F800FC03FFE0001FE00001FFF80FFF800000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "0000000000000000000000FC0000000000FF000000000000000003FC0000000000000000000000000000000000000000000000FC000000000000000000000000000000000000000000000000000000000000000000000000000000FC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Cr0|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N36
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \Cr0|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \Cr0|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( ((!\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// ((\Cr0|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\Cr0|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # 
// (\Cr0|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\Cr0|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \Cr0|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (!\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & ((!\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((\Cr0|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # 
// (\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\Cr0|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) # (\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( \Cr0|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\Cr0|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (!\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & ((!\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((\Cr0|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # 
// (\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\Cr0|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) # (\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( !\Cr0|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\Cr0|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (!\Cr0|altsyncram_component|auto_generated|address_reg_a [0] & ((!\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((\Cr0|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # 
// (\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\Cr0|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) ) ) )

	.dataa(!\Cr0|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(!\Cr0|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(!\Cr0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\Cr0|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datae(!\Cr0|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\Cr0|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h30503F50305F3F5F;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,vcc}),
	.portaaddr({\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],\D0|countBlack|count [1],\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a29 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 2;
defparam \B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 2;
defparam \B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \B0|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 2;
defparam \B0|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countBlack|count [12],\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],\D0|countBlack|count [1],
\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a26 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N36
cyclonev_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = ( \B0|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (!\B0|altsyncram_component|auto_generated|address_reg_a [0]) # (\B0|altsyncram_component|auto_generated|ram_block1a29~portadataout ) ) ) # ( 
// !\B0|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (\B0|altsyncram_component|auto_generated|ram_block1a29~portadataout  & \B0|altsyncram_component|auto_generated|address_reg_a [0]) ) )

	.dataa(gnd),
	.datab(!\B0|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datac(!\B0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B0|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~4 .extended_lut = "off";
defparam \Mux0~4 .lut_mask = 64'h03030303F3F3F3F3;
defparam \Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countBlack|count[12]~DUPLICATE_q ,\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],
\D0|countBlack|count [1],\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a5 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countBlack|count [12],\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],\D0|countBlack|count [1],
\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a8 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y4_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countBlack|count[12]~DUPLICATE_q ,\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],
\D0|countBlack|count [1],\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a2 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countBlack|count [12],\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],\D0|countBlack|count [1],
\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a11 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N0
cyclonev_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = ( \B0|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \B0|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\B0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\B0|altsyncram_component|auto_generated|address_reg_a [1]) # (\B0|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) # (\B0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\B0|altsyncram_component|auto_generated|address_reg_a [1])) # (\B0|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) ) ) ) # ( !\B0|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// \B0|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\B0|altsyncram_component|auto_generated|address_reg_a [0] & (((\B0|altsyncram_component|auto_generated|address_reg_a [1] & 
// \B0|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) # (\B0|altsyncram_component|auto_generated|address_reg_a [0] & (((\B0|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\B0|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) ) ) ) # ( \B0|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\B0|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (!\B0|altsyncram_component|auto_generated|address_reg_a [0] & (((!\B0|altsyncram_component|auto_generated|address_reg_a [1]) # (\B0|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) # (\B0|altsyncram_component|auto_generated|address_reg_a 
// [0] & (\B0|altsyncram_component|auto_generated|ram_block1a5~portadataout  & (!\B0|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( !\B0|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// !\B0|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\B0|altsyncram_component|auto_generated|address_reg_a [0] & (((\B0|altsyncram_component|auto_generated|address_reg_a [1] & 
// \B0|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) # (\B0|altsyncram_component|auto_generated|address_reg_a [0] & (\B0|altsyncram_component|auto_generated|ram_block1a5~portadataout  & 
// (!\B0|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) )

	.dataa(!\B0|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(!\B0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\B0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\B0|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datae(!\B0|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\B0|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~2 .extended_lut = "off";
defparam \Mux0~2 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y6_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countBlack|count[12]~DUPLICATE_q ,\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],
\D0|countBlack|count [1],\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a20 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countBlack|count [12],\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],\D0|countBlack|count [1],
\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a17 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countBlack|count[12]~DUPLICATE_q ,\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],
\D0|countBlack|count [1],\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a14 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \B0|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\B0|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countBlack|count[12]~DUPLICATE_q ,\D0|countBlack|count [11],\D0|countBlack|count [10],\D0|countBlack|count [9],\D0|countBlack|count [8],\D0|countBlack|count [7],\D0|countBlack|count [6],\D0|countBlack|count [5],\D0|countBlack|count [4],\D0|countBlack|count [3],\D0|countBlack|count [2],
\D0|countBlack|count [1],\D0|countBlack|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \B0|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \B0|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a23 .init_file = "black.mif";
defparam \B0|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \B0|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM";
defparam \B0|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \B0|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \B0|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \B0|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \B0|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \B0|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N30
cyclonev_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = ( \B0|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \B0|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (!\B0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\B0|altsyncram_component|auto_generated|address_reg_a [1])) # (\B0|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # (\B0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\B0|altsyncram_component|auto_generated|ram_block1a17~portadataout ) # (\B0|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\B0|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// \B0|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (!\B0|altsyncram_component|auto_generated|address_reg_a [0] & (\B0|altsyncram_component|auto_generated|ram_block1a20~portadataout  & 
// (\B0|altsyncram_component|auto_generated|address_reg_a [1]))) # (\B0|altsyncram_component|auto_generated|address_reg_a [0] & (((\B0|altsyncram_component|auto_generated|ram_block1a17~portadataout ) # (\B0|altsyncram_component|auto_generated|address_reg_a 
// [1])))) ) ) ) # ( \B0|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\B0|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (!\B0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\B0|altsyncram_component|auto_generated|address_reg_a [1])) # (\B0|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # (\B0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\B0|altsyncram_component|auto_generated|address_reg_a [1] & \B0|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) ) ) ) # ( !\B0|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// !\B0|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (!\B0|altsyncram_component|auto_generated|address_reg_a [0] & (\B0|altsyncram_component|auto_generated|ram_block1a20~portadataout  & 
// (\B0|altsyncram_component|auto_generated|address_reg_a [1]))) # (\B0|altsyncram_component|auto_generated|address_reg_a [0] & (((!\B0|altsyncram_component|auto_generated|address_reg_a [1] & \B0|altsyncram_component|auto_generated|ram_block1a17~portadataout 
// )))) ) ) )

	.dataa(!\B0|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datab(!\B0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\B0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\B0|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datae(!\B0|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.dataf(!\B0|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~3 .extended_lut = "off";
defparam \Mux0~3 .lut_mask = 64'h0434C4F40737C7F7;
defparam \Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N12
cyclonev_lcell_comb \Mux0~5 (
// Equation(s):
// \Mux0~5_combout  = ( \Mux0~2_combout  & ( \Mux0~3_combout  & ( (!\B0|altsyncram_component|auto_generated|address_reg_a [3]) # ((!\B0|altsyncram_component|auto_generated|address_reg_a [2] & (!\B0|altsyncram_component|auto_generated|address_reg_a [1] & 
// \Mux0~4_combout ))) ) ) ) # ( !\Mux0~2_combout  & ( \Mux0~3_combout  & ( (!\B0|altsyncram_component|auto_generated|address_reg_a [2] & (\B0|altsyncram_component|auto_generated|address_reg_a [3] & (!\B0|altsyncram_component|auto_generated|address_reg_a [1] 
// & \Mux0~4_combout ))) # (\B0|altsyncram_component|auto_generated|address_reg_a [2] & (!\B0|altsyncram_component|auto_generated|address_reg_a [3])) ) ) ) # ( \Mux0~2_combout  & ( !\Mux0~3_combout  & ( (!\B0|altsyncram_component|auto_generated|address_reg_a 
// [2] & ((!\B0|altsyncram_component|auto_generated|address_reg_a [3]) # ((!\B0|altsyncram_component|auto_generated|address_reg_a [1] & \Mux0~4_combout )))) ) ) ) # ( !\Mux0~2_combout  & ( !\Mux0~3_combout  & ( 
// (!\B0|altsyncram_component|auto_generated|address_reg_a [2] & (\B0|altsyncram_component|auto_generated|address_reg_a [3] & (!\B0|altsyncram_component|auto_generated|address_reg_a [1] & \Mux0~4_combout ))) ) ) )

	.dataa(!\B0|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\B0|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(!\B0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\Mux0~4_combout ),
	.datae(!\Mux0~2_combout ),
	.dataf(!\Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~5 .extended_lut = "off";
defparam \Mux0~5 .lut_mask = 64'h002088A84464CCEC;
defparam \Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N18
cyclonev_lcell_comb \Mux0~6 (
// Equation(s):
// \Mux0~6_combout  = ( \Mux0~0_combout  & ( \Mux0~5_combout  & ( (!\backgroundColour[0]~0_combout ) # ((!\backgroundColour[0]~1_combout  & ((\Cr0|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout ))) # (\backgroundColour[0]~1_combout  
// & (\Mux0~1_combout ))) ) ) ) # ( !\Mux0~0_combout  & ( \Mux0~5_combout  & ( (!\backgroundColour[0]~0_combout  & (((!\backgroundColour[0]~1_combout )))) # (\backgroundColour[0]~0_combout  & ((!\backgroundColour[0]~1_combout  & 
// ((\Cr0|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout ))) # (\backgroundColour[0]~1_combout  & (\Mux0~1_combout )))) ) ) ) # ( \Mux0~0_combout  & ( !\Mux0~5_combout  & ( (!\backgroundColour[0]~0_combout  & 
// (((\backgroundColour[0]~1_combout )))) # (\backgroundColour[0]~0_combout  & ((!\backgroundColour[0]~1_combout  & ((\Cr0|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout ))) # (\backgroundColour[0]~1_combout  & (\Mux0~1_combout )))) 
// ) ) ) # ( !\Mux0~0_combout  & ( !\Mux0~5_combout  & ( (\backgroundColour[0]~0_combout  & ((!\backgroundColour[0]~1_combout  & ((\Cr0|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout ))) # (\backgroundColour[0]~1_combout  & 
// (\Mux0~1_combout )))) ) ) )

	.dataa(!\backgroundColour[0]~0_combout ),
	.datab(!\Mux0~1_combout ),
	.datac(!\backgroundColour[0]~1_combout ),
	.datad(!\Cr0|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout ),
	.datae(!\Mux0~0_combout ),
	.dataf(!\Mux0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~6 .extended_lut = "off";
defparam \Mux0~6 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countOriginal|count[12]~DUPLICATE_q ,\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],
\D0|countOriginal|count [2],\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a26 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFC00000000000007FF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFE0000000000000FFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFE0000000000000FFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFF0000000000001FFF807FFF80000000000000000001FFFC00";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\C0|Equal1~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,vcc}),
	.portaaddr({\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],\D0|countOriginal|count [2],
\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a29 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 2;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 2;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 2;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N30
cyclonev_lcell_comb \Mux0~7 (
// Equation(s):
// \Mux0~7_combout  = ( \SBH1|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( (\SBH1|altsyncram_component|auto_generated|ram_block1a26~portadataout ) # (\SBH1|altsyncram_component|auto_generated|address_reg_a [0]) ) ) # ( 
// !\SBH1|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( (!\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & \SBH1|altsyncram_component|auto_generated|ram_block1a26~portadataout ) ) )

	.dataa(!\SBH1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(!\SBH1|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(gnd),
	.datae(!\SBH1|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~7 .extended_lut = "off";
defparam \Mux0~7 .lut_mask = 64'h0A0A5F5F0A0A5F5F;
defparam \Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countOriginal|count[12]~DUPLICATE_q ,\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],
\D0|countOriginal|count [2],\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "0000000001FFFC0000000000000000000000003FFFC03FC0007FE001FF00007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0007FC000FF80007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000FF80007FC0007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000FF80007FC0007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC001FF00003FE0007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC001FF00003FE0007F807FFF80000000000000000001FFFC000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "0000003FFFC03FC003FE00001FF0007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC003FE00001FF0007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC007FC00000FF8007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC007FC00000FF8007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00FF8000007FC007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00FF8000007FC007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC01FF0000003FE007F";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC03FF0000003FE007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC03FE0000001FF007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC07FC0000001FF007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC07FC0000000FF807F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0FF80000000FF807F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0FF800000007FC07F807FFF80000000000000000001FFFC00";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000003FFFC03FC1FF000000007FC07F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC1FF000000003FE07F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC3FE000000003FE07F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC3FE000000001FF07F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC7FC000000000FF87F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC7FC000000000FF87F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FCF";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countOriginal|count[12]~DUPLICATE_q ,\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],
\D0|countOriginal|count [2],\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a23 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000003FFFC03FFF0000000000001FFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFF8000000000003FFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFF8000000000003FFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFC000000000007FFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFC000000000007FFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFE00000000000FFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFF";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "E00000000000FFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FDFF00000000001FF7F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FDFF00000000003FF7F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FCFF80000000003FE7F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FCFF80000000007FC7F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC7FC0000000007FC7F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC7FC000000000FF87F807FFF8000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "0000000001FFFC0000000000000000000000003FFFC03FC3FE000000000FF87F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC3FE000000001FF07F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC1FF000000001FF07F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC1FF000000003FE07F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0FF800000003FE07F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC07FC00000007FC07F807FFF80000000000000000001FFFC000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "0000003FFFC03FC07FC00000007FC07F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC03FE0000000FF807F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC03FE0000001FF807F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC01FF0000001FF007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC01FF0000003FF007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00FF8000003FE007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00FF8000007FC007F";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countOriginal|count[12]~DUPLICATE_q ,\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],
\D0|countOriginal|count [2],\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a20 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC007FC000007FC007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC007FC00000FF8007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC003FE00000FF8007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC003FE00001FF0007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC001FF00001FF0007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC001FF00003FE0007F807FFF80000000000000000001FFFC00";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000003FFFC03FC000FF80003FE0007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000FF80007FC0007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0007FC0007FC0007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0007FC000FF80007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0003FE001FF80007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0003FE001FF00007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "001FF003FE00007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0000FF803FE00007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0000FF807FC00007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00007FC07FC00007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00007FC0FF800007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00003FE0FF800007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00003FE1FF000007F807FFF8000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "0000000001FFFC0000000000000000000000003FFFC03FC00001FF1FF000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00001FF3FE000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00000FFBFE000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00000FFFFC000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000007FFFC000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000007FFF8000007F807FFF80000000000000000001FFFC000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countOriginal|count [12],\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],
\D0|countOriginal|count [2],\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a17 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "0000003FFFC03FC000003FFF0000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000003FFF0000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000001FFE0000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000001FFE0000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000000FFC0000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000000FFC0000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000000FFC0000007F";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000000FFE0000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000001FFE0000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000001FFF0000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000003FFF0000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000007FFF8000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000007FFF8000007F807FFF80000000000000000001FFFC00";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000003FFFC03FC00000FFFFC000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00000FFFFC000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00001FF3FE000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00001FF3FE000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00003FE1FF000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00003FE1FF000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "0007FC0FF800007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00007FC0FF800007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0000FF807FC00007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0000FF807FC00007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0001FF003FE00007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0001FF003FE00007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0003FE001FF00007F807FFF8000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N57
cyclonev_lcell_comb \Mux0~13 (
// Equation(s):
// \Mux0~13_combout  = ( \SBH1|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( \SBH1|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\SBH1|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # (\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & (\SBH1|altsyncram_component|auto_generated|ram_block1a23~portadataout )) ) ) ) # ( 
// !\SBH1|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( \SBH1|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\SBH1|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # (\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & (\SBH1|altsyncram_component|auto_generated|ram_block1a23~portadataout )) ) ) ) # ( 
// \SBH1|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( !\SBH1|altsyncram_component|auto_generated|address_reg_a [1] & ( (\SBH1|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\SBH1|altsyncram_component|auto_generated|ram_block1a14~portadataout ) ) ) ) # ( !\SBH1|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( !\SBH1|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\SBH1|altsyncram_component|auto_generated|ram_block1a14~portadataout  & !\SBH1|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\SBH1|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(!\SBH1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\SBH1|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(!\SBH1|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datae(!\SBH1|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.dataf(!\SBH1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~13 .extended_lut = "off";
defparam \Mux0~13 .lut_mask = 64'h4444777703CF03CF;
defparam \Mux0~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countOriginal|count[12]~DUPLICATE_q ,\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],
\D0|countOriginal|count [2],\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "F80000000007FC7F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FDFF80000000007FC7F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FDFF00000000003FE7F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFF00000000003FE7F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFE00000000001FF7F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFC00000000001FF7F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFC00000000000FFFF807FFF8000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "0000000001FFFC0000000000000000000000003FFFC03FFF800000000000FFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFF8000000000007FFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFF0000000000007FFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFF0000000000003FFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFE0000000000003FFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFE0000000000001FFF807FFF80000000000000000001FFFC000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "0000003FFFC03FFC0000000000001FFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFC0000000000000FFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countOriginal|count[12]~DUPLICATE_q ,\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],
\D0|countOriginal|count [2],\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "03E00000003F0003F000007E3F000000000007F0000000000000000000007C00000000000000000003E00000003F0003F000007E3F000000000007F0000000000000000000000000000000000000000000000000003F0003F000007E1F00000000000000000000000000000000000000000000000000000000000000003F0003F000007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countOriginal|count [12],\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],
\D0|countOriginal|count [2],\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFE003E03FC3F000FF03FFE0003FE03F01F9F1F7F07E3F1F7F007F07E003F000000000000000000FFFE003E0FFF7FC03FFC3FFE000FFF83F07FFF1FFF87E3F1FFF807F87E003E000000000000000000FFFE0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "07E1FFF7FC07FFE3FFE000FFFC3F0FFFF1FFFC7E3F1FFFC0FF83F003E000000000000000000FFFE003E1FFF7FE0FFFF3FFE000FFFE3F0FFFF1FFFE7E3F1FFFE0FF83F007E00000000000000000007C0003E3F0707E1FC3F003E000E07E3F1FCFF1FC7E7E3F1FC7E0FFC3F007C00000000000000000007C000003F0007E1F81F003E000003E3F1F83F1F83E7E3F1F83E1FFC1FFFFC00000000000000000007C000001F8003E1F01F803E000003F3F1F03F1F87E7E3F1F87E1F7C1FFFFC00000000000000000007C000001FF003E1F01F803E001FFFF3F1F03F1FFFC7E3F1FFFC1F7E0FFFF800000000000000000007C000000FFC03E1F01F803E001FFFF3F1F03";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "F1FFF87E3F1FFF83F3E0FFFF800000000000000000007C0000003FE03E1F01F803E001FFFF3F1F03F1FFE07E3F1FFE03E3E0FC1F800000000000000000007C0000000FE03E1F01F803E001F03E3F1F03F1F8007E3F1F8003E3F07C1F000000000000000000007C00000003F03E1F81F003E001F03E3F1F83F1F8007E3F1F8007E1F07E1F000000000000000000007C0003E1C1F03E1FC7F003E001F87E3F1FCFF1F83C7E3F1F83C7C1F07E3F000000000000000000007C0003E1FFE7FF8FFFE003E000FFFC3F0FFFF0FFFC7E3F0FFFCFC1F83E3E000000000000000000007C0007E1FFE7FFCFFFE003E000FFFC3F0FFFF0FFFC7E3F0FFFCFC1F83F3E00000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "0000000000007C0003E1FFC7FFC7FF8003E0007FF03F07FFF07FFC7E3F07FFCF80F83F7C000000000000000000007C0003E07F07FF81FE0003E0001FE03F03FBF01FF07E3F01FF0F80FC1F7C000000000000000000007CE0000000003E00000003E00000003F0003F000007E0000000000001FFC000000000000000000007FE0000000003E00000003E00000003F0003F000007E0000000000000FF8000000000000000000007FE0000000003E00000003E00000003F0003F000007E1F00000000000FF8000000000000000000007FC0000000003E00000003E00000003F0003F000007E3F00000000000FF8000000000000000000007F000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \SBH1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\SBH1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\D0|countOriginal|count[12]~DUPLICATE_q ,\D0|countOriginal|count [11],\D0|countOriginal|count [10],\D0|countOriginal|count [9],\D0|countOriginal|count [8],\D0|countOriginal|count [7],\D0|countOriginal|count [6],\D0|countOriginal|count [5],\D0|countOriginal|count [4],\D0|countOriginal|count [3],
\D0|countOriginal|count [2],\D0|countOriginal|count [1],\D0|countOriginal|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SBH1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \SBH1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N3
cyclonev_lcell_comb \Mux0~12 (
// Equation(s):
// \Mux0~12_combout  = ( \SBH1|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \SBH1|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\SBH1|altsyncram_component|auto_generated|address_reg_a [1]) # (\SBH1|altsyncram_component|auto_generated|ram_block1a2~portadataout )))) # (\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\SBH1|altsyncram_component|auto_generated|address_reg_a [1])) # (\SBH1|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) ) ) ) # ( !\SBH1|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// \SBH1|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & (((\SBH1|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\SBH1|altsyncram_component|auto_generated|ram_block1a2~portadataout )))) # (\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & (\SBH1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & 
// ((\SBH1|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \SBH1|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\SBH1|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// (!\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & (((\SBH1|altsyncram_component|auto_generated|ram_block1a2~portadataout  & !\SBH1|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & (((!\SBH1|altsyncram_component|auto_generated|address_reg_a [1])) # (\SBH1|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) ) ) ) # ( 
// !\SBH1|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\SBH1|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\SBH1|altsyncram_component|auto_generated|ram_block1a2~portadataout  & !\SBH1|altsyncram_component|auto_generated|address_reg_a [1])))) # (\SBH1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\SBH1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ((\SBH1|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\SBH1|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(!\SBH1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\SBH1|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(!\SBH1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\SBH1|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\SBH1|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~12 .extended_lut = "off";
defparam \Mux0~12 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \Mux0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N48
cyclonev_lcell_comb \Mux0~14 (
// Equation(s):
// \Mux0~14_combout  = ( \Mux0~13_combout  & ( \Mux0~12_combout  & ( (!\C0|WideOr0~0_combout  & !\SBH1|altsyncram_component|auto_generated|address_reg_a [3]) ) ) ) # ( !\Mux0~13_combout  & ( \Mux0~12_combout  & ( 
// (!\SBH1|altsyncram_component|auto_generated|address_reg_a [2] & (!\C0|WideOr0~0_combout  & !\SBH1|altsyncram_component|auto_generated|address_reg_a [3])) ) ) ) # ( \Mux0~13_combout  & ( !\Mux0~12_combout  & ( 
// (\SBH1|altsyncram_component|auto_generated|address_reg_a [2] & (!\C0|WideOr0~0_combout  & !\SBH1|altsyncram_component|auto_generated|address_reg_a [3])) ) ) )

	.dataa(!\SBH1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\C0|WideOr0~0_combout ),
	.datac(!\SBH1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(gnd),
	.datae(!\Mux0~13_combout ),
	.dataf(!\Mux0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~14 .extended_lut = "off";
defparam \Mux0~14 .lut_mask = 64'h000040408080C0C0;
defparam \Mux0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N39
cyclonev_lcell_comb \Mux0~15 (
// Equation(s):
// \Mux0~15_combout  = ( !\C0|Bselect [1] & ( ((!\Mux0~11_combout  & (((\Mux0~7_combout  & \Mux2~8_combout )))) # (\Mux0~11_combout  & (((\Mux0~7_combout  & \Mux2~8_combout )) # (\C0|WideOr0~0_combout )))) # (\Mux0~14_combout ) ) ) # ( \C0|Bselect [1] & ( 
// (((\Mux0~6_combout ))) ) )

	.dataa(!\Mux0~11_combout ),
	.datab(!\C0|WideOr0~0_combout ),
	.datac(!\Mux0~6_combout ),
	.datad(!\Mux0~7_combout ),
	.datae(!\C0|Bselect [1]),
	.dataf(!\Mux2~8_combout ),
	.datag(!\Mux0~14_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~15 .extended_lut = "on";
defparam \Mux0~15 .lut_mask = 64'h1F1F0F0F1FFF0F0F;
defparam \Mux0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N41
dffeas \backgroundColour[2]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Mux0~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\backgroundColour[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundColour[2]~reg0 .is_wysiwyg = "true";
defparam \backgroundColour[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y19_N1
cyclonev_pll_output_counter \Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGtmp ),
	.tclk0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk ),
	.shiftdone0o());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 12;
defparam \Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 12;
defparam \Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "12.5 mhz";
defparam \Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 1;
defparam \Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G1
cyclonev_clkena \Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 (
	.inclk(\Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk ),
	.ena(vcc),
	.outclk(\Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .clock_type = "global clock";
defparam \Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .disable_mode = "low";
defparam \Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .ena_register_mode = "always enabled";
defparam \Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .ena_register_power_up = "high";
defparam \Audio|Audio_Controller|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N1
cyclonev_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y4_N47
dffeas \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\AUD_DACLRCK~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N11
dffeas \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N39
cyclonev_lcell_comb \Audio|Audio_Controller|done_dac_channel_sync~0 (
// Equation(s):
// \Audio|Audio_Controller|done_dac_channel_sync~0_combout  = ( \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( \Audio|Audio_Controller|done_dac_channel_sync~q  ) ) # ( !\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q 
//  & ( (\Audio|Audio_Controller|done_dac_channel_sync~q ) # (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datad(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|done_dac_channel_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|done_dac_channel_sync~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|done_dac_channel_sync~0 .lut_mask = 64'h0FFF0FFF00FF00FF;
defparam \Audio|Audio_Controller|done_dac_channel_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N41
dffeas \Audio|Audio_Controller|done_dac_channel_sync (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|done_dac_channel_sync~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|done_dac_channel_sync .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|done_dac_channel_sync .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N10
dffeas \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N0
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N54
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  & ( (!\Converter|OneSecBPS~0_combout  & (((!\Converter|pulse~1_combout )) # (\Converter|pulse~0_combout ))) # (\Converter|OneSecBPS~0_combout  & (((\Converter|C1|highReset~q )))) ) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ( \Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  ) ) # ( \Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  ) ) # ( !\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ( !\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  & ( (!\Converter|OneSecBPS~0_combout  & 
// (((!\Converter|pulse~1_combout )) # (\Converter|pulse~0_combout ))) # (\Converter|OneSecBPS~0_combout  & (((\Converter|C1|highReset~q )))) ) ) )

	.dataa(!\Converter|pulse~0_combout ),
	.datab(!\Converter|C1|highReset~q ),
	.datac(!\Converter|pulse~1_combout ),
	.datad(!\Converter|OneSecBPS~0_combout ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 .lut_mask = 64'hF533FFFFFFFFF533;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N2
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N3
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( !\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( !\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h00005555000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N5
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N6
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( !\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( !\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h00000F0F000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N8
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N9
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( !\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( !\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h00005555000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N11
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N12
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( !\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( !\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h00000F0F000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N14
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N15
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( !\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( !\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h00005555000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N17
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N18
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( !\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h00000F0F000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N20
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N30
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Add1~26 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Add1~26_cout  = CARRY(( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( !VCC ))

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add1~26 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add1~26 .lut_mask = 64'h000055550000F0F0;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N33
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Add1~22 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Add1~22_cout  = CARRY(( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Add1~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add1~22 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add1~22 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N36
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Add1~18 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Add1~18_cout  = CARRY(( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Add1~22_cout  ))

	.dataa(gnd),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add1~18 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add1~18 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N39
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Add1~14 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Add1~14_cout  = CARRY(( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Add1~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add1~14 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add1~14 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N42
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Add1~10 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Add1~10_cout  = CARRY(( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Add1~14_cout  ))

	.dataa(gnd),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Add1~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add1~10 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add1~10 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N45
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Add1~1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Add1~1_sumout  = SUM(( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Add1~10_cout  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Add1~2  = CARRY(( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Add1~10_cout  ))

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Add1~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Add1~1_sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add1~1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add1~1 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N47
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N18
cyclonev_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y5_N59
dffeas \Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\AUD_ADCLRCK~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N26
dffeas \Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N54
cyclonev_lcell_comb \Audio|Audio_Controller|done_adc_channel_sync~0 (
// Equation(s):
// \Audio|Audio_Controller|done_adc_channel_sync~0_combout  = ( \Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q  & ( (!\Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~q ) # (\Audio|Audio_Controller|done_adc_channel_sync~q ) 
// ) ) # ( !\Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q  & ( \Audio|Audio_Controller|done_adc_channel_sync~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datad(!\Audio|Audio_Controller|done_adc_channel_sync~q ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|done_adc_channel_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|done_adc_channel_sync~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|done_adc_channel_sync~0 .lut_mask = 64'h00FF00FFF0FFF0FF;
defparam \Audio|Audio_Controller|done_adc_channel_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N56
dffeas \Audio|Audio_Controller|done_adc_channel_sync (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|done_adc_channel_sync~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|done_adc_channel_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|done_adc_channel_sync .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|done_adc_channel_sync .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N25
dffeas \Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N3
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  = ( !\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( 
// (\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & (\Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & 
// (!\Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q  & \Audio|Audio_Controller|done_adc_channel_sync~q ))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(!\Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datac(!\Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(!\Audio|Audio_Controller|done_adc_channel_sync~q ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .lut_mask = 64'h0010001000000000;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N30
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N33
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1_combout  = ( \Converter|OneSecBPS~0_combout  & ( 
// (!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout  & !\Converter|C1|highReset~q ) ) ) # ( !\Converter|OneSecBPS~0_combout  & ( (!\Converter|pulse~0_combout  & 
// (\Converter|pulse~1_combout  & !\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout )) ) )

	.dataa(!\Converter|pulse~0_combout ),
	.datab(!\Converter|pulse~1_combout ),
	.datac(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.datad(!\Converter|C1|highReset~q ),
	.datae(gnd),
	.dataf(!\Converter|OneSecBPS~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1 .lut_mask = 64'h20202020F000F000;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N35
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N36
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout  ) + ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout  ) + ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.datad(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h00000F0F000000FF;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N39
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout  ) + ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout  ) + ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h00005555000000FF;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N41
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N42
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout  ) + ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout  ) + ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h00005555000000FF;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N44
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N45
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout  ) + ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout  ) + ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h00005555000000FF;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N47
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N6
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  = ( 
// !\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ( 
// (!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// (!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// !\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .lut_mask = 64'h8000800000000000;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N0
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  = ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N21
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout  = ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( \Audio|Audio_Controller|Audio_In_Deserializer|comb~3_combout  & ( 
// ((\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  & \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout )) # 
// (\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout ) ) ) ) # ( !\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|comb~3_combout  & ( (\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  & (!\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout  & 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout )) ) ) ) # ( \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & 
// ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~3_combout  & ( (!\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout ) # 
// (\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ) ) ) ) # ( 
// !\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~3_combout  & ( 
// (\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout  & \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ) ) ) )

	.dataa(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.datab(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.datac(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.datae(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.dataf(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 64'h0303CFCF00443377;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N23
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N54
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \Audio|Audio_Controller|Audio_In_Deserializer|comb~3_combout  & ( 
// (!\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout  & ((\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ))) # 
// (\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout  & (\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q )) ) ) # ( 
// !\Audio|Audio_Controller|Audio_In_Deserializer|comb~3_combout  & ( (!\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout  & (\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q 
// )) # (\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout  & ((!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.datab(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h7272727211BB11BB;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N30
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout  = ( \Converter|OneSecBPS~0_combout  & ( 
// (\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  & !\Converter|C1|highReset~q ) ) ) # ( !\Converter|OneSecBPS~0_combout  & ( (!\Converter|pulse~0_combout  & 
// (\Converter|pulse~1_combout  & \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout )) ) )

	.dataa(!\Converter|pulse~0_combout ),
	.datab(!\Converter|pulse~1_combout ),
	.datac(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datad(!\Converter|C1|highReset~q ),
	.datae(gnd),
	.dataf(!\Converter|OneSecBPS~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 64'h020202020F000F00;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N32
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N12
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout  = ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\Audio|Audio_Controller|Audio_In_Deserializer|comb~3_combout  & 
// (!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & !\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout )) # (\Audio|Audio_Controller|Audio_In_Deserializer|comb~3_combout 
//  & ((!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ) # (!\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout ))) ) ) # ( 
// !\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & 
// (!\Audio|Audio_Controller|Audio_In_Deserializer|comb~3_combout  $ (\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~3_combout ),
	.datac(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 64'hC030C030F330F330;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N57
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout  = ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  & ( (!\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout  & 
// (!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout  & !\Converter|pulse~2_combout )) ) ) # ( 
// !\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  & ( 
// (!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout  & !\Converter|pulse~2_combout ) ) )

	.dataa(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.datad(!\Converter|pulse~2_combout ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .lut_mask = 64'hF000F000A000A000;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N58
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N15
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|comb~3 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|comb~3_combout  = ( \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( (\Audio|Audio_Controller|audio_out_allowed~q  & 
// \Audio|Audio_Controller|audio_in_available~q ) ) )

	.dataa(!\Audio|Audio_Controller|audio_out_allowed~q ),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|audio_in_available~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_In_Deserializer|comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|comb~3 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|comb~3 .lut_mask = 64'h0000000005050505;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N3
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout  = ( \Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout  & ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|comb~3_combout  & ( (!\Converter|OneSecBPS~0_combout  & (((!\Converter|pulse~1_combout ) # (\Converter|pulse~0_combout )))) # (\Converter|OneSecBPS~0_combout  & (\Converter|C1|highReset~q )) ) ) ) # ( 
// !\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout  & ( \Audio|Audio_Controller|Audio_In_Deserializer|comb~3_combout  ) ) # ( \Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout  & ( 
// !\Audio|Audio_Controller|Audio_In_Deserializer|comb~3_combout  ) ) # ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout  & ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~3_combout  & ( (!\Converter|OneSecBPS~0_combout  & 
// (((!\Converter|pulse~1_combout ) # (\Converter|pulse~0_combout )))) # (\Converter|OneSecBPS~0_combout  & (\Converter|C1|highReset~q )) ) ) )

	.dataa(!\Converter|C1|highReset~q ),
	.datab(!\Converter|pulse~1_combout ),
	.datac(!\Converter|OneSecBPS~0_combout ),
	.datad(!\Converter|pulse~0_combout ),
	.datae(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.dataf(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 .lut_mask = 64'hC5F5FFFFFFFFC5F5;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N31
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N33
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout  ) + ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout  ) + ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h00005555000000FF;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N34
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N38
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N9
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  = ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ( 
// (\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) ) )

	.dataa(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .lut_mask = 64'h0000000011111111;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N12
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  = ( \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( 
// !\Audio|Audio_Controller|Audio_In_Deserializer|comb~3_combout  ) ) # ( !\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~3_combout  
// & ( (\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  & (\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  & 
// (\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  & \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [5]))) ) ) )

	.dataa(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.datab(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.datac(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.datad(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.dataf(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .lut_mask = 64'h0001FFFF00000000;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N14
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N18
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|comb~2 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout  = (\Audio|Audio_Controller|done_adc_channel_sync~q  & (!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & 
// (\Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & !\Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q )))

	.dataa(!\Audio|Audio_Controller|done_adc_channel_sync~q ),
	.datab(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datac(!\Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datad(!\Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|comb~2 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|comb~2 .lut_mask = 64'h0400040004000400;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N48
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout  ) + ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~2_combout ),
	.datad(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h00000F0F000000FF;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N50
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N23
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space[6] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N17
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space[7] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N30
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N15
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1_combout  = ( \Converter|pulse~1_combout  & ( 
// (!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout  & ((!\Converter|OneSecBPS~0_combout  & (!\Converter|pulse~0_combout )) # (\Converter|OneSecBPS~0_combout  & 
// ((!\Converter|C1|highReset~q ))))) ) ) # ( !\Converter|pulse~1_combout  & ( (!\Converter|C1|highReset~q  & (!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout  & 
// \Converter|OneSecBPS~0_combout )) ) )

	.dataa(!\Converter|pulse~0_combout ),
	.datab(!\Converter|C1|highReset~q ),
	.datac(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.datad(!\Converter|OneSecBPS~0_combout ),
	.datae(gnd),
	.dataf(!\Converter|pulse~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1 .lut_mask = 64'h00C000C0A0C0A0C0;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N17
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N36
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout  ) + ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout  ) + ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h00003333000000FF;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N39
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout  ) + ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout  ) + ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h00003333000000FF;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N41
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N42
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout  ) + ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout  ) + ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h00003333000000FF;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N44
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N45
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout  ) + ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout  ) + ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h00003333000000FF;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N47
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N21
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  = ( 
// !\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ( 
// (!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// (!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// !\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .lut_mask = 64'h8000800000000000;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N54
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  = ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N24
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout  = ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// ((!\Audio|Audio_Controller|Audio_In_Deserializer|comb~1_combout ) # ((\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  & 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ))) # (\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout ) ) ) ) # ( 
// !\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & 
// ( (!\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout  & (\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  & 
// (\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  & \Audio|Audio_Controller|Audio_In_Deserializer|comb~1_combout ))) # (\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout  & 
// (((!\Audio|Audio_Controller|Audio_In_Deserializer|comb~1_combout )))) ) ) ) # ( \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( 
// !\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout  & 
// ((!\Audio|Audio_Controller|Audio_In_Deserializer|comb~1_combout ) # ((\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  & 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout )))) # (\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout  & (((\Audio|Audio_Controller|Audio_In_Deserializer|comb~1_combout 
// )))) ) ) ) # ( !\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( 
// !\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  & 
// (!\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout  & (\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  & \Audio|Audio_Controller|Audio_In_Deserializer|comb~1_combout ))) ) 
// ) )

	.dataa(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.datab(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.datac(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.datad(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~1_combout ),
	.datae(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.dataf(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 64'h0004CC373304FF37;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N26
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N6
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout  & ( 
// (!\Audio|Audio_Controller|Audio_In_Deserializer|comb~1_combout  & ((!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ))) # 
// (\Audio|Audio_Controller|Audio_In_Deserializer|comb~1_combout  & (\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q )) ) ) # ( 
// !\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout  & ( (!\Audio|Audio_Controller|Audio_In_Deserializer|comb~1_combout  & 
// (\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q )) # (\Audio|Audio_Controller|Audio_In_Deserializer|comb~1_combout  & 
// ((\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datab(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datac(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datad(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~1_combout ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h550F550FCC55CC55;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N12
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout  = ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  & ( (!\Converter|OneSecBPS~0_combout  & (!\Converter|pulse~0_combout  & ((\Converter|pulse~1_combout )))) # 
// (\Converter|OneSecBPS~0_combout  & (((!\Converter|C1|highReset~q )))) ) )

	.dataa(!\Converter|pulse~0_combout ),
	.datab(!\Converter|C1|highReset~q ),
	.datac(!\Converter|OneSecBPS~0_combout ),
	.datad(!\Converter|pulse~1_combout ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 64'h000000000CAC0CAC;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N14
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N9
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout  = ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & 
// ((!\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout ) # (\Audio|Audio_Controller|Audio_In_Deserializer|comb~1_combout ))) # 
// (\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & (!\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout  & \Audio|Audio_Controller|Audio_In_Deserializer|comb~1_combout 
// )) ) ) # ( !\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// (!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & (!\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout  $ (\Audio|Audio_Controller|Audio_In_Deserializer|comb~1_combout 
// ))) ) )

	.dataa(gnd),
	.datab(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datac(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.datad(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~1_combout ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 64'hC00CC00CC0FCC0FC;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N0
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout  = ( !\Converter|pulse~2_combout  & ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  & ( 
// (!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout  & !\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout ) ) ) ) # ( !\Converter|pulse~2_combout  & ( 
// !\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  & ( 
// !\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.datae(!\Converter|pulse~2_combout ),
	.dataf(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .lut_mask = 64'hCCCC0000CC000000;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N1
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N36
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|comb~1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|comb~1_combout  = ( \Audio|Audio_Controller|audio_out_allowed~q  & ( (\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & 
// \Audio|Audio_Controller|audio_in_available~q ) ) )

	.dataa(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|audio_in_available~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|audio_out_allowed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_In_Deserializer|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|comb~1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|comb~1 .lut_mask = 64'h0000000005050505;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N0
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout  = ( \Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout  & ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|comb~1_combout  & ( (!\Converter|OneSecBPS~0_combout  & (((!\Converter|pulse~1_combout ) # (\Converter|pulse~0_combout )))) # (\Converter|OneSecBPS~0_combout  & (\Converter|C1|highReset~q )) ) ) ) # ( 
// !\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout  & ( \Audio|Audio_Controller|Audio_In_Deserializer|comb~1_combout  ) ) # ( \Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout  & ( 
// !\Audio|Audio_Controller|Audio_In_Deserializer|comb~1_combout  ) ) # ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout  & ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~1_combout  & ( (!\Converter|OneSecBPS~0_combout  & 
// (((!\Converter|pulse~1_combout ) # (\Converter|pulse~0_combout )))) # (\Converter|OneSecBPS~0_combout  & (\Converter|C1|highReset~q )) ) ) )

	.dataa(!\Converter|C1|highReset~q ),
	.datab(!\Converter|pulse~1_combout ),
	.datac(!\Converter|pulse~0_combout ),
	.datad(!\Converter|OneSecBPS~0_combout ),
	.datae(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.dataf(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 .lut_mask = 64'hCF55FFFFFFFFCF55;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N31
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N33
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout  ) + ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout  ) + ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.datad(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h00000F0F000000FF;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N35
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N38
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N18
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  = ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ( 
// (\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// (\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .lut_mask = 64'h0000000000010001;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N57
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  = ( \Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout  & ( (!\Audio|Audio_Controller|Audio_In_Deserializer|comb~1_combout  & 
// (((\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  & \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout )) # 
// (\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ))) ) ) # ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout  & ( 
// (!\Audio|Audio_Controller|Audio_In_Deserializer|comb~1_combout  & \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) ) )

	.dataa(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.datab(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.datac(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~1_combout ),
	.datad(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .lut_mask = 64'h00F000F010F010F0;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N59
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N57
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|comb~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout  = ( !\Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~q  & ( (\Audio|Audio_Controller|done_adc_channel_sync~q  & 
// (!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & \Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q )) ) )

	.dataa(!\Audio|Audio_Controller|done_adc_channel_sync~q ),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datad(!\Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|comb~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|comb~0 .lut_mask = 64'h0050005000000000;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N48
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( !\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout  ) + ( 
// \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(!\Audio|Audio_Controller|Audio_In_Deserializer|comb~0_combout ),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h00003333000000FF;
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N50
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N4
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space[6] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N29
dffeas \Audio|Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Audio|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space[7] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N27
cyclonev_lcell_comb \Audio|Audio_Controller|always0~0 (
// Equation(s):
// \Audio|Audio_Controller|always0~0_combout  = ( \Audio|Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space [7] & ( (\Audio|Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space [7]) # 
// (\Audio|Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space [6]) ) ) # ( !\Audio|Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space [7] & ( (\Audio|Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space [6] & 
// ((\Audio|Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space [7]) # (\Audio|Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space [6]))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space [6]),
	.datab(!\Audio|Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space [7]),
	.datac(!\Audio|Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space [6]),
	.datad(gnd),
	.datae(!\Audio|Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|always0~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|always0~0 .lut_mask = 64'h0707777707077777;
defparam \Audio|Audio_Controller|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N41
dffeas \Audio|Audio_Controller|audio_in_available (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Audio|Audio_Controller|always0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|audio_in_available~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|audio_in_available .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|audio_in_available .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N3
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|comb~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout  = ( \Audio|Audio_Controller|audio_out_allowed~q  & ( (\Audio|Audio_Controller|audio_in_available~q  & 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|audio_in_available~q ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|audio_out_allowed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|comb~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|comb~0 .lut_mask = 64'h000000000F000F00;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N30
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N54
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5_combout  = ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5 .lut_mask = 64'h8000800000000000;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N24
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N6
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ) # ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5_combout  & 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ))) # (\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout ) ) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5_combout  & 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ))) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout  & (((!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout )))) ) ) ) # ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout  & ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ) # 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5_combout  & \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout )))) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout )))) ) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5_combout  & 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ))) ) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5_combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 64'h0002A5A75052F5F7;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N8
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N39
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1_combout  = ( \Converter|pulse~1_combout  & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout  & ((!\Converter|OneSecBPS~0_combout  & ((!\Converter|pulse~0_combout ))) # (\Converter|OneSecBPS~0_combout  & 
// (!\Converter|C1|highReset~q )))) ) ) # ( !\Converter|pulse~1_combout  & ( (!\Converter|C1|highReset~q  & (\Converter|OneSecBPS~0_combout  & 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout )) ) )

	.dataa(!\Converter|C1|highReset~q ),
	.datab(!\Converter|OneSecBPS~0_combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.datad(!\Converter|pulse~0_combout ),
	.datae(gnd),
	.dataf(!\Converter|pulse~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1 .lut_mask = 64'h20202020E020E020;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N41
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N45
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout  & 
// (((!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout )) # (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ))) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout  & (((!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout )))) ) ) # ( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout )))) # (\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout  & 
// (((!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & !\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout )))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h50225022FA77FA77;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N36
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  & ( (!\Converter|OneSecBPS~0_combout  & (((\Converter|pulse~1_combout  & !\Converter|pulse~0_combout )))) # 
// (\Converter|OneSecBPS~0_combout  & (!\Converter|C1|highReset~q )) ) )

	.dataa(!\Converter|C1|highReset~q ),
	.datab(!\Converter|OneSecBPS~0_combout ),
	.datac(!\Converter|pulse~1_combout ),
	.datad(!\Converter|pulse~0_combout ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 64'h000000002E222E22;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N38
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N0
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & ( (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & !\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout )) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout ))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & ((\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout ) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 64'hAF55AF5505000500;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N42
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout  & 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout  & !\Converter|pulse~2_combout )) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout  & !\Converter|pulse~2_combout ) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.datad(!\Converter|pulse~2_combout ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .lut_mask = 64'hF000F000A000A000;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N44
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N3
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( 
// (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & (\Audio|Audio_Controller|done_dac_channel_sync~q  & (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & 
// !\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ))) ) )

	.dataa(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel .lut_mask = 64'h0000000001000100;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N30
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout  = ( \Converter|C1|highReset~q  & ( \Converter|pulse~1_combout  & ( 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  $ (!\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout )) # (\Converter|OneSecBPS~0_combout )) # (\Converter|pulse~0_combout ) ) ) ) # ( !\Converter|C1|highReset~q  & ( 
// \Converter|pulse~1_combout  & ( (!\Converter|pulse~0_combout  & (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  $ ((!\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout )))) # (\Converter|pulse~0_combout  & 
// ((!\Converter|OneSecBPS~0_combout ) # (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  $ (!\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout )))) ) ) ) # ( \Converter|C1|highReset~q  & ( !\Converter|pulse~1_combout  ) ) 
// # ( !\Converter|C1|highReset~q  & ( !\Converter|pulse~1_combout  & ( (!\Converter|OneSecBPS~0_combout ) # (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  $ (!\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout )) ) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\Converter|pulse~0_combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datad(!\Converter|OneSecBPS~0_combout ),
	.datae(!\Converter|C1|highReset~q ),
	.dataf(!\Converter|pulse~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 .lut_mask = 64'hFF5AFFFF7B5A7BFF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N32
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N33
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( !\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout  ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( !\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout  ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h00005555000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N35
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N36
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( !\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout  ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( !\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout  ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h00005555000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N38
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N39
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( !\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout  ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( !\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout  ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h00005555000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N41
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N42
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( !\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout  ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( !\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout  ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h00005555000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N44
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N45
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( !\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout  ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( !\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout  ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h00005555000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N47
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N48
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( !\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout  ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h00000F0F000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N50
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N57
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & ( 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .lut_mask = 64'h0000000001010101;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N27
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ((!\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout ) # 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ) # 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])))) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  & ( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .lut_mask = 64'hF0F0F0F0F0E0F0E0;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N12
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  = ( \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  & 
// ((!\Audio|Audio_Controller|done_dac_channel_sync~q ) # ((!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ) # 
// (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q )))) ) ) ) # ( !\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  ) ) ) # ( 
// \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  ) ) ) # ( !\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  ) ) )

	.dataa(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.datab(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.datae(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .lut_mask = 64'hFF00FF00FF00FB00;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N14
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N0
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Add0~26 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Add0~26_cout  = CARRY(( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Add0~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add0~26 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add0~26 .lut_mask = 64'h00000F0F0000CCCC;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N3
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Add0~22 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Add0~22_cout  = CARRY(( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Add0~26_cout  ))

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Add0~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Add0~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add0~22 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add0~22 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N6
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Add0~18 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Add0~18_cout  = CARRY(( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Add0~22_cout  ))

	.dataa(gnd),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Add0~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Add0~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add0~18 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add0~18 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N9
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Add0~14 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Add0~14_cout  = CARRY(( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Add0~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Add0~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Add0~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add0~14 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add0~14 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N12
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Add0~10 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Add0~10_cout  = CARRY(( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Add0~14_cout  ))

	.dataa(gnd),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Add0~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Add0~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add0~10 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add0~10 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N15
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Add0~5 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Add0~5_sumout  = SUM(( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Add0~10_cout  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Add0~6  = CARRY(( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Add0~10_cout  ))

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Add0~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Add0~5_sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add0~5 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add0~5 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N18
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Add0~1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Add0~1_sumout  = SUM(( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  ) + ( VCC ) + ( \Audio|Audio_Controller|Audio_Out_Serializer|Add0~6  
// ))

	.dataa(gnd),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add0~1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add0~1 .lut_mask = 64'h000000000000CCCC;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N19
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N57
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & ( 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .lut_mask = 64'h0000000000050005;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N24
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  = 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .lut_mask = 64'h000F000F000F000F;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N27
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]) # 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ) # (!\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout )))) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  & ( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .lut_mask = 64'hAAAAAAAAAAA8AAA8;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N42
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & ( 
// \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  ) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & ( \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  ) ) ) # ( \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & ( 
// !\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  & ((!\Audio|Audio_Controller|done_dac_channel_sync~q ) # 
// (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ))) ) ) ) # ( !\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & ( !\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  ) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.datab(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.datac(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datad(gnd),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ),
	.dataf(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5 .lut_mask = 64'hAAAAA8A8AAAAAAAA;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N44
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N48
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Add1~5 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Add1~5_sumout  = SUM(( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  ) + ( VCC ) + ( \Audio|Audio_Controller|Audio_Out_Serializer|Add1~2  
// ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add1~5 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add1~5 .lut_mask = 64'h000000000000F0F0;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N49
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N16
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N24
cyclonev_lcell_comb \Audio|Audio_Controller|always1~0 (
// Equation(s):
// \Audio|Audio_Controller|always1~0_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space [6] & ( (\Audio|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space [7]) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space [6]) ) ) # ( !\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space [6] & ( (\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space [7] & 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space [7]) # (\Audio|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space [6]))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space [6]),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space [7]),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space [7]),
	.datad(gnd),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|always1~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|always1~0 .lut_mask = 64'h13135F5F13135F5F;
defparam \Audio|Audio_Controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N26
dffeas \Audio|Audio_Controller|audio_out_allowed (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|always1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|audio_out_allowed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|audio_out_allowed .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|audio_out_allowed .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N9
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|comb~1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  = ( \Audio|Audio_Controller|audio_in_available~q  & ( (\Audio|Audio_Controller|audio_out_allowed~q  & 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|audio_out_allowed~q ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|audio_in_available~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|comb~1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|comb~1 .lut_mask = 64'h000000000F000F00;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N54
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6_combout  = ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6 .lut_mask = 64'h8000800000000000;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N24
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( \Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  & ( 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ) # (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ) ) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( \Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  & ( 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & !\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ) ) ) ) # ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( !\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ) # ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6_combout  & 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout )) ) ) ) # ( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  
// & ( !\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  & ( (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6_combout  & 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  & \Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout )) ) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6_combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 64'h0003FF03550055FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N26
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N51
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & (!\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  & 
// \Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout )) # (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout ) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ))) ) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & 
// ( (!\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  $ (!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout )) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ) ) ) ) # ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & ( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & 
// ( (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & (!\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  $ 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ))) ) ) ) # ( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  
// & (\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  & !\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout )) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout ))) ) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datab(gnd),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h5F0550055FF550F5;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N57
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout  = ( \Converter|pulse~1_combout  & ( 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  & ((!\Converter|OneSecBPS~0_combout  & ((!\Converter|pulse~0_combout ))) # (\Converter|OneSecBPS~0_combout  & 
// (!\Converter|C1|highReset~q )))) ) ) # ( !\Converter|pulse~1_combout  & ( (!\Converter|C1|highReset~q  & (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  & 
// \Converter|OneSecBPS~0_combout )) ) )

	.dataa(!\Converter|C1|highReset~q ),
	.datab(!\Converter|pulse~0_combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datad(!\Converter|OneSecBPS~0_combout ),
	.datae(gnd),
	.dataf(!\Converter|pulse~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 64'h000A000A0C0A0C0A;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N59
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N27
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & ( (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & (\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  & \Audio|Audio_Controller|done_dac_channel_sync~q ))) ) ) )

	.dataa(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datad(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.dataf(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .lut_mask = 64'h0000000000000020;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N30
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout  = ( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout 
//  & ( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  & ( (!\Converter|OneSecBPS~0_combout  & (((!\Converter|pulse~0_combout  & \Converter|pulse~1_combout )))) # 
// (\Converter|OneSecBPS~0_combout  & (!\Converter|C1|highReset~q )) ) ) )

	.dataa(!\Converter|C1|highReset~q ),
	.datab(!\Converter|pulse~0_combout ),
	.datac(!\Converter|OneSecBPS~0_combout ),
	.datad(!\Converter|pulse~1_combout ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 64'h0ACA000000000000;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N32
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N6
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & ( 
// \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & 
// !\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout ) ) ) ) # ( !\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & ( \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & !\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout ) ) ) ) # ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & ( !\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & (!\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  $ 
// (((\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  & \Audio|Audio_Controller|done_dac_channel_sync~q ))))) ) ) ) # ( !\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & ( 
// !\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & 
// !\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout ) ) ) )

	.dataa(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datab(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ),
	.dataf(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .lut_mask = 64'hF000E010F000F000;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N48
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout  = ( !\Converter|pulse~2_combout  & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  & (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  & 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ) # (!\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout )))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datae(gnd),
	.dataf(!\Converter|pulse~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .lut_mask = 64'hA080A08000000000;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N50
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N42
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~0_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & ( \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// (!\Audio|Audio_Controller|done_dac_channel_sync~q ) # (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) ) ) ) # ( \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & ( 
// !\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  ) ) # ( !\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & ( !\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// (\Audio|Audio_Controller|done_dac_channel_sync~q  & (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ))) ) ) )

	.dataa(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.datab(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ),
	.dataf(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~0 .lut_mask = 64'h0001FFFF0000BBBB;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N44
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N21
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & ( (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// (\Audio|Audio_Controller|done_dac_channel_sync~q  & \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datac(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.datad(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0 .lut_mask = 64'h00000000000C000C;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N48
cyclonev_lcell_comb \Audio|Equal1~0 (
// Equation(s):
// \Audio|Equal1~0_combout  = ( \SW[2]~input_o  & ( \SW[1]~input_o  ) ) # ( !\SW[2]~input_o  & ( \SW[1]~input_o  ) ) # ( \SW[2]~input_o  & ( !\SW[1]~input_o  ) ) # ( !\SW[2]~input_o  & ( !\SW[1]~input_o  & ( (\SW[0]~input_o ) # (\SW[3]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\SW[2]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Equal1~0 .extended_lut = "off";
defparam \Audio|Equal1~0 .lut_mask = 64'h3F3FFFFFFFFFFFFF;
defparam \Audio|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N0
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N54
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout  = ( \Converter|pulse~0_combout  & ( ((!\Converter|OneSecBPS~0_combout ) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout )) # (\Converter|C1|highReset~q ) ) ) # ( !\Converter|pulse~0_combout  & ( ((!\Converter|OneSecBPS~0_combout  & ((!\Converter|pulse~1_combout ))) # (\Converter|OneSecBPS~0_combout  & 
// (\Converter|C1|highReset~q ))) # (\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout ) ) )

	.dataa(!\Converter|C1|highReset~q ),
	.datab(!\Converter|pulse~1_combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datad(!\Converter|OneSecBPS~0_combout ),
	.datae(gnd),
	.dataf(!\Converter|pulse~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 64'hCF5FCF5FFF5FFF5F;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N2
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N3
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N4
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N6
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N7
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N9
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N10
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N12
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N13
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N15
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N16
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N18
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N19
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N18
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( 
// (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ) ) )

	.dataa(gnd),
	.datab(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0 .lut_mask = 64'h0000000000330033;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N24
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = ( \Converter|pulse~0_combout  & ( (\Converter|OneSecBPS~0_combout  & (!\Converter|C1|highReset~q  & 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q )) ) ) # ( !\Converter|pulse~0_combout  & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & ((!\Converter|OneSecBPS~0_combout  & (\Converter|pulse~1_combout )) # (\Converter|OneSecBPS~0_combout  & 
// ((!\Converter|C1|highReset~q ))))) ) )

	.dataa(!\Converter|OneSecBPS~0_combout ),
	.datab(!\Converter|pulse~1_combout ),
	.datac(!\Converter|C1|highReset~q ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(!\Converter|pulse~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'h7200720050005000;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N21
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & ( (!\Converter|OneSecBPS~0_combout  & ((!\Converter|pulse~1_combout ) # ((\Converter|pulse~0_combout )))) # (\Converter|OneSecBPS~0_combout  & (((\Converter|C1|highReset~q )))) ) )

	.dataa(!\Converter|pulse~1_combout ),
	.datab(!\Converter|OneSecBPS~0_combout ),
	.datac(!\Converter|C1|highReset~q ),
	.datad(!\Converter|pulse~0_combout ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 64'h8BCF8BCFFFFFFFFF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N26
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N6
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  = ( \Audio|Audio_Controller|done_dac_channel_sync~q  & ( \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ))) ) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.dataf(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .lut_mask = 64'h0000000000000008;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N30
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~7 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~7_combout  = ( \Audio|Audio_Controller|done_dac_channel_sync~q  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ) # 
// (((!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ) # (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q )) # 
// (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q )) ) ) ) # ( !\Audio|Audio_Controller|done_dac_channel_sync~q  & ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa 
// [0] ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~7 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~7 .lut_mask = 64'h00000000FFFFFFFB;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N48
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout  = ( \Converter|OneSecBPS~0_combout  & ( \Converter|pulse~0_combout  & ( (!\Converter|C1|highReset~q  & 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~7_combout ) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ))) ) ) ) # ( \Converter|OneSecBPS~0_combout  & ( !\Converter|pulse~0_combout  & ( (!\Converter|C1|highReset~q  & 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~7_combout ) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ))) ) ) ) # ( !\Converter|OneSecBPS~0_combout  & ( !\Converter|pulse~0_combout  & ( (\Converter|pulse~1_combout  & 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~7_combout ) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ))) ) ) )

	.dataa(!\Converter|C1|highReset~q ),
	.datab(!\Converter|pulse~1_combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~7_combout ),
	.datae(!\Converter|OneSecBPS~0_combout ),
	.dataf(!\Converter|pulse~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 64'h03330AAA00000AAA;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N50
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N24
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// (((!\Audio|Audio_Controller|done_dac_channel_sync~q ) # (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q )) # (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q )) ) ) 
// ) # ( !\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout ) # ((!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ) # ((!\Audio|Audio_Controller|done_dac_channel_sync~q ) # 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ))) ) ) ) # ( \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout  & 
// (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  & (\Audio|Audio_Controller|done_dac_channel_sync~q  & !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ))) ) ) ) # 
// ( !\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout  & (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  & (\Audio|Audio_Controller|done_dac_channel_sync~q  & 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ))) ) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h01000400FFFEFFFB;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N0
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N27
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  ) # 
// ( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  & ( (!\Converter|OneSecBPS~0_combout  & ((!\Converter|pulse~1_combout ) # ((\Converter|pulse~0_combout )))) # 
// (\Converter|OneSecBPS~0_combout  & (((\Converter|C1|highReset~q )))) ) )

	.dataa(!\Converter|OneSecBPS~0_combout ),
	.datab(!\Converter|pulse~1_combout ),
	.datac(!\Converter|pulse~0_combout ),
	.datad(!\Converter|C1|highReset~q ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 64'h8ADF8ADFFFFFFFFF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N2
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N18
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~9 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~9_combout  = ( \Audio|Audio_Controller|done_dac_channel_sync~q  & ( 
// \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & 
// (((!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ) # (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q )) # 
// (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ))) ) ) ) # ( !\Audio|Audio_Controller|done_dac_channel_sync~q  & ( \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] ) ) ) # ( \Audio|Audio_Controller|done_dac_channel_sync~q  & ( !\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] ) ) ) # ( !\Audio|Audio_Controller|done_dac_channel_sync~q  & ( !\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  
// & ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] ) ) )

	.dataa(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.dataf(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~9 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~9 .lut_mask = 64'h0F0F0F0F0F0F0F0D;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N24
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~8 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~8_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( \Audio|Audio_Controller|done_dac_channel_sync~q  & ( 
// (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & 
// (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ))) ) ) )

	.dataa(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.dataf(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~8 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~8 .lut_mask = 64'h0000000000000002;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N33
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~9_combout  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~8_combout  & ( (!\Converter|OneSecBPS~0_combout  & (\Converter|pulse~1_combout  & ((!\Converter|pulse~0_combout )))) # 
// (\Converter|OneSecBPS~0_combout  & (((!\Converter|C1|highReset~q )))) ) ) ) # ( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~9_combout  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~8_combout  & ( (!\Converter|OneSecBPS~0_combout  & (\Converter|pulse~1_combout  & ((!\Converter|pulse~0_combout )))) # 
// (\Converter|OneSecBPS~0_combout  & (((!\Converter|C1|highReset~q )))) ) ) ) # ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~9_combout  & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~8_combout  & ( (!\Converter|OneSecBPS~0_combout  & (\Converter|pulse~1_combout  & ((!\Converter|pulse~0_combout )))) # 
// (\Converter|OneSecBPS~0_combout  & (((!\Converter|C1|highReset~q )))) ) ) )

	.dataa(!\Converter|pulse~1_combout ),
	.datab(!\Converter|C1|highReset~q ),
	.datac(!\Converter|pulse~0_combout ),
	.datad(!\Converter|OneSecBPS~0_combout ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~9_combout ),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 64'h000050CC50CC50CC;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N35
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N39
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ( (!\Audio|Audio_Controller|done_dac_channel_sync~q ) # ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout 
// ) # (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  $ (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ))) ) ) ) # ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ( (\Audio|Audio_Controller|done_dac_channel_sync~q  & (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout  & 
// (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  $ (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q )))) ) ) )

	.dataa(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datad(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h00000102FEFDFFFF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N3
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N5
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N27
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~10 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~10_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( \Audio|Audio_Controller|done_dac_channel_sync~q  & ( 
// (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) )

	.dataa(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.dataf(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~10 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~10 .lut_mask = 64'h0000000000000002;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N33
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~11 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~11_combout  = ( \Audio|Audio_Controller|done_dac_channel_sync~q  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ) # 
// (((!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) # (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q )) # 
// (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q )) ) ) ) # ( !\Audio|Audio_Controller|done_dac_channel_sync~q  & ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa 
// [2] ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~11 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~11 .lut_mask = 64'h00000000FFFFFFFB;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N21
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~10_combout  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~11_combout  & ( (!\Converter|OneSecBPS~0_combout  & (\Converter|pulse~1_combout  & (!\Converter|pulse~0_combout ))) # 
// (\Converter|OneSecBPS~0_combout  & (((!\Converter|C1|highReset~q )))) ) ) ) # ( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~10_combout  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~11_combout  & ( (!\Converter|OneSecBPS~0_combout  & (\Converter|pulse~1_combout  & (!\Converter|pulse~0_combout ))) # 
// (\Converter|OneSecBPS~0_combout  & (((!\Converter|C1|highReset~q )))) ) ) ) # ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~10_combout  & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~11_combout  & ( (!\Converter|OneSecBPS~0_combout  & (\Converter|pulse~1_combout  & (!\Converter|pulse~0_combout ))) # 
// (\Converter|OneSecBPS~0_combout  & (((!\Converter|C1|highReset~q )))) ) ) )

	.dataa(!\Converter|pulse~1_combout ),
	.datab(!\Converter|pulse~0_combout ),
	.datac(!\Converter|OneSecBPS~0_combout ),
	.datad(!\Converter|C1|highReset~q ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~10_combout ),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 64'h00004F404F404F40;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N23
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N36
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ( (!\Audio|Audio_Controller|done_dac_channel_sync~q ) # ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout 
// ) # (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  $ (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ))) ) ) ) # ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ( (\Audio|Audio_Controller|done_dac_channel_sync~q  & (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout  & 
// (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  $ (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q )))) ) ) )

	.dataa(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.datac(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h00000012FFEDFFFF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N6
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N8
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N51
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~12 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~12_combout  = ( \Audio|Audio_Controller|done_dac_channel_sync~q  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & 
// !\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ))) ) ) )

	.dataa(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datae(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~12 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~12 .lut_mask = 64'h0000000000000100;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N45
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~13 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~13_combout  = ( \Audio|Audio_Controller|done_dac_channel_sync~q  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ( (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) # 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ) # ((!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ) # 
// (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ))) ) ) ) # ( !\Audio|Audio_Controller|done_dac_channel_sync~q  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] ) )

	.dataa(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datae(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~13 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~13 .lut_mask = 64'h00000000FFFFFEFF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N18
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~12_combout  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~13_combout  & ( (!\Converter|OneSecBPS~0_combout  & (\Converter|pulse~1_combout  & (!\Converter|pulse~0_combout ))) # 
// (\Converter|OneSecBPS~0_combout  & (((!\Converter|C1|highReset~q )))) ) ) ) # ( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~12_combout  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~13_combout  & ( (!\Converter|OneSecBPS~0_combout  & (\Converter|pulse~1_combout  & (!\Converter|pulse~0_combout ))) # 
// (\Converter|OneSecBPS~0_combout  & (((!\Converter|C1|highReset~q )))) ) ) ) # ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~12_combout  & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~13_combout  & ( (!\Converter|OneSecBPS~0_combout  & (\Converter|pulse~1_combout  & (!\Converter|pulse~0_combout ))) # 
// (\Converter|OneSecBPS~0_combout  & (((!\Converter|C1|highReset~q )))) ) ) )

	.dataa(!\Converter|pulse~1_combout ),
	.datab(!\Converter|pulse~0_combout ),
	.datac(!\Converter|C1|highReset~q ),
	.datad(!\Converter|OneSecBPS~0_combout ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~12_combout ),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 64'h000044F044F044F0;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N20
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N57
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ( (!\Audio|Audio_Controller|done_dac_channel_sync~q ) # ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout 
// ) # (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  $ (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ))) ) ) ) # ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ( (\Audio|Audio_Controller|done_dac_channel_sync~q  & (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout  & 
// (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  $ (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q )))) ) ) )

	.dataa(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datad(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h00000102FEFDFFFF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N9
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N11
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N42
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~15 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~15_combout  = ( \Audio|Audio_Controller|done_dac_channel_sync~q  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ( (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) # 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ) # ((!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ) # 
// (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ))) ) ) ) # ( !\Audio|Audio_Controller|done_dac_channel_sync~q  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] ) )

	.dataa(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~15 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~15 .lut_mask = 64'h00000000FFFFFFEF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N48
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~14 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~14_combout  = ( \Audio|Audio_Controller|done_dac_channel_sync~q  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ))) ) ) )

	.dataa(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~14 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~14 .lut_mask = 64'h0000000000000010;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N30
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~15_combout  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~14_combout  & ( (!\Converter|OneSecBPS~0_combout  & (\Converter|pulse~1_combout  & ((!\Converter|pulse~0_combout )))) # 
// (\Converter|OneSecBPS~0_combout  & (((!\Converter|C1|highReset~q )))) ) ) ) # ( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~15_combout  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~14_combout  & ( (!\Converter|OneSecBPS~0_combout  & (\Converter|pulse~1_combout  & ((!\Converter|pulse~0_combout )))) # 
// (\Converter|OneSecBPS~0_combout  & (((!\Converter|C1|highReset~q )))) ) ) ) # ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~15_combout  & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~14_combout  & ( (!\Converter|OneSecBPS~0_combout  & (\Converter|pulse~1_combout  & ((!\Converter|pulse~0_combout )))) # 
// (\Converter|OneSecBPS~0_combout  & (((!\Converter|C1|highReset~q )))) ) ) )

	.dataa(!\Converter|pulse~1_combout ),
	.datab(!\Converter|C1|highReset~q ),
	.datac(!\Converter|OneSecBPS~0_combout ),
	.datad(!\Converter|pulse~0_combout ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~15_combout ),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 64'h00005C0C5C0C5C0C;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N32
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N54
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ( (!\Audio|Audio_Controller|done_dac_channel_sync~q ) # ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout 
// ) # (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  $ (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ))) ) ) ) # ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ( (\Audio|Audio_Controller|done_dac_channel_sync~q  & (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout  & 
// (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  $ (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q )))) ) ) )

	.dataa(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.datac(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h00000012FFEDFFFF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N12
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N14
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N54
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~17 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~17_combout  = ( \Audio|Audio_Controller|done_dac_channel_sync~q  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) # 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ) # ((!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ) # 
// (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ))) ) ) ) # ( !\Audio|Audio_Controller|done_dac_channel_sync~q  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] ) )

	.dataa(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~17 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~17 .lut_mask = 64'h00000000FFFFFFEF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N12
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~16 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~16_combout  = ( \Audio|Audio_Controller|done_dac_channel_sync~q  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ))) ) ) )

	.dataa(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~16 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~16 .lut_mask = 64'h0000000000000002;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N45
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~17_combout  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~16_combout  & ( (!\Converter|OneSecBPS~0_combout  & (((!\Converter|pulse~0_combout  & \Converter|pulse~1_combout )))) # 
// (\Converter|OneSecBPS~0_combout  & (!\Converter|C1|highReset~q )) ) ) ) # ( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~17_combout  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~16_combout  & ( (!\Converter|OneSecBPS~0_combout  & (((!\Converter|pulse~0_combout  & \Converter|pulse~1_combout )))) # 
// (\Converter|OneSecBPS~0_combout  & (!\Converter|C1|highReset~q )) ) ) ) # ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~17_combout  & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~16_combout  & ( (!\Converter|OneSecBPS~0_combout  & (((!\Converter|pulse~0_combout  & \Converter|pulse~1_combout )))) # 
// (\Converter|OneSecBPS~0_combout  & (!\Converter|C1|highReset~q )) ) ) )

	.dataa(!\Converter|C1|highReset~q ),
	.datab(!\Converter|pulse~0_combout ),
	.datac(!\Converter|pulse~1_combout ),
	.datad(!\Converter|OneSecBPS~0_combout ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~17_combout ),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 64'h00000CAA0CAA0CAA;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N47
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N48
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout ) # ((!\Audio|Audio_Controller|done_dac_channel_sync~q 
// ) # (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  $ (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ))) ) ) ) # ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout  & (\Audio|Audio_Controller|done_dac_channel_sync~q  & 
// (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  $ (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q )))) ) ) )

	.dataa(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datad(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h00000006FFF9FFFF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N15
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N17
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N57
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~19 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~19_combout  = ( \Audio|Audio_Controller|done_dac_channel_sync~q  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & ( (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) # 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ) # ((!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ) # 
// (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ))) ) ) ) # ( !\Audio|Audio_Controller|done_dac_channel_sync~q  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] ) )

	.dataa(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datae(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~19 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~19 .lut_mask = 64'h00000000FFFFFEFF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N15
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~18 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~18_combout  = ( \Audio|Audio_Controller|done_dac_channel_sync~q  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & 
// \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) )

	.dataa(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~18 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~18 .lut_mask = 64'h0000000000000002;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N42
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~19_combout  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~18_combout  & ( (!\Converter|OneSecBPS~0_combout  & (((!\Converter|pulse~0_combout  & \Converter|pulse~1_combout )))) # 
// (\Converter|OneSecBPS~0_combout  & (!\Converter|C1|highReset~q )) ) ) ) # ( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~19_combout  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~18_combout  & ( (!\Converter|OneSecBPS~0_combout  & (((!\Converter|pulse~0_combout  & \Converter|pulse~1_combout )))) # 
// (\Converter|OneSecBPS~0_combout  & (!\Converter|C1|highReset~q )) ) ) ) # ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~19_combout  & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~18_combout  & ( (!\Converter|OneSecBPS~0_combout  & (((!\Converter|pulse~0_combout  & \Converter|pulse~1_combout )))) # 
// (\Converter|OneSecBPS~0_combout  & (!\Converter|C1|highReset~q )) ) ) )

	.dataa(!\Converter|C1|highReset~q ),
	.datab(!\Converter|pulse~0_combout ),
	.datac(!\Converter|OneSecBPS~0_combout ),
	.datad(!\Converter|pulse~1_combout ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~19_combout ),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 64'h00000ACA0ACA0ACA;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N44
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N51
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & ( (!\Audio|Audio_Controller|done_dac_channel_sync~q ) # ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout 
// ) # (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  $ (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ))) ) ) ) # ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & ( (\Audio|Audio_Controller|done_dac_channel_sync~q  & (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout  & 
// (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  $ (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q )))) ) ) )

	.dataa(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datac(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h00000006FFF9FFFF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N0
cyclonev_lcell_comb \Audio|Add0~25 (
// Equation(s):
// \Audio|Add0~25_sumout  = SUM(( \Audio|delay_cnt [0] ) + ( VCC ) + ( !VCC ))
// \Audio|Add0~26  = CARRY(( \Audio|delay_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|delay_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Add0~25_sumout ),
	.cout(\Audio|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Audio|Add0~25 .extended_lut = "off";
defparam \Audio|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \Audio|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N18
cyclonev_lcell_comb \Audio|Add0~1 (
// Equation(s):
// \Audio|Add0~1_sumout  = SUM(( \Audio|delay_cnt [6] ) + ( GND ) + ( \Audio|Add0~62  ))
// \Audio|Add0~2  = CARRY(( \Audio|delay_cnt [6] ) + ( GND ) + ( \Audio|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|delay_cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Add0~1_sumout ),
	.cout(\Audio|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Audio|Add0~1 .extended_lut = "off";
defparam \Audio|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Audio|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N21
cyclonev_lcell_comb \Audio|Add0~45 (
// Equation(s):
// \Audio|Add0~45_sumout  = SUM(( \Audio|delay_cnt [7] ) + ( GND ) + ( \Audio|Add0~2  ))
// \Audio|Add0~46  = CARRY(( \Audio|delay_cnt [7] ) + ( GND ) + ( \Audio|Add0~2  ))

	.dataa(!\Audio|delay_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Add0~45_sumout ),
	.cout(\Audio|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Audio|Add0~45 .extended_lut = "off";
defparam \Audio|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Audio|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N23
dffeas \Audio|delay_cnt[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|delay_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|delay_cnt[7] .is_wysiwyg = "true";
defparam \Audio|delay_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N24
cyclonev_lcell_comb \Audio|Add0~57 (
// Equation(s):
// \Audio|Add0~57_sumout  = SUM(( \Audio|delay_cnt [8] ) + ( GND ) + ( \Audio|Add0~46  ))
// \Audio|Add0~58  = CARRY(( \Audio|delay_cnt [8] ) + ( GND ) + ( \Audio|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|delay_cnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Add0~57_sumout ),
	.cout(\Audio|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Audio|Add0~57 .extended_lut = "off";
defparam \Audio|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Audio|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N26
dffeas \Audio|delay_cnt[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|delay_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|delay_cnt[8] .is_wysiwyg = "true";
defparam \Audio|delay_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N27
cyclonev_lcell_comb \Audio|Add0~37 (
// Equation(s):
// \Audio|Add0~37_sumout  = SUM(( \Audio|delay_cnt [9] ) + ( GND ) + ( \Audio|Add0~58  ))
// \Audio|Add0~38  = CARRY(( \Audio|delay_cnt [9] ) + ( GND ) + ( \Audio|Add0~58  ))

	.dataa(!\Audio|delay_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Add0~37_sumout ),
	.cout(\Audio|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Audio|Add0~37 .extended_lut = "off";
defparam \Audio|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Audio|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N29
dffeas \Audio|delay_cnt[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|delay_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|delay_cnt[9] .is_wysiwyg = "true";
defparam \Audio|delay_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N30
cyclonev_lcell_comb \Audio|Add0~13 (
// Equation(s):
// \Audio|Add0~13_sumout  = SUM(( \Audio|delay_cnt [10] ) + ( GND ) + ( \Audio|Add0~38  ))
// \Audio|Add0~14  = CARRY(( \Audio|delay_cnt [10] ) + ( GND ) + ( \Audio|Add0~38  ))

	.dataa(gnd),
	.datab(!\Audio|delay_cnt [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Add0~13_sumout ),
	.cout(\Audio|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Audio|Add0~13 .extended_lut = "off";
defparam \Audio|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \Audio|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N32
dffeas \Audio|delay_cnt[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|delay_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|delay_cnt[10] .is_wysiwyg = "true";
defparam \Audio|delay_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N33
cyclonev_lcell_comb \Audio|Add0~33 (
// Equation(s):
// \Audio|Add0~33_sumout  = SUM(( \Audio|delay_cnt [11] ) + ( GND ) + ( \Audio|Add0~14  ))
// \Audio|Add0~34  = CARRY(( \Audio|delay_cnt [11] ) + ( GND ) + ( \Audio|Add0~14  ))

	.dataa(!\Audio|delay_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Add0~33_sumout ),
	.cout(\Audio|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Audio|Add0~33 .extended_lut = "off";
defparam \Audio|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \Audio|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N35
dffeas \Audio|delay_cnt[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|delay_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|delay_cnt[11] .is_wysiwyg = "true";
defparam \Audio|delay_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N36
cyclonev_lcell_comb \Audio|Add0~53 (
// Equation(s):
// \Audio|Add0~53_sumout  = SUM(( \Audio|delay_cnt [12] ) + ( GND ) + ( \Audio|Add0~34  ))
// \Audio|Add0~54  = CARRY(( \Audio|delay_cnt [12] ) + ( GND ) + ( \Audio|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|delay_cnt [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Add0~53_sumout ),
	.cout(\Audio|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Audio|Add0~53 .extended_lut = "off";
defparam \Audio|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Audio|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N38
dffeas \Audio|delay_cnt[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|delay_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|delay_cnt[12] .is_wysiwyg = "true";
defparam \Audio|delay_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N39
cyclonev_lcell_comb \Audio|Add0~21 (
// Equation(s):
// \Audio|Add0~21_sumout  = SUM(( \Audio|delay_cnt [13] ) + ( GND ) + ( \Audio|Add0~54  ))
// \Audio|Add0~22  = CARRY(( \Audio|delay_cnt [13] ) + ( GND ) + ( \Audio|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|delay_cnt [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Add0~21_sumout ),
	.cout(\Audio|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Audio|Add0~21 .extended_lut = "off";
defparam \Audio|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Audio|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N41
dffeas \Audio|delay_cnt[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|delay_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|delay_cnt[13] .is_wysiwyg = "true";
defparam \Audio|delay_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N0
cyclonev_lcell_comb \Audio|Equal0~0 (
// Equation(s):
// \Audio|Equal0~0_combout  = ( !\Audio|delay_cnt [2] & ( !\Audio|delay_cnt [1] & ( (!\Audio|delay_cnt [13] & (!\Audio|delay_cnt [0] & !\Audio|delay_cnt [10])) ) ) )

	.dataa(!\Audio|delay_cnt [13]),
	.datab(!\Audio|delay_cnt [0]),
	.datac(!\Audio|delay_cnt [10]),
	.datad(gnd),
	.datae(!\Audio|delay_cnt [2]),
	.dataf(!\Audio|delay_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Equal0~0 .extended_lut = "off";
defparam \Audio|Equal0~0 .lut_mask = 64'h8080000000000000;
defparam \Audio|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N42
cyclonev_lcell_comb \Audio|Add0~49 (
// Equation(s):
// \Audio|Add0~49_sumout  = SUM(( \Audio|delay_cnt [14] ) + ( GND ) + ( \Audio|Add0~22  ))
// \Audio|Add0~50  = CARRY(( \Audio|delay_cnt [14] ) + ( GND ) + ( \Audio|Add0~22  ))

	.dataa(gnd),
	.datab(!\Audio|delay_cnt [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Add0~49_sumout ),
	.cout(\Audio|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Audio|Add0~49 .extended_lut = "off";
defparam \Audio|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \Audio|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N44
dffeas \Audio|delay_cnt[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|delay_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|delay_cnt[14] .is_wysiwyg = "true";
defparam \Audio|delay_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N45
cyclonev_lcell_comb \Audio|Add0~41 (
// Equation(s):
// \Audio|Add0~41_sumout  = SUM(( \Audio|delay_cnt [15] ) + ( GND ) + ( \Audio|Add0~50  ))
// \Audio|Add0~42  = CARRY(( \Audio|delay_cnt [15] ) + ( GND ) + ( \Audio|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|delay_cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Add0~41_sumout ),
	.cout(\Audio|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Audio|Add0~41 .extended_lut = "off";
defparam \Audio|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Audio|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N47
dffeas \Audio|delay_cnt[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|delay_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|delay_cnt[15] .is_wysiwyg = "true";
defparam \Audio|delay_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N48
cyclonev_lcell_comb \Audio|Add0~65 (
// Equation(s):
// \Audio|Add0~65_sumout  = SUM(( \Audio|delay_cnt [16] ) + ( GND ) + ( \Audio|Add0~42  ))
// \Audio|Add0~66  = CARRY(( \Audio|delay_cnt [16] ) + ( GND ) + ( \Audio|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|delay_cnt [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Add0~65_sumout ),
	.cout(\Audio|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Audio|Add0~65 .extended_lut = "off";
defparam \Audio|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Audio|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N50
dffeas \Audio|delay_cnt[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|delay_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|delay_cnt[16] .is_wysiwyg = "true";
defparam \Audio|delay_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N51
cyclonev_lcell_comb \Audio|Add0~69 (
// Equation(s):
// \Audio|Add0~69_sumout  = SUM(( \Audio|delay_cnt [17] ) + ( GND ) + ( \Audio|Add0~66  ))
// \Audio|Add0~70  = CARRY(( \Audio|delay_cnt [17] ) + ( GND ) + ( \Audio|Add0~66  ))

	.dataa(!\Audio|delay_cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Add0~69_sumout ),
	.cout(\Audio|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Audio|Add0~69 .extended_lut = "off";
defparam \Audio|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \Audio|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N53
dffeas \Audio|delay_cnt[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|delay_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|delay_cnt[17] .is_wysiwyg = "true";
defparam \Audio|delay_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N54
cyclonev_lcell_comb \Audio|Add0~73 (
// Equation(s):
// \Audio|Add0~73_sumout  = SUM(( \Audio|delay_cnt [18] ) + ( GND ) + ( \Audio|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|delay_cnt [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Add0~73_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Add0~73 .extended_lut = "off";
defparam \Audio|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Audio|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N56
dffeas \Audio|delay_cnt[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|delay_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|delay_cnt[18] .is_wysiwyg = "true";
defparam \Audio|delay_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N6
cyclonev_lcell_comb \Audio|Equal0~4 (
// Equation(s):
// \Audio|Equal0~4_combout  = ( \Audio|delay_cnt [17] & ( \SW[1]~input_o  & ( (\Audio|delay_cnt [16] & (\SW[2]~input_o  & (!\Audio|delay_cnt [18] $ (\SW[3]~input_o )))) ) ) ) # ( !\Audio|delay_cnt [17] & ( \SW[1]~input_o  & ( (\Audio|delay_cnt [16] & 
// (!\SW[2]~input_o  & (!\Audio|delay_cnt [18] $ (\SW[3]~input_o )))) ) ) ) # ( \Audio|delay_cnt [17] & ( !\SW[1]~input_o  & ( (!\Audio|delay_cnt [16] & (\SW[2]~input_o  & (!\Audio|delay_cnt [18] $ (\SW[3]~input_o )))) ) ) ) # ( !\Audio|delay_cnt [17] & ( 
// !\SW[1]~input_o  & ( (!\Audio|delay_cnt [16] & (!\SW[2]~input_o  & (!\Audio|delay_cnt [18] $ (\SW[3]~input_o )))) ) ) )

	.dataa(!\Audio|delay_cnt [16]),
	.datab(!\Audio|delay_cnt [18]),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[3]~input_o ),
	.datae(!\Audio|delay_cnt [17]),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Equal0~4 .extended_lut = "off";
defparam \Audio|Equal0~4 .lut_mask = 64'h8020080240100401;
defparam \Audio|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N57
cyclonev_lcell_comb \Audio|Equal0~3 (
// Equation(s):
// \Audio|Equal0~3_combout  = ( \Audio|delay_cnt [7] & ( (!\Audio|delay_cnt [14] & (!\Audio|delay_cnt [12] & (\Audio|delay_cnt [5] & \Audio|delay_cnt [8]))) ) )

	.dataa(!\Audio|delay_cnt [14]),
	.datab(!\Audio|delay_cnt [12]),
	.datac(!\Audio|delay_cnt [5]),
	.datad(!\Audio|delay_cnt [8]),
	.datae(gnd),
	.dataf(!\Audio|delay_cnt [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Equal0~3 .extended_lut = "off";
defparam \Audio|Equal0~3 .lut_mask = 64'h0000000000080008;
defparam \Audio|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N15
cyclonev_lcell_comb \Audio|Equal0~2 (
// Equation(s):
// \Audio|Equal0~2_combout  = ( \Audio|delay_cnt [9] & ( \Audio|delay_cnt [11] & ( (\Audio|delay_cnt [3] & (!\SW[0]~input_o  $ (\Audio|delay_cnt [15]))) ) ) )

	.dataa(!\Audio|delay_cnt [3]),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\Audio|delay_cnt [15]),
	.datae(!\Audio|delay_cnt [9]),
	.dataf(!\Audio|delay_cnt [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Equal0~2 .extended_lut = "off";
defparam \Audio|Equal0~2 .lut_mask = 64'h0000000000005005;
defparam \Audio|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N18
cyclonev_lcell_comb \Audio|Equal0~5 (
// Equation(s):
// \Audio|Equal0~5_combout  = ( !\Audio|delay_cnt [6] & ( \Audio|Equal0~2_combout  & ( (\Audio|Equal0~0_combout  & (\Audio|Equal0~4_combout  & (\Audio|delay_cnt [4] & \Audio|Equal0~3_combout ))) ) ) )

	.dataa(!\Audio|Equal0~0_combout ),
	.datab(!\Audio|Equal0~4_combout ),
	.datac(!\Audio|delay_cnt [4]),
	.datad(!\Audio|Equal0~3_combout ),
	.datae(!\Audio|delay_cnt [6]),
	.dataf(!\Audio|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Equal0~5 .extended_lut = "off";
defparam \Audio|Equal0~5 .lut_mask = 64'h0000000000010000;
defparam \Audio|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N2
dffeas \Audio|delay_cnt[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|delay_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|delay_cnt[0] .is_wysiwyg = "true";
defparam \Audio|delay_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N3
cyclonev_lcell_comb \Audio|Add0~17 (
// Equation(s):
// \Audio|Add0~17_sumout  = SUM(( \Audio|delay_cnt [1] ) + ( GND ) + ( \Audio|Add0~26  ))
// \Audio|Add0~18  = CARRY(( \Audio|delay_cnt [1] ) + ( GND ) + ( \Audio|Add0~26  ))

	.dataa(!\Audio|delay_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Add0~17_sumout ),
	.cout(\Audio|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Audio|Add0~17 .extended_lut = "off";
defparam \Audio|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \Audio|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N5
dffeas \Audio|delay_cnt[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|delay_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|delay_cnt[1] .is_wysiwyg = "true";
defparam \Audio|delay_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N6
cyclonev_lcell_comb \Audio|Add0~9 (
// Equation(s):
// \Audio|Add0~9_sumout  = SUM(( \Audio|delay_cnt [2] ) + ( GND ) + ( \Audio|Add0~18  ))
// \Audio|Add0~10  = CARRY(( \Audio|delay_cnt [2] ) + ( GND ) + ( \Audio|Add0~18  ))

	.dataa(gnd),
	.datab(!\Audio|delay_cnt [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Add0~9_sumout ),
	.cout(\Audio|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Audio|Add0~9 .extended_lut = "off";
defparam \Audio|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Audio|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N8
dffeas \Audio|delay_cnt[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|delay_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|delay_cnt[2] .is_wysiwyg = "true";
defparam \Audio|delay_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N9
cyclonev_lcell_comb \Audio|Add0~29 (
// Equation(s):
// \Audio|Add0~29_sumout  = SUM(( \Audio|delay_cnt [3] ) + ( GND ) + ( \Audio|Add0~10  ))
// \Audio|Add0~30  = CARRY(( \Audio|delay_cnt [3] ) + ( GND ) + ( \Audio|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|delay_cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Add0~29_sumout ),
	.cout(\Audio|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Audio|Add0~29 .extended_lut = "off";
defparam \Audio|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Audio|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N11
dffeas \Audio|delay_cnt[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|delay_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|delay_cnt[3] .is_wysiwyg = "true";
defparam \Audio|delay_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N12
cyclonev_lcell_comb \Audio|Add0~5 (
// Equation(s):
// \Audio|Add0~5_sumout  = SUM(( \Audio|delay_cnt [4] ) + ( GND ) + ( \Audio|Add0~30  ))
// \Audio|Add0~6  = CARRY(( \Audio|delay_cnt [4] ) + ( GND ) + ( \Audio|Add0~30  ))

	.dataa(gnd),
	.datab(!\Audio|delay_cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Add0~5_sumout ),
	.cout(\Audio|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Audio|Add0~5 .extended_lut = "off";
defparam \Audio|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Audio|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N14
dffeas \Audio|delay_cnt[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|delay_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|delay_cnt[4] .is_wysiwyg = "true";
defparam \Audio|delay_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N15
cyclonev_lcell_comb \Audio|Add0~61 (
// Equation(s):
// \Audio|Add0~61_sumout  = SUM(( \Audio|delay_cnt [5] ) + ( GND ) + ( \Audio|Add0~6  ))
// \Audio|Add0~62  = CARRY(( \Audio|delay_cnt [5] ) + ( GND ) + ( \Audio|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|delay_cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Add0~61_sumout ),
	.cout(\Audio|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Audio|Add0~61 .extended_lut = "off";
defparam \Audio|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Audio|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N17
dffeas \Audio|delay_cnt[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|delay_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|delay_cnt[5] .is_wysiwyg = "true";
defparam \Audio|delay_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N20
dffeas \Audio|delay_cnt[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|delay_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|delay_cnt[6] .is_wysiwyg = "true";
defparam \Audio|delay_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N54
cyclonev_lcell_comb \Audio|Equal0~1 (
// Equation(s):
// \Audio|Equal0~1_combout  = (\Audio|delay_cnt [4] & \Audio|Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Audio|delay_cnt [4]),
	.datad(!\Audio|Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Equal0~1 .extended_lut = "off";
defparam \Audio|Equal0~1 .lut_mask = 64'h000F000F000F000F;
defparam \Audio|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N24
cyclonev_lcell_comb \Audio|snd~0 (
// Equation(s):
// \Audio|snd~0_combout  = ( \Audio|snd~q  & ( \Audio|Equal0~2_combout  & ( ((!\Audio|Equal0~4_combout ) # ((!\Audio|Equal0~1_combout ) # (!\Audio|Equal0~3_combout ))) # (\Audio|delay_cnt [6]) ) ) ) # ( !\Audio|snd~q  & ( \Audio|Equal0~2_combout  & ( 
// (!\Audio|delay_cnt [6] & (\Audio|Equal0~4_combout  & (\Audio|Equal0~1_combout  & \Audio|Equal0~3_combout ))) ) ) ) # ( \Audio|snd~q  & ( !\Audio|Equal0~2_combout  ) )

	.dataa(!\Audio|delay_cnt [6]),
	.datab(!\Audio|Equal0~4_combout ),
	.datac(!\Audio|Equal0~1_combout ),
	.datad(!\Audio|Equal0~3_combout ),
	.datae(!\Audio|snd~q ),
	.dataf(!\Audio|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|snd~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|snd~0 .extended_lut = "off";
defparam \Audio|snd~0 .lut_mask = 64'h0000FFFF0002FFFD;
defparam \Audio|snd~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N26
dffeas \Audio|snd (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|snd~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|snd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|snd .is_wysiwyg = "true";
defparam \Audio|snd .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N39
cyclonev_lcell_comb \Audio|right_channel_audio_out[30]~1 (
// Equation(s):
// \Audio|right_channel_audio_out[30]~1_combout  = ( \SW[2]~input_o  & ( \Audio|snd~q  ) ) # ( !\SW[2]~input_o  & ( \Audio|snd~q  & ( ((\SW[3]~input_o ) # (\SW[1]~input_o )) # (\SW[0]~input_o ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(!\SW[2]~input_o ),
	.dataf(!\Audio|snd~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|right_channel_audio_out[30]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|right_channel_audio_out[30]~1 .extended_lut = "off";
defparam \Audio|right_channel_audio_out[30]~1 .lut_mask = 64'h000000007F7FFFFF;
defparam \Audio|right_channel_audio_out[30]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N30
cyclonev_lcell_comb \Audio|right_channel_audio_out[31]~0 (
// Equation(s):
// \Audio|right_channel_audio_out[31]~0_combout  = ( \SW[2]~input_o  & ( !\Audio|snd~q  ) ) # ( !\SW[2]~input_o  & ( !\Audio|snd~q  & ( ((\SW[3]~input_o ) # (\SW[0]~input_o )) # (\SW[1]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[3]~input_o ),
	.datae(!\SW[2]~input_o ),
	.dataf(!\Audio|snd~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|right_channel_audio_out[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|right_channel_audio_out[31]~0 .extended_lut = "off";
defparam \Audio|right_channel_audio_out[31]~0 .lut_mask = 64'h3FFFFFFF00000000;
defparam \Audio|right_channel_audio_out[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N18
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\Audio|Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\Audio|right_channel_audio_out[31]~0_combout ,\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[30]~1_combout ,
\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[31]~0_combout ,\Audio|right_channel_audio_out[31]~0_combout ,\Audio|right_channel_audio_out[30]~1_combout ,
\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[31]~0_combout ,\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[30]~1_combout ,
\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[31]~0_combout ,\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[31]~0_combout ,\Audio|right_channel_audio_out[30]~1_combout ,
\Audio|right_channel_audio_out[31]~0_combout ,\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[31]~0_combout ,\Audio|right_channel_audio_out[31]~0_combout ,\Audio|right_channel_audio_out[30]~1_combout ,
\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[30]~1_combout ,
\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[30]~1_combout ,\Audio|Equal1~0_combout }),
	.portaaddr({\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ,
\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 7;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 127;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 33;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 7;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 127;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 33;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N30
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N0
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout  = ( \Converter|pulse~0_combout  & ( \Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  ) ) # ( 
// !\Converter|pulse~0_combout  & ( \Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  ) ) # ( \Converter|pulse~0_combout  & ( !\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  & ( (!\Converter|OneSecBPS~0_combout ) # 
// (\Converter|C1|highReset~q ) ) ) ) # ( !\Converter|pulse~0_combout  & ( !\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout  & ( (!\Converter|OneSecBPS~0_combout  & ((!\Converter|pulse~1_combout ))) # (\Converter|OneSecBPS~0_combout  & 
// (\Converter|C1|highReset~q )) ) ) )

	.dataa(!\Converter|C1|highReset~q ),
	.datab(!\Converter|OneSecBPS~0_combout ),
	.datac(!\Converter|pulse~1_combout ),
	.datad(gnd),
	.datae(!\Converter|pulse~0_combout ),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 64'hD1D1DDDDFFFFFFFF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N31
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N33
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N35
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N36
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N37
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N39
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N40
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N42
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N44
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N45
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N46
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N48
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N49
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N12
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = ( \Converter|C1|highReset~q  & ( (!\Converter|pulse~0_combout  & (!\Converter|OneSecBPS~0_combout  & 
// (\Converter|pulse~1_combout  & !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ))) ) ) # ( !\Converter|C1|highReset~q  & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & (((!\Converter|pulse~0_combout  & \Converter|pulse~1_combout )) # (\Converter|OneSecBPS~0_combout ))) ) )

	.dataa(!\Converter|pulse~0_combout ),
	.datab(!\Converter|OneSecBPS~0_combout ),
	.datac(!\Converter|pulse~1_combout ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(!\Converter|C1|highReset~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'h3B003B0008000800;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N15
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = ( \Converter|pulse~1_combout  & ( ((!\Converter|OneSecBPS~0_combout  & (\Converter|pulse~0_combout )) # 
// (\Converter|OneSecBPS~0_combout  & ((\Converter|C1|highReset~q )))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ) ) ) # ( !\Converter|pulse~1_combout  & ( (!\Converter|OneSecBPS~0_combout ) # 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ) # (\Converter|C1|highReset~q )) ) )

	.dataa(!\Converter|pulse~0_combout ),
	.datab(!\Converter|OneSecBPS~0_combout ),
	.datac(!\Converter|C1|highReset~q ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datae(gnd),
	.dataf(!\Converter|pulse~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 64'hCFFFCFFF47FF47FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N14
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N15
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout  = ( \Converter|OneSecBPS~0_combout  & ( (!\Converter|C1|highReset~q  & 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ) ) ) # ( !\Converter|OneSecBPS~0_combout  & ( (!\Converter|pulse~0_combout  & (\Converter|pulse~1_combout  & 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout )) ) )

	.dataa(!\Converter|pulse~0_combout ),
	.datab(!\Converter|C1|highReset~q ),
	.datac(!\Converter|pulse~1_combout ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.datae(gnd),
	.dataf(!\Converter|OneSecBPS~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 64'h000A000A00CC00CC;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N17
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N54
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// \Audio|Audio_Controller|done_dac_channel_sync~q  & ( (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ((!\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]))) # (\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q )))) # (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0])))) ) ) ) # ( !\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// \Audio|Audio_Controller|done_dac_channel_sync~q  & ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] ) ) ) # ( \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  & 
// ( !\Audio|Audio_Controller|done_dac_channel_sync~q  & ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] ) ) ) # ( 
// !\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( !\Audio|Audio_Controller|done_dac_channel_sync~q  & ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] ) ) )

	.dataa(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.datae(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.dataf(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h00FF00FF00FF08FD;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N30
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N36
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = ( \Converter|pulse~0_combout  & ( \Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ) # ((!\Converter|OneSecBPS~0_combout ) # (\Converter|C1|highReset~q )) ) ) ) # ( !\Converter|pulse~0_combout  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ) # ((!\Converter|OneSecBPS~0_combout  & 
// (!\Converter|pulse~1_combout )) # (\Converter|OneSecBPS~0_combout  & ((\Converter|C1|highReset~q )))) ) ) ) # ( \Converter|pulse~0_combout  & ( !\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ( 
// (!\Converter|OneSecBPS~0_combout ) # (\Converter|C1|highReset~q ) ) ) ) # ( !\Converter|pulse~0_combout  & ( !\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ( (!\Converter|OneSecBPS~0_combout  & (!\Converter|pulse~1_combout 
// )) # (\Converter|OneSecBPS~0_combout  & ((\Converter|C1|highReset~q ))) ) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(!\Converter|pulse~1_combout ),
	.datac(!\Converter|C1|highReset~q ),
	.datad(!\Converter|OneSecBPS~0_combout ),
	.datae(!\Converter|pulse~0_combout ),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 64'hCC0FFF0FEEAFFFAF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N31
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N24
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout  & ( (!\Converter|OneSecBPS~0_combout  & (!\Converter|pulse~0_combout  & ((\Converter|pulse~1_combout )))) # 
// (\Converter|OneSecBPS~0_combout  & (((!\Converter|C1|highReset~q )))) ) )

	.dataa(!\Converter|pulse~0_combout ),
	.datab(!\Converter|C1|highReset~q ),
	.datac(!\Converter|OneSecBPS~0_combout ),
	.datad(!\Converter|pulse~1_combout ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 64'h000000000CAC0CAC;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N25
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N9
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ( ((!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ) # ((!\Audio|Audio_Controller|done_dac_channel_sync~q ) # 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ))) # (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) ) ) ) # ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ( (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  & (\Audio|Audio_Controller|done_dac_channel_sync~q  & \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ))) ) ) )

	.dataa(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h00000002FFFDFFFF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N33
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N34
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N48
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout  = ( \Converter|OneSecBPS~0_combout  & ( (!\Converter|C1|highReset~q  & 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ) ) ) # ( !\Converter|OneSecBPS~0_combout  & ( (!\Converter|pulse~0_combout  & 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout  & \Converter|pulse~1_combout )) ) )

	.dataa(!\Converter|pulse~0_combout ),
	.datab(!\Converter|C1|highReset~q ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.datad(!\Converter|pulse~1_combout ),
	.datae(gnd),
	.dataf(!\Converter|OneSecBPS~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 64'h000A000A0C0C0C0C;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N49
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N3
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ( ((!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ) # ((!\Audio|Audio_Controller|done_dac_channel_sync~q ) # 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ))) # (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) ) ) ) # ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ( (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  & (\Audio|Audio_Controller|done_dac_channel_sync~q  & \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ))) ) ) )

	.dataa(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h00000002FFFDFFFF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N36
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N38
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N12
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout  & ( (!\Converter|OneSecBPS~0_combout  & (!\Converter|pulse~0_combout  & ((\Converter|pulse~1_combout )))) # 
// (\Converter|OneSecBPS~0_combout  & (((!\Converter|C1|highReset~q )))) ) )

	.dataa(!\Converter|pulse~0_combout ),
	.datab(!\Converter|C1|highReset~q ),
	.datac(!\Converter|OneSecBPS~0_combout ),
	.datad(!\Converter|pulse~1_combout ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 64'h000000000CAC0CAC;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N13
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N6
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ( ((!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ) # 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ) # (!\Audio|Audio_Controller|done_dac_channel_sync~q ))) # (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) ) ) ) # ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ( (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  & (\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & \Audio|Audio_Controller|done_dac_channel_sync~q ))) ) ) )

	.dataa(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ),
	.datad(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h00000002FFFDFFFF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N39
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N40
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N51
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout  = ( \Converter|OneSecBPS~0_combout  & ( (!\Converter|C1|highReset~q  & 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ) ) ) # ( !\Converter|OneSecBPS~0_combout  & ( (!\Converter|pulse~0_combout  & (\Converter|pulse~1_combout  & 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout )) ) )

	.dataa(!\Converter|pulse~0_combout ),
	.datab(!\Converter|C1|highReset~q ),
	.datac(!\Converter|pulse~1_combout ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.datae(gnd),
	.dataf(!\Converter|OneSecBPS~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 64'h000A000A00CC00CC;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N52
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N0
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ( ((!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ) # 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ) # (!\Audio|Audio_Controller|done_dac_channel_sync~q ))) # (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) ) ) ) # ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ( (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  & (\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & \Audio|Audio_Controller|done_dac_channel_sync~q ))) ) ) )

	.dataa(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ),
	.datad(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h00000002FFFDFFFF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N42
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N43
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N18
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout  & ( (!\Converter|OneSecBPS~0_combout  & (\Converter|pulse~1_combout  & ((!\Converter|pulse~0_combout )))) # 
// (\Converter|OneSecBPS~0_combout  & (((!\Converter|C1|highReset~q )))) ) )

	.dataa(!\Converter|pulse~1_combout ),
	.datab(!\Converter|OneSecBPS~0_combout ),
	.datac(!\Converter|C1|highReset~q ),
	.datad(!\Converter|pulse~0_combout ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 64'h0000000074307430;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N19
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N18
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ) # 
// ((!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ) # ((!\Audio|Audio_Controller|done_dac_channel_sync~q ) # (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) ) # ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( (\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & 
// (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  & (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & \Audio|Audio_Controller|done_dac_channel_sync~q ))) ) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ),
	.datab(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h00000010FFEFFFFF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N45
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N46
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N27
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout  = ( \Converter|OneSecBPS~0_combout  & ( (!\Converter|C1|highReset~q  & 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ) ) ) # ( !\Converter|OneSecBPS~0_combout  & ( (!\Converter|pulse~0_combout  & (\Converter|pulse~1_combout  & 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout )) ) )

	.dataa(!\Converter|pulse~0_combout ),
	.datab(!\Converter|C1|highReset~q ),
	.datac(!\Converter|pulse~1_combout ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.datae(gnd),
	.dataf(!\Converter|OneSecBPS~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 64'h000A000A00CC00CC;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N28
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N21
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ) # 
// ((!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ) # ((!\Audio|Audio_Controller|done_dac_channel_sync~q ) # (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) ) # ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & ( (\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & 
// (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  & (\Audio|Audio_Controller|done_dac_channel_sync~q  & !\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ),
	.datab(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.datad(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h00000100FEFFFFFF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\Audio|Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\Audio|right_channel_audio_out[31]~0_combout ,\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[30]~1_combout ,
\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[31]~0_combout ,\Audio|right_channel_audio_out[31]~0_combout ,\Audio|right_channel_audio_out[30]~1_combout ,
\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[31]~0_combout ,\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[30]~1_combout ,
\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[31]~0_combout ,\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[31]~0_combout ,\Audio|right_channel_audio_out[30]~1_combout ,
\Audio|right_channel_audio_out[31]~0_combout ,\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[31]~0_combout ,\Audio|right_channel_audio_out[31]~0_combout ,\Audio|right_channel_audio_out[30]~1_combout ,
\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[30]~1_combout ,
\Audio|right_channel_audio_out[30]~1_combout ,\Audio|right_channel_audio_out[30]~1_combout ,\Audio|Equal1~0_combout }),
	.portaaddr({\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ,
\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 7;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 127;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 33;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 7;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 127;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 33;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N18
cyclonev_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y5_N8
dffeas \Audio|Audio_Controller|Bit_Clock_Edges|cur_test_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\AUD_BCLK~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Bit_Clock_Edges|cur_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Bit_Clock_Edges|cur_test_clk .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Bit_Clock_Edges|cur_test_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N2
dffeas \Audio|Audio_Controller|Bit_Clock_Edges|last_test_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Audio|Audio_Controller|Bit_Clock_Edges|cur_test_clk~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Bit_Clock_Edges|last_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Bit_Clock_Edges|last_test_clk .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Bit_Clock_Edges|last_test_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N0
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~3 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~3_combout  = ( \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & ( (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// (((\Audio|Audio_Controller|Bit_Clock_Edges|last_test_clk~q  & !\Audio|Audio_Controller|Bit_Clock_Edges|cur_test_clk~q )) # (\Audio|Audio_Controller|done_dac_channel_sync~q ))) # (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// (((\Audio|Audio_Controller|Bit_Clock_Edges|last_test_clk~q  & !\Audio|Audio_Controller|Bit_Clock_Edges|cur_test_clk~q )))) ) ) # ( !\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & ( 
// (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & (((\Audio|Audio_Controller|Bit_Clock_Edges|last_test_clk~q  & !\Audio|Audio_Controller|Bit_Clock_Edges|cur_test_clk~q )))) # 
// (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & (((\Audio|Audio_Controller|Bit_Clock_Edges|last_test_clk~q  & !\Audio|Audio_Controller|Bit_Clock_Edges|cur_test_clk~q )) # (\Audio|Audio_Controller|done_dac_channel_sync~q ))) ) )

	.dataa(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.datac(!\Audio|Audio_Controller|Bit_Clock_Edges|last_test_clk~q ),
	.datad(!\Audio|Audio_Controller|Bit_Clock_Edges|cur_test_clk~q ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~3 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~3 .lut_mask = 64'h1F111F112F222F22;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N12
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~36 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~36_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] & ( (((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [1] & 
// !\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~3_combout )) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout )) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ) ) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] & ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [1] & !\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~3_combout )) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ))) ) ) ) # ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] & ( ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [1] & !\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~3_combout ))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ) ) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] & ( !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [1] & (!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~3_combout  & 
// !\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ))) ) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [1]),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~3_combout ),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0]),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~36 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~36 .lut_mask = 64'h200020FF750075FF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N54
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~37 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~37_combout  = ( \Converter|pulse~1_combout  & ( (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~36_combout  & ((!\Converter|OneSecBPS~0_combout  & 
// ((!\Converter|pulse~0_combout ))) # (\Converter|OneSecBPS~0_combout  & (!\Converter|C1|highReset~q )))) ) ) # ( !\Converter|pulse~1_combout  & ( (!\Converter|C1|highReset~q  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~36_combout  & 
// \Converter|OneSecBPS~0_combout )) ) )

	.dataa(!\Converter|C1|highReset~q ),
	.datab(!\Converter|pulse~0_combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~36_combout ),
	.datad(!\Converter|OneSecBPS~0_combout ),
	.datae(gnd),
	.dataf(!\Converter|pulse~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~37 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~37 .lut_mask = 64'h000A000A0C0A0C0A;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N56
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[1] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N54
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [1])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ))) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1])))) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [1])))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1])))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [1]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35 .lut_mask = 64'h038B038B47CF47CF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N36
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~1 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~1_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & ( (\Audio|Audio_Controller|done_dac_channel_sync~q  & (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  & 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( \Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & ( (\Audio|Audio_Controller|done_dac_channel_sync~q  & 
// (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  & \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q )) ) ) ) # ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( !\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & ( (\Audio|Audio_Controller|done_dac_channel_sync~q  & 
// ((!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  & (!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & 
// \Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q )) # (\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ((!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))))) ) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( !\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & ( (\Audio|Audio_Controller|done_dac_channel_sync~q  & 
// (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  $ (!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) )

	.dataa(!\Audio|Audio_Controller|done_dac_channel_sync~q ),
	.datab(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\Audio|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~1 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~1 .lut_mask = 64'h1144114000440040;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N9
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout  = ( \Converter|pulse~0_combout  & ( (!\Converter|OneSecBPS~0_combout ) # ((\Converter|C1|highReset~q ) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~1_combout )) ) ) # ( !\Converter|pulse~0_combout  & ( ((!\Converter|OneSecBPS~0_combout  & (!\Converter|pulse~1_combout )) # (\Converter|OneSecBPS~0_combout  & 
// ((\Converter|C1|highReset~q )))) # (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~1_combout ) ) )

	.dataa(!\Converter|pulse~1_combout ),
	.datab(!\Converter|OneSecBPS~0_combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~1_combout ),
	.datad(!\Converter|C1|highReset~q ),
	.datae(!\Converter|pulse~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2 .lut_mask = 64'h8FBFCFFF8FBFCFFF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N57
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~3_combout  ) # ( !\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~3_combout  & ( 
// (!\Converter|OneSecBPS~0_combout  & (((!\Converter|pulse~1_combout ) # (\Converter|pulse~0_combout )))) # (\Converter|OneSecBPS~0_combout  & (\Converter|C1|highReset~q )) ) )

	.dataa(!\Converter|C1|highReset~q ),
	.datab(!\Converter|pulse~1_combout ),
	.datac(!\Converter|pulse~0_combout ),
	.datad(!\Converter|OneSecBPS~0_combout ),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4 .lut_mask = 64'hCF55CF55FFFFFFFF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N55
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[2] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N57
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [2])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ))) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2])))) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [2]))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2])))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [2]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N59
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[3] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N0
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] & ( 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [3]))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3]))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [3]))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3])))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [3]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33 .lut_mask = 64'h048C048C37BF37BF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N2
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[4] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N3
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~32 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~32_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [4])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ))) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4])))) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [4])))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4])))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [4]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~32 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~32 .lut_mask = 64'h038B038B47CF47CF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N5
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[5] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N30
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~31 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~31_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [5])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ))) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5])))) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [5]))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5])))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [5]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~31 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~31 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N32
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[6] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N33
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~30 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~30_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6] & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [6])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ))) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6])))) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [6]))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6])))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [6]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~30 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~30 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N35
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N48
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~29 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~29_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [7])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ))) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7])))) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [7]))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7])))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [7]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~29 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~29 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N50
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[8] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N51
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~28 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~28_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [8])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ))) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8])))) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [8])))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8])))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [8]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~28 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~28 .lut_mask = 64'h038B038B47CF47CF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N53
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[9] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N6
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~27 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~27_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [9])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ))) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9])))) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [9]))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9])))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [9]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~27 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~27 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N8
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[10] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N9
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~26 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~26_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [10])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ))) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10])))) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [10]))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10])))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [10]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~26 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~26 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N10
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[11] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N36
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~25 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~25_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [11])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ))) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11])))) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [11]))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11])))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [11]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~25 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~25 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N38
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[12] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N39
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~24 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~24_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [12])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ))) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12])))) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [12])))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12])))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [12]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~24 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~24 .lut_mask = 64'h038B038B47CF47CF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N40
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[13] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N42
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~23 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~23_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [13] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ) # ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13])))) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13])))) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [13] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13])))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13])))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~23 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~23 .lut_mask = 64'h034703478BCF8BCF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N44
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[14] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N45
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~22 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~22_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] & ( 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [14])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14])))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [14])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14]))))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [14]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~22 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~22 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N47
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[15] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N24
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~21 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~21_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15]) ) ) ) # ( !\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [15]))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15])) ) ) ) # ( \Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] & ( (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15]) ) ) ) # ( !\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [15]))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15])) ) ) )

	.dataa(gnd),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [15]),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~21 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~21 .lut_mask = 64'h03CF030303CFCFCF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N25
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[16] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N51
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~20 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~20_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [16] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ) # ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16])))) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16])))) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [16] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16])))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16])))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~20 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~20 .lut_mask = 64'h034703478BCF8BCF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N53
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[17] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N48
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~19 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~19_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17] & ( 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [17])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17])))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [17])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17]))))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [17]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~19 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~19 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N49
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[18] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N21
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~18 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~18_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] & ( 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [18])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18])))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [18])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18]))))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [18]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~18 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~18 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N23
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[19] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N18
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~17 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~17_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [19])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ))) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19])))) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [19]))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19])))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [19]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~17 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~17 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N19
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[20] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N3
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~16 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~16_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] & ( 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [20])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20])))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [20])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20]))))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [20]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~16 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~16 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N5
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[21] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N0
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~15 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~15_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] & ( 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [21])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21])))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [21])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21]))))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [21]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~15 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~15 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N1
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[22] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N33
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~14 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~14_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22] & ( 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [22]))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22]))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [22]))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22])))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [22]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~14 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~14 .lut_mask = 64'h048C048C37BF37BF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N35
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[23] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N30
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~13 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~13_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [23])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ))) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23])))) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [23]))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23])))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [23]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~13 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~13 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N32
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[24] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N39
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~12 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~12_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [24] & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [24])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ))) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [24])))) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [24] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [24]))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [24])))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [24]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [24]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~12 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~12 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N40
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[25] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N36
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~11 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~11_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [25] & ( 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [25])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [25])))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [25] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [25])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [25]))))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [25]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [25]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~11 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~11 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N38
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[26] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N54
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~10 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~10_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [26] & ( 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [26])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [26])))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [26] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [26])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [26]))))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [26]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [26]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~10 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~10 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N56
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[27] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N57
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~9 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~9_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [27] & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [27])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ))) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [27])))) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [27] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [27])))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [27])))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [27]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [27]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~9 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~9 .lut_mask = 64'h038B038B47CF47CF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N59
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[28] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N24
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~8 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~8_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [28] & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [28])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ))) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [28])))) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [28] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [28])))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [28])))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [28]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [28]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~8 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~8 .lut_mask = 64'h038B038B47CF47CF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N25
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[29] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N27
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~7 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~7_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [29] & ( 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [29])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [29])))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [29] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [29])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [29]))))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [29]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [29]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~7 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~7 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N29
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N42
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~6 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~6_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [30] & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [30])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ))) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [30])))) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [30] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [30])))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [30])))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [30]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [30]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~6 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~6 .lut_mask = 64'h038B038B47CF47CF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N44
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[31] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N45
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~5 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~5_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [31] & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [31])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ))) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [31])))) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [31] & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [31]))) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [31])))) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [31]),
	.datad(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [31]),
	.datae(gnd),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~5 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~5 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N47
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [32]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N12
cyclonev_lcell_comb \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~0 (
// Equation(s):
// \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~0_combout  = ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [32] & ( 
// \Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  ) ) # ( \Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [32] & ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & ( (!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [32])) # 
// (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [32]))) ) ) ) # ( 
// !\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [32] & ( !\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & ( 
// (!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & (\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [32])) # (\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [32]))) ) ) )

	.dataa(!\Audio|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [32]),
	.datac(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [32]),
	.datad(gnd),
	.datae(!\Audio|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [32]),
	.dataf(!\Audio|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~0 .extended_lut = "off";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~0 .lut_mask = 64'h272727270000FFFF;
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N13
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[33] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~2_combout ),
	.sload(gnd),
	.ena(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [33]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[33] .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N28
dffeas \Audio|Audio_Controller|Audio_Out_Serializer|serial_audio_out_data (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Audio|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Converter|pulse~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|Audio_Controller|Audio_Out_Serializer|serial_audio_out_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|Audio_Controller|Audio_Out_Serializer|serial_audio_out_data .is_wysiwyg = "true";
defparam \Audio|Audio_Controller|Audio_Out_Serializer|serial_audio_out_data .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y8_N15
cyclonev_lcell_comb \Audio|avc|u0|FPGA_I2C_SCLK~0 (
// Equation(s):
// \Audio|avc|u0|FPGA_I2C_SCLK~0_combout  = ( \Audio|avc|u0|SD_COUNTER [1] & ( \Audio|avc|u0|SD_COUNTER [3] & ( (\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q  & \Audio|avc|u0|SD_COUNTER [4]) ) ) ) # ( !\Audio|avc|u0|SD_COUNTER [1] & ( \Audio|avc|u0|SD_COUNTER [3] 
// & ( (\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q  & \Audio|avc|u0|SD_COUNTER [4]) ) ) ) # ( !\Audio|avc|u0|SD_COUNTER [1] & ( !\Audio|avc|u0|SD_COUNTER [3] & ( (!\Audio|avc|u0|SD_COUNTER [0] & (!\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q  & 
// !\Audio|avc|u0|SD_COUNTER [4])) ) ) )

	.dataa(!\Audio|avc|u0|SD_COUNTER [0]),
	.datab(!\Audio|avc|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datac(!\Audio|avc|u0|SD_COUNTER [4]),
	.datad(gnd),
	.datae(!\Audio|avc|u0|SD_COUNTER [1]),
	.dataf(!\Audio|avc|u0|SD_COUNTER [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|FPGA_I2C_SCLK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|FPGA_I2C_SCLK~0 .extended_lut = "off";
defparam \Audio|avc|u0|FPGA_I2C_SCLK~0 .lut_mask = 64'h8080000003030303;
defparam \Audio|avc|u0|FPGA_I2C_SCLK~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N21
cyclonev_lcell_comb \Audio|avc|u0|SCLK~1 (
// Equation(s):
// \Audio|avc|u0|SCLK~1_combout  = ( \Audio|avc|u0|SCLK~q  & ( \Audio|avc|u0|SD_COUNTER [4] & ( (!\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q ) # ((!\Audio|avc|u0|SD_COUNTER [2]) # ((!\Audio|avc|u0|SD_COUNTER [1]) # (!\Audio|avc|u0|SD_COUNTER [0]))) ) ) ) # ( 
// !\Audio|avc|u0|SCLK~q  & ( \Audio|avc|u0|SD_COUNTER [4] & ( (\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q  & (\Audio|avc|u0|SD_COUNTER [2] & (!\Audio|avc|u0|SD_COUNTER [1] & \Audio|avc|u0|SD_COUNTER [0]))) ) ) ) # ( \Audio|avc|u0|SCLK~q  & ( 
// !\Audio|avc|u0|SD_COUNTER [4] & ( (((\Audio|avc|u0|SD_COUNTER [0]) # (\Audio|avc|u0|SD_COUNTER [1])) # (\Audio|avc|u0|SD_COUNTER [2])) # (\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q ) ) ) ) # ( !\Audio|avc|u0|SCLK~q  & ( !\Audio|avc|u0|SD_COUNTER [4] & ( 
// (!\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q  & (!\Audio|avc|u0|SD_COUNTER [2] & (!\Audio|avc|u0|SD_COUNTER [1] & \Audio|avc|u0|SD_COUNTER [0]))) ) ) )

	.dataa(!\Audio|avc|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datab(!\Audio|avc|u0|SD_COUNTER [2]),
	.datac(!\Audio|avc|u0|SD_COUNTER [1]),
	.datad(!\Audio|avc|u0|SD_COUNTER [0]),
	.datae(!\Audio|avc|u0|SCLK~q ),
	.dataf(!\Audio|avc|u0|SD_COUNTER [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|SCLK~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|SCLK~1 .extended_lut = "off";
defparam \Audio|avc|u0|SCLK~1 .lut_mask = 64'h00807FFF0010FFFE;
defparam \Audio|avc|u0|SCLK~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N45
cyclonev_lcell_comb \Audio|avc|u0|SCLK~0 (
// Equation(s):
// \Audio|avc|u0|SCLK~0_combout  = (!\Audio|avc|u0|SD_COUNTER [5] & (\Audio|avc|u0|SCLK~q )) # (\Audio|avc|u0|SD_COUNTER [5] & ((\Audio|avc|u0|SCLK~1_combout )))

	.dataa(!\Audio|avc|u0|SD_COUNTER [5]),
	.datab(gnd),
	.datac(!\Audio|avc|u0|SCLK~q ),
	.datad(!\Audio|avc|u0|SCLK~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|SCLK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|SCLK~0 .extended_lut = "off";
defparam \Audio|avc|u0|SCLK~0 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \Audio|avc|u0|SCLK~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N23
dffeas \Audio|avc|u0|SCLK (
	.clk(\Audio|avc|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\Audio|avc|u0|SCLK~0_combout ),
	.clrn(!\Converter|pulse~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio|avc|u0|SCLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio|avc|u0|SCLK .is_wysiwyg = "true";
defparam \Audio|avc|u0|SCLK .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y8_N42
cyclonev_lcell_comb \Audio|avc|u0|FPGA_I2C_SCLK~1 (
// Equation(s):
// \Audio|avc|u0|FPGA_I2C_SCLK~1_combout  = ( !\Audio|avc|u0|SCLK~q  & ( \Audio|avc|mI2C_CTRL_CLK~q  ) ) # ( \Audio|avc|u0|SCLK~q  & ( !\Audio|avc|mI2C_CTRL_CLK~q  & ( (!\Audio|avc|u0|FPGA_I2C_SCLK~0_combout  & \Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q ) ) ) ) 
// # ( !\Audio|avc|u0|SCLK~q  & ( !\Audio|avc|mI2C_CTRL_CLK~q  ) )

	.dataa(gnd),
	.datab(!\Audio|avc|u0|FPGA_I2C_SCLK~0_combout ),
	.datac(!\Audio|avc|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\Audio|avc|u0|SCLK~q ),
	.dataf(!\Audio|avc|mI2C_CTRL_CLK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Audio|avc|u0|FPGA_I2C_SCLK~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Audio|avc|u0|FPGA_I2C_SCLK~1 .extended_lut = "off";
defparam \Audio|avc|u0|FPGA_I2C_SCLK~1 .lut_mask = 64'hFFFF0C0CFFFF0000;
defparam \Audio|avc|u0|FPGA_I2C_SCLK~1 .shared_arith = "off";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N30
cyclonev_lcell_comb \VGA|controller|Add0~37 (
// Equation(s):
// \VGA|controller|Add0~37_sumout  = SUM(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add0~38  = CARRY(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~37_sumout ),
	.cout(\VGA|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~37 .extended_lut = "off";
defparam \VGA|controller|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N36
cyclonev_lcell_comb \VGA|controller|Add0~5 (
// Equation(s):
// \VGA|controller|Add0~5_sumout  = SUM(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~2  ))
// \VGA|controller|Add0~6  = CARRY(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~5_sumout ),
	.cout(\VGA|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~5 .extended_lut = "off";
defparam \VGA|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N39
cyclonev_lcell_comb \VGA|controller|Add0~9 (
// Equation(s):
// \VGA|controller|Add0~9_sumout  = SUM(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~6  ))
// \VGA|controller|Add0~10  = CARRY(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~9_sumout ),
	.cout(\VGA|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~9 .extended_lut = "off";
defparam \VGA|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N40
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N42
cyclonev_lcell_comb \VGA|controller|Add0~13 (
// Equation(s):
// \VGA|controller|Add0~13_sumout  = SUM(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~10  ))
// \VGA|controller|Add0~14  = CARRY(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~13_sumout ),
	.cout(\VGA|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~13 .extended_lut = "off";
defparam \VGA|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N44
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N45
cyclonev_lcell_comb \VGA|controller|Add0~17 (
// Equation(s):
// \VGA|controller|Add0~17_sumout  = SUM(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~14  ))
// \VGA|controller|Add0~18  = CARRY(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~17_sumout ),
	.cout(\VGA|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~17 .extended_lut = "off";
defparam \VGA|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N46
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N48
cyclonev_lcell_comb \VGA|controller|Add0~21 (
// Equation(s):
// \VGA|controller|Add0~21_sumout  = SUM(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~18  ))
// \VGA|controller|Add0~22  = CARRY(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~21_sumout ),
	.cout(\VGA|controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~21 .extended_lut = "off";
defparam \VGA|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N49
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N51
cyclonev_lcell_comb \VGA|controller|Add0~33 (
// Equation(s):
// \VGA|controller|Add0~33_sumout  = SUM(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~22  ))
// \VGA|controller|Add0~34  = CARRY(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~33_sumout ),
	.cout(\VGA|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~33 .extended_lut = "off";
defparam \VGA|controller|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N52
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N54
cyclonev_lcell_comb \VGA|controller|Add0~29 (
// Equation(s):
// \VGA|controller|Add0~29_sumout  = SUM(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~34  ))
// \VGA|controller|Add0~30  = CARRY(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~29_sumout ),
	.cout(\VGA|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~29 .extended_lut = "off";
defparam \VGA|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N55
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N43
dffeas \VGA|controller|xCounter[4]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N57
cyclonev_lcell_comb \VGA|controller|Add0~25 (
// Equation(s):
// \VGA|controller|Add0~25_sumout  = SUM(( \VGA|controller|xCounter [9] ) + ( GND ) + ( \VGA|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~25 .extended_lut = "off";
defparam \VGA|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N59
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N27
cyclonev_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = ( \VGA|controller|xCounter [9] & ( (\VGA|controller|xCounter [2] & (\VGA|controller|xCounter [8] & (\VGA|controller|xCounter [3] & \VGA|controller|xCounter[4]~DUPLICATE_q ))) ) )

	.dataa(!\VGA|controller|xCounter [2]),
	.datab(!\VGA|controller|xCounter [8]),
	.datac(!\VGA|controller|xCounter [3]),
	.datad(!\VGA|controller|xCounter[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .extended_lut = "off";
defparam \VGA|controller|Equal0~0 .lut_mask = 64'h0000000000010001;
defparam \VGA|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N18
cyclonev_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = ( !\VGA|controller|xCounter [6] & ( (!\VGA|controller|xCounter [5] & (\VGA|controller|xCounter [0] & \VGA|controller|xCounter [1])) ) )

	.dataa(!\VGA|controller|xCounter [5]),
	.datab(!\VGA|controller|xCounter [0]),
	.datac(!\VGA|controller|xCounter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .extended_lut = "off";
defparam \VGA|controller|Equal0~1 .lut_mask = 64'h0202020200000000;
defparam \VGA|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N24
cyclonev_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = ( \VGA|controller|Equal0~1_combout  & ( (\VGA|controller|Equal0~0_combout  & !\VGA|controller|xCounter [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|Equal0~0_combout ),
	.datad(!\VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(!\VGA|controller|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .extended_lut = "off";
defparam \VGA|controller|Equal0~2 .lut_mask = 64'h000000000F000F00;
defparam \VGA|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N32
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N33
cyclonev_lcell_comb \VGA|controller|Add0~1 (
// Equation(s):
// \VGA|controller|Add0~1_sumout  = SUM(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~38  ))
// \VGA|controller|Add0~2  = CARRY(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~1_sumout ),
	.cout(\VGA|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~1 .extended_lut = "off";
defparam \VGA|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N35
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N38
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N6
cyclonev_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = ( \VGA|controller|xCounter[4]~DUPLICATE_q  & ( \VGA|controller|xCounter [0] & ( ((\VGA|controller|xCounter [1]) # (\VGA|controller|xCounter [3])) # (\VGA|controller|xCounter [2]) ) ) ) # ( 
// \VGA|controller|xCounter[4]~DUPLICATE_q  & ( !\VGA|controller|xCounter [0] & ( (\VGA|controller|xCounter [3]) # (\VGA|controller|xCounter [2]) ) ) )

	.dataa(!\VGA|controller|xCounter [2]),
	.datab(!\VGA|controller|xCounter [3]),
	.datac(!\VGA|controller|xCounter [1]),
	.datad(gnd),
	.datae(!\VGA|controller|xCounter[4]~DUPLICATE_q ),
	.dataf(!\VGA|controller|xCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 64'h0000777700007F7F;
defparam \VGA|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N12
cyclonev_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = ( \VGA|controller|xCounter [7] & ( \VGA|controller|xCounter [9] & ( ((!\VGA|controller|VGA_HS1~0_combout  & (!\VGA|controller|xCounter [5] & !\VGA|controller|xCounter [6])) # (\VGA|controller|VGA_HS1~0_combout  & 
// (\VGA|controller|xCounter [5] & \VGA|controller|xCounter [6]))) # (\VGA|controller|xCounter [8]) ) ) ) # ( !\VGA|controller|xCounter [7] & ( \VGA|controller|xCounter [9] ) ) # ( \VGA|controller|xCounter [7] & ( !\VGA|controller|xCounter [9] ) ) # ( 
// !\VGA|controller|xCounter [7] & ( !\VGA|controller|xCounter [9] ) )

	.dataa(!\VGA|controller|VGA_HS1~0_combout ),
	.datab(!\VGA|controller|xCounter [8]),
	.datac(!\VGA|controller|xCounter [5]),
	.datad(!\VGA|controller|xCounter [6]),
	.datae(!\VGA|controller|xCounter [7]),
	.dataf(!\VGA|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 64'hFFFFFFFFFFFFB337;
defparam \VGA|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N14
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N16
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_HS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N30
cyclonev_lcell_comb \VGA|controller|Add1~9 (
// Equation(s):
// \VGA|controller|Add1~9_sumout  = SUM(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add1~10  = CARRY(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~9_sumout ),
	.cout(\VGA|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~9 .extended_lut = "off";
defparam \VGA|controller|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N49
dffeas \VGA|controller|yCounter[6]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N0
cyclonev_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = ( !\VGA|controller|yCounter [8] & ( !\VGA|controller|yCounter [7] & ( (!\VGA|controller|yCounter[6]~DUPLICATE_q  & (\VGA|controller|yCounter [9] & !\VGA|controller|yCounter [5])) ) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter[6]~DUPLICATE_q ),
	.datac(!\VGA|controller|yCounter [9]),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(!\VGA|controller|yCounter [8]),
	.dataf(!\VGA|controller|yCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .extended_lut = "off";
defparam \VGA|controller|always1~1 .lut_mask = 64'h0C00000000000000;
defparam \VGA|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N21
cyclonev_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = ( \VGA|controller|yCounter [2] & ( \VGA|controller|yCounter [3] & ( (!\VGA|controller|yCounter [1] & (!\VGA|controller|yCounter [4] & !\VGA|controller|yCounter [0])) ) ) )

	.dataa(!\VGA|controller|yCounter [1]),
	.datab(!\VGA|controller|yCounter [4]),
	.datac(!\VGA|controller|yCounter [0]),
	.datad(gnd),
	.datae(!\VGA|controller|yCounter [2]),
	.dataf(!\VGA|controller|yCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .extended_lut = "off";
defparam \VGA|controller|always1~2 .lut_mask = 64'h0000000000008080;
defparam \VGA|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N24
cyclonev_lcell_comb \VGA|controller|always1~3 (
// Equation(s):
// \VGA|controller|always1~3_combout  = ( \VGA|controller|always1~2_combout  & ( !\VGA|controller|xCounter [7] & ( (\VGA|controller|always1~1_combout  & (\VGA|controller|Equal0~1_combout  & \VGA|controller|Equal0~0_combout )) ) ) )

	.dataa(!\VGA|controller|always1~1_combout ),
	.datab(!\VGA|controller|Equal0~1_combout ),
	.datac(!\VGA|controller|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\VGA|controller|always1~2_combout ),
	.dataf(!\VGA|controller|xCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~3 .extended_lut = "off";
defparam \VGA|controller|always1~3 .lut_mask = 64'h0000010100000000;
defparam \VGA|controller|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N32
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N33
cyclonev_lcell_comb \VGA|controller|Add1~1 (
// Equation(s):
// \VGA|controller|Add1~1_sumout  = SUM(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~10  ))
// \VGA|controller|Add1~2  = CARRY(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~1_sumout ),
	.cout(\VGA|controller|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~1 .extended_lut = "off";
defparam \VGA|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N34
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N36
cyclonev_lcell_comb \VGA|controller|Add1~37 (
// Equation(s):
// \VGA|controller|Add1~37_sumout  = SUM(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~2  ))
// \VGA|controller|Add1~38  = CARRY(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~37_sumout ),
	.cout(\VGA|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~37 .extended_lut = "off";
defparam \VGA|controller|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N37
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N39
cyclonev_lcell_comb \VGA|controller|Add1~33 (
// Equation(s):
// \VGA|controller|Add1~33_sumout  = SUM(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))
// \VGA|controller|Add1~34  = CARRY(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~33_sumout ),
	.cout(\VGA|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~33 .extended_lut = "off";
defparam \VGA|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N41
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N42
cyclonev_lcell_comb \VGA|controller|Add1~29 (
// Equation(s):
// \VGA|controller|Add1~29_sumout  = SUM(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))
// \VGA|controller|Add1~30  = CARRY(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~29_sumout ),
	.cout(\VGA|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~29 .extended_lut = "off";
defparam \VGA|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N43
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N45
cyclonev_lcell_comb \VGA|controller|Add1~21 (
// Equation(s):
// \VGA|controller|Add1~21_sumout  = SUM(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))
// \VGA|controller|Add1~22  = CARRY(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~21_sumout ),
	.cout(\VGA|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~21 .extended_lut = "off";
defparam \VGA|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N47
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N48
cyclonev_lcell_comb \VGA|controller|Add1~13 (
// Equation(s):
// \VGA|controller|Add1~13_sumout  = SUM(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~22  ))
// \VGA|controller|Add1~14  = CARRY(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~13_sumout ),
	.cout(\VGA|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~13 .extended_lut = "off";
defparam \VGA|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N50
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N51
cyclonev_lcell_comb \VGA|controller|Add1~25 (
// Equation(s):
// \VGA|controller|Add1~25_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~14  ))
// \VGA|controller|Add1~26  = CARRY(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~25_sumout ),
	.cout(\VGA|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~25 .extended_lut = "off";
defparam \VGA|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N53
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N54
cyclonev_lcell_comb \VGA|controller|Add1~17 (
// Equation(s):
// \VGA|controller|Add1~17_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~26  ))
// \VGA|controller|Add1~18  = CARRY(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~17_sumout ),
	.cout(\VGA|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~17 .extended_lut = "off";
defparam \VGA|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N55
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N57
cyclonev_lcell_comb \VGA|controller|Add1~5 (
// Equation(s):
// \VGA|controller|Add1~5_sumout  = SUM(( \VGA|controller|yCounter [9] ) + ( GND ) + ( \VGA|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~5 .extended_lut = "off";
defparam \VGA|controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N58
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N9
cyclonev_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = ( \VGA|controller|yCounter [7] & ( (\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [5] & \VGA|controller|yCounter [8])) ) )

	.dataa(!\VGA|controller|yCounter [6]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [5]),
	.datad(!\VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 64'h0000000000050005;
defparam \VGA|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N6
cyclonev_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = ( \VGA|controller|yCounter [3] & ( (!\VGA|controller|yCounter [4] & \VGA|controller|yCounter [2]) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .extended_lut = "off";
defparam \VGA|controller|always1~0 .lut_mask = 64'h0000000000CC00CC;
defparam \VGA|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N15
cyclonev_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = ( \VGA|controller|yCounter [1] & ( ((!\VGA|controller|VGA_VS1~0_combout ) # ((!\VGA|controller|always1~0_combout ) # (\VGA|controller|yCounter [0]))) # (\VGA|controller|yCounter [9]) ) ) # ( !\VGA|controller|yCounter 
// [1] & ( ((!\VGA|controller|VGA_VS1~0_combout ) # ((!\VGA|controller|yCounter [0]) # (!\VGA|controller|always1~0_combout ))) # (\VGA|controller|yCounter [9]) ) )

	.dataa(!\VGA|controller|yCounter [9]),
	.datab(!\VGA|controller|VGA_VS1~0_combout ),
	.datac(!\VGA|controller|yCounter [0]),
	.datad(!\VGA|controller|always1~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 64'hFFFDFFFDFFDFFFDF;
defparam \VGA|controller|VGA_VS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N16
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_VS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N12
cyclonev_lcell_comb \VGA|controller|VGA_VS~feeder (
// Equation(s):
// \VGA|controller|VGA_VS~feeder_combout  = ( \VGA|controller|VGA_VS1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|VGA_VS1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS~feeder .extended_lut = "off";
defparam \VGA|controller|VGA_VS~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|controller|VGA_VS~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y74_N14
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_VS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N58
dffeas \VGA|controller|xCounter[9]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N12
cyclonev_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = ( \VGA|controller|xCounter [7] & ( (!\VGA|controller|yCounter [9] & (!\VGA|controller|VGA_VS1~0_combout  & !\VGA|controller|xCounter[9]~DUPLICATE_q )) ) ) # ( !\VGA|controller|xCounter [7] & ( 
// (!\VGA|controller|yCounter [9] & (!\VGA|controller|VGA_VS1~0_combout  & ((!\VGA|controller|xCounter [8]) # (!\VGA|controller|xCounter[9]~DUPLICATE_q )))) ) )

	.dataa(!\VGA|controller|yCounter [9]),
	.datab(!\VGA|controller|VGA_VS1~0_combout ),
	.datac(!\VGA|controller|xCounter [8]),
	.datad(!\VGA|controller|xCounter[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 64'h8880888088008800;
defparam \VGA|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N13
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y72_N37
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_BLANK1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N52
dffeas \VGA|controller|yCounter[7]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N46
dffeas \VGA|controller|yCounter[5]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N40
dffeas \VGA|controller|yCounter[3]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N0
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~17 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~17_sumout  = SUM(( !\VGA|controller|xCounter [7] $ (!\VGA|controller|yCounter [1]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~18  = CARRY(( !\VGA|controller|xCounter [7] $ (!\VGA|controller|yCounter [1]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~19  = SHARE((\VGA|controller|xCounter [7] & \VGA|controller|yCounter [1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter [7]),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~17_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~18 ),
	.shareout(\VGA|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~17 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N3
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~21 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~21_sumout  = SUM(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|xCounter [8]) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~22  = CARRY(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|xCounter [8]) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~23  = SHARE((\VGA|controller|yCounter [2] & \VGA|controller|xCounter [8]))

	.dataa(!\VGA|controller|yCounter [2]),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~18 ),
	.sharein(\VGA|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~21_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~22 ),
	.shareout(\VGA|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N6
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~25 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~25_sumout  = SUM(( !\VGA|controller|xCounter[9]~DUPLICATE_q  $ (!\VGA|controller|yCounter[3]~DUPLICATE_q  $ (\VGA|controller|yCounter [1])) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( 
// \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~26  = CARRY(( !\VGA|controller|xCounter[9]~DUPLICATE_q  $ (!\VGA|controller|yCounter[3]~DUPLICATE_q  $ (\VGA|controller|yCounter [1])) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( 
// \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~27  = SHARE((!\VGA|controller|xCounter[9]~DUPLICATE_q  & (\VGA|controller|yCounter[3]~DUPLICATE_q  & \VGA|controller|yCounter [1])) # (\VGA|controller|xCounter[9]~DUPLICATE_q  & ((\VGA|controller|yCounter [1]) # 
// (\VGA|controller|yCounter[3]~DUPLICATE_q ))))

	.dataa(gnd),
	.datab(!\VGA|controller|xCounter[9]~DUPLICATE_q ),
	.datac(!\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~22 ),
	.sharein(\VGA|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~25_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~26 ),
	.shareout(\VGA|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~25 .lut_mask = 64'h0000033F00003CC3;
defparam \VGA|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N9
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~29 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~29_sumout  = SUM(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|yCounter [4]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~30  = CARRY(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|yCounter [4]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~31  = SHARE((\VGA|controller|yCounter [2] & \VGA|controller|yCounter [4]))

	.dataa(!\VGA|controller|yCounter [2]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~26 ),
	.sharein(\VGA|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~29_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~30 ),
	.shareout(\VGA|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~29 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N12
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~33 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~33_sumout  = SUM(( !\VGA|controller|yCounter[5]~DUPLICATE_q  $ (!\VGA|controller|yCounter[3]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  
// ))
// \VGA|controller|controller_translator|Add1~34  = CARRY(( !\VGA|controller|yCounter[5]~DUPLICATE_q  $ (!\VGA|controller|yCounter[3]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~35  = SHARE((\VGA|controller|yCounter[5]~DUPLICATE_q  & \VGA|controller|yCounter[3]~DUPLICATE_q ))

	.dataa(!\VGA|controller|yCounter[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~30 ),
	.sharein(\VGA|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~33_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~34 ),
	.shareout(\VGA|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~33 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N15
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~37 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~37_sumout  = SUM(( !\VGA|controller|yCounter[6]~DUPLICATE_q  $ (!\VGA|controller|yCounter [4]) ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~38  = CARRY(( !\VGA|controller|yCounter[6]~DUPLICATE_q  $ (!\VGA|controller|yCounter [4]) ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~39  = SHARE((\VGA|controller|yCounter[6]~DUPLICATE_q  & \VGA|controller|yCounter [4]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter[6]~DUPLICATE_q ),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~34 ),
	.sharein(\VGA|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~37_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~38 ),
	.shareout(\VGA|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~37 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N18
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~41 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~41_sumout  = SUM(( !\VGA|controller|yCounter[7]~DUPLICATE_q  $ (!\VGA|controller|yCounter[5]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  
// ))
// \VGA|controller|controller_translator|Add1~42  = CARRY(( !\VGA|controller|yCounter[7]~DUPLICATE_q  $ (!\VGA|controller|yCounter[5]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~43  = SHARE((\VGA|controller|yCounter[7]~DUPLICATE_q  & \VGA|controller|yCounter[5]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter[7]~DUPLICATE_q ),
	.datac(!\VGA|controller|yCounter[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~38 ),
	.sharein(\VGA|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~41_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~42 ),
	.shareout(\VGA|controller|controller_translator|Add1~43 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~41 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~41 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N21
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~1 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~1_sumout  = SUM(( !\VGA|controller|yCounter [8] $ (!\VGA|controller|yCounter[6]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~43  ) + ( \VGA|controller|controller_translator|Add1~42  ))
// \VGA|controller|controller_translator|Add1~2  = CARRY(( !\VGA|controller|yCounter [8] $ (!\VGA|controller|yCounter[6]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~43  ) + ( \VGA|controller|controller_translator|Add1~42  ))
// \VGA|controller|controller_translator|Add1~3  = SHARE((\VGA|controller|yCounter [8] & \VGA|controller|yCounter[6]~DUPLICATE_q ))

	.dataa(!\VGA|controller|yCounter [8]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~42 ),
	.sharein(\VGA|controller|controller_translator|Add1~43 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~1_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~2 ),
	.shareout(\VGA|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~1 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N24
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~9 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~9_sumout  = SUM(( \VGA|controller|yCounter[7]~DUPLICATE_q  ) + ( \VGA|controller|controller_translator|Add1~3  ) + ( \VGA|controller|controller_translator|Add1~2  ))
// \VGA|controller|controller_translator|Add1~10  = CARRY(( \VGA|controller|yCounter[7]~DUPLICATE_q  ) + ( \VGA|controller|controller_translator|Add1~3  ) + ( \VGA|controller|controller_translator|Add1~2  ))
// \VGA|controller|controller_translator|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~2 ),
	.sharein(\VGA|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~9_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~10 ),
	.shareout(\VGA|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N27
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~13 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~13_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~14  = CARRY(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~15  = SHARE(GND)

	.dataa(!\VGA|controller|yCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~10 ),
	.sharein(\VGA|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~13_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~14 ),
	.shareout(\VGA|controller|controller_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~13 .lut_mask = 64'h0000000000005555;
defparam \VGA|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N30
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~5 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( \VGA|controller|controller_translator|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~14 ),
	.sharein(\VGA|controller|controller_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \VGA|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X36_Y14_N31
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|controller_translator|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N40
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout  = ( \VGA|controller|controller_translator|Add1~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N56
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N50
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N30
cyclonev_lcell_comb \D0|xANDyORIG|Add0~25 (
// Equation(s):
// \D0|xANDyORIG|Add0~25_sumout  = SUM(( \D0|xANDyORIG|count [9] ) + ( VCC ) + ( !VCC ))
// \D0|xANDyORIG|Add0~26  = CARRY(( \D0|xANDyORIG|count [9] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyORIG|count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyORIG|Add0~25_sumout ),
	.cout(\D0|xANDyORIG|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyORIG|Add0~25 .extended_lut = "off";
defparam \D0|xANDyORIG|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \D0|xANDyORIG|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N45
cyclonev_lcell_comb \D0|xANDyORIG|Add0~5 (
// Equation(s):
// \D0|xANDyORIG|Add0~5_sumout  = SUM(( \D0|xANDyORIG|count [14] ) + ( GND ) + ( \D0|xANDyORIG|Add0~14  ))
// \D0|xANDyORIG|Add0~6  = CARRY(( \D0|xANDyORIG|count [14] ) + ( GND ) + ( \D0|xANDyORIG|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyORIG|count [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyORIG|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyORIG|Add0~5_sumout ),
	.cout(\D0|xANDyORIG|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyORIG|Add0~5 .extended_lut = "off";
defparam \D0|xANDyORIG|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyORIG|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N48
cyclonev_lcell_comb \D0|xANDyORIG|Add0~9 (
// Equation(s):
// \D0|xANDyORIG|Add0~9_sumout  = SUM(( \D0|xANDyORIG|count [15] ) + ( GND ) + ( \D0|xANDyORIG|Add0~6  ))
// \D0|xANDyORIG|Add0~10  = CARRY(( \D0|xANDyORIG|count [15] ) + ( GND ) + ( \D0|xANDyORIG|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyORIG|count [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyORIG|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyORIG|Add0~9_sumout ),
	.cout(\D0|xANDyORIG|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyORIG|Add0~9 .extended_lut = "off";
defparam \D0|xANDyORIG|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyORIG|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N30
cyclonev_lcell_comb \D0|xANDyORIG|Add1~13 (
// Equation(s):
// \D0|xANDyORIG|Add1~13_sumout  = SUM(( \D0|xANDyORIG|count [0] ) + ( VCC ) + ( !VCC ))
// \D0|xANDyORIG|Add1~14  = CARRY(( \D0|xANDyORIG|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyORIG|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyORIG|Add1~13_sumout ),
	.cout(\D0|xANDyORIG|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyORIG|Add1~13 .extended_lut = "off";
defparam \D0|xANDyORIG|Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \D0|xANDyORIG|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N0
cyclonev_lcell_comb \D0|xANDyORIG|count[3]~1 (
// Equation(s):
// \D0|xANDyORIG|count[3]~1_combout  = ( \C0|current_state [2] & ( !\D0|xANDyORIG|count[15]~0_combout  ) ) # ( !\C0|current_state [2] & ( (!\D0|xANDyORIG|count[15]~0_combout ) # ((!\C0|Bselect [1] & (!\C0|current_state [0] & !\C0|current_state [1]))) ) )

	.dataa(!\C0|Bselect [1]),
	.datab(!\C0|current_state [0]),
	.datac(!\D0|xANDyORIG|count[15]~0_combout ),
	.datad(!\C0|current_state [1]),
	.datae(gnd),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xANDyORIG|count[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyORIG|count[3]~1 .extended_lut = "off";
defparam \D0|xANDyORIG|count[3]~1 .lut_mask = 64'hF8F0F8F0F0F0F0F0;
defparam \D0|xANDyORIG|count[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N31
dffeas \D0|xANDyORIG|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyORIG|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyORIG|count[3]~1_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyORIG|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyORIG|count[0] .is_wysiwyg = "true";
defparam \D0|xANDyORIG|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N33
cyclonev_lcell_comb \D0|xANDyORIG|Add1~17 (
// Equation(s):
// \D0|xANDyORIG|Add1~17_sumout  = SUM(( \D0|xANDyORIG|count [1] ) + ( GND ) + ( \D0|xANDyORIG|Add1~14  ))
// \D0|xANDyORIG|Add1~18  = CARRY(( \D0|xANDyORIG|count [1] ) + ( GND ) + ( \D0|xANDyORIG|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyORIG|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyORIG|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyORIG|Add1~17_sumout ),
	.cout(\D0|xANDyORIG|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyORIG|Add1~17 .extended_lut = "off";
defparam \D0|xANDyORIG|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyORIG|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N34
dffeas \D0|xANDyORIG|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyORIG|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyORIG|count[3]~1_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyORIG|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyORIG|count[1] .is_wysiwyg = "true";
defparam \D0|xANDyORIG|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N36
cyclonev_lcell_comb \D0|xANDyORIG|Add1~21 (
// Equation(s):
// \D0|xANDyORIG|Add1~21_sumout  = SUM(( \D0|xANDyORIG|count [2] ) + ( GND ) + ( \D0|xANDyORIG|Add1~18  ))
// \D0|xANDyORIG|Add1~22  = CARRY(( \D0|xANDyORIG|count [2] ) + ( GND ) + ( \D0|xANDyORIG|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyORIG|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyORIG|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyORIG|Add1~21_sumout ),
	.cout(\D0|xANDyORIG|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyORIG|Add1~21 .extended_lut = "off";
defparam \D0|xANDyORIG|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyORIG|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N38
dffeas \D0|xANDyORIG|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyORIG|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyORIG|count[3]~1_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyORIG|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyORIG|count[2] .is_wysiwyg = "true";
defparam \D0|xANDyORIG|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N39
cyclonev_lcell_comb \D0|xANDyORIG|Add1~25 (
// Equation(s):
// \D0|xANDyORIG|Add1~25_sumout  = SUM(( \D0|xANDyORIG|count [3] ) + ( GND ) + ( \D0|xANDyORIG|Add1~22  ))
// \D0|xANDyORIG|Add1~26  = CARRY(( \D0|xANDyORIG|count [3] ) + ( GND ) + ( \D0|xANDyORIG|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyORIG|count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyORIG|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyORIG|Add1~25_sumout ),
	.cout(\D0|xANDyORIG|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyORIG|Add1~25 .extended_lut = "off";
defparam \D0|xANDyORIG|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyORIG|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N41
dffeas \D0|xANDyORIG|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyORIG|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyORIG|count[3]~1_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyORIG|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyORIG|count[3] .is_wysiwyg = "true";
defparam \D0|xANDyORIG|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N42
cyclonev_lcell_comb \D0|xANDyORIG|Add1~29 (
// Equation(s):
// \D0|xANDyORIG|Add1~29_sumout  = SUM(( \D0|xANDyORIG|count [4] ) + ( GND ) + ( \D0|xANDyORIG|Add1~26  ))
// \D0|xANDyORIG|Add1~30  = CARRY(( \D0|xANDyORIG|count [4] ) + ( GND ) + ( \D0|xANDyORIG|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyORIG|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyORIG|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyORIG|Add1~29_sumout ),
	.cout(\D0|xANDyORIG|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyORIG|Add1~29 .extended_lut = "off";
defparam \D0|xANDyORIG|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyORIG|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N44
dffeas \D0|xANDyORIG|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyORIG|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyORIG|count[3]~1_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyORIG|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyORIG|count[4] .is_wysiwyg = "true";
defparam \D0|xANDyORIG|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N45
cyclonev_lcell_comb \D0|xANDyORIG|Add1~33 (
// Equation(s):
// \D0|xANDyORIG|Add1~33_sumout  = SUM(( \D0|xANDyORIG|count [5] ) + ( GND ) + ( \D0|xANDyORIG|Add1~30  ))
// \D0|xANDyORIG|Add1~34  = CARRY(( \D0|xANDyORIG|count [5] ) + ( GND ) + ( \D0|xANDyORIG|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyORIG|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyORIG|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyORIG|Add1~33_sumout ),
	.cout(\D0|xANDyORIG|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyORIG|Add1~33 .extended_lut = "off";
defparam \D0|xANDyORIG|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyORIG|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N46
dffeas \D0|xANDyORIG|count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyORIG|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyORIG|count[3]~1_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyORIG|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyORIG|count[5] .is_wysiwyg = "true";
defparam \D0|xANDyORIG|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N48
cyclonev_lcell_comb \D0|xANDyORIG|Add1~9 (
// Equation(s):
// \D0|xANDyORIG|Add1~9_sumout  = SUM(( \D0|xANDyORIG|count [6] ) + ( GND ) + ( \D0|xANDyORIG|Add1~34  ))
// \D0|xANDyORIG|Add1~10  = CARRY(( \D0|xANDyORIG|count [6] ) + ( GND ) + ( \D0|xANDyORIG|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyORIG|count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyORIG|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyORIG|Add1~9_sumout ),
	.cout(\D0|xANDyORIG|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyORIG|Add1~9 .extended_lut = "off";
defparam \D0|xANDyORIG|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyORIG|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N50
dffeas \D0|xANDyORIG|count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyORIG|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyORIG|count[3]~1_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyORIG|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyORIG|count[6] .is_wysiwyg = "true";
defparam \D0|xANDyORIG|count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y12_N35
dffeas \D0|xANDyORIG|count[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyORIG|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyORIG|count[3]~1_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyORIG|count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyORIG|count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \D0|xANDyORIG|count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y12_N52
dffeas \D0|xANDyORIG|count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyORIG|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyORIG|count[3]~1_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyORIG|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyORIG|count[7] .is_wysiwyg = "true";
defparam \D0|xANDyORIG|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N51
cyclonev_lcell_comb \D0|xANDyORIG|Add1~5 (
// Equation(s):
// \D0|xANDyORIG|Add1~5_sumout  = SUM(( \D0|xANDyORIG|count [7] ) + ( GND ) + ( \D0|xANDyORIG|Add1~10  ))
// \D0|xANDyORIG|Add1~6  = CARRY(( \D0|xANDyORIG|count [7] ) + ( GND ) + ( \D0|xANDyORIG|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyORIG|count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyORIG|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyORIG|Add1~5_sumout ),
	.cout(\D0|xANDyORIG|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyORIG|Add1~5 .extended_lut = "off";
defparam \D0|xANDyORIG|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyORIG|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N53
dffeas \D0|xANDyORIG|count[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyORIG|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyORIG|count[3]~1_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyORIG|count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyORIG|count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \D0|xANDyORIG|count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N18
cyclonev_lcell_comb \D0|xANDyORIG|Equal1~0 (
// Equation(s):
// \D0|xANDyORIG|Equal1~0_combout  = ( \D0|xANDyORIG|count [2] & ( !\D0|xANDyORIG|count[7]~DUPLICATE_q  & ( (!\D0|xANDyORIG|count [6] & (\D0|xANDyORIG|count [3] & \D0|xANDyORIG|count[1]~DUPLICATE_q )) ) ) )

	.dataa(!\D0|xANDyORIG|count [6]),
	.datab(!\D0|xANDyORIG|count [3]),
	.datac(!\D0|xANDyORIG|count[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\D0|xANDyORIG|count [2]),
	.dataf(!\D0|xANDyORIG|count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xANDyORIG|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyORIG|Equal1~0 .extended_lut = "off";
defparam \D0|xANDyORIG|Equal1~0 .lut_mask = 64'h0000020200000000;
defparam \D0|xANDyORIG|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N47
dffeas \D0|xANDyORIG|count[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyORIG|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyORIG|count[3]~1_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyORIG|count[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyORIG|count[5]~DUPLICATE .is_wysiwyg = "true";
defparam \D0|xANDyORIG|count[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N54
cyclonev_lcell_comb \D0|xANDyORIG|Add1~1 (
// Equation(s):
// \D0|xANDyORIG|Add1~1_sumout  = SUM(( \D0|xANDyORIG|count [8] ) + ( GND ) + ( \D0|xANDyORIG|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyORIG|count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyORIG|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyORIG|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyORIG|Add1~1 .extended_lut = "off";
defparam \D0|xANDyORIG|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyORIG|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N56
dffeas \D0|xANDyORIG|count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyORIG|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyORIG|count[3]~1_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyORIG|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyORIG|count[8] .is_wysiwyg = "true";
defparam \D0|xANDyORIG|count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y12_N32
dffeas \D0|xANDyORIG|count[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyORIG|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyORIG|count[3]~1_combout ),
	.sload(gnd),
	.ena(\D0|countOriginal|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyORIG|count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyORIG|count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \D0|xANDyORIG|count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N24
cyclonev_lcell_comb \D0|xANDyORIG|count[15]~0 (
// Equation(s):
// \D0|xANDyORIG|count[15]~0_combout  = ( \D0|xANDyORIG|count [8] & ( \D0|xANDyORIG|count[0]~DUPLICATE_q  & ( (!\D0|xANDyORIG|Equal0~1_combout  & ((!\D0|xANDyORIG|Equal1~0_combout ) # ((!\D0|xANDyORIG|count[5]~DUPLICATE_q ) # (!\D0|xANDyORIG|count [4])))) ) 
// ) ) # ( !\D0|xANDyORIG|count [8] & ( \D0|xANDyORIG|count[0]~DUPLICATE_q  & ( !\D0|xANDyORIG|Equal0~1_combout  ) ) ) # ( \D0|xANDyORIG|count [8] & ( !\D0|xANDyORIG|count[0]~DUPLICATE_q  & ( !\D0|xANDyORIG|Equal0~1_combout  ) ) ) # ( !\D0|xANDyORIG|count 
// [8] & ( !\D0|xANDyORIG|count[0]~DUPLICATE_q  & ( !\D0|xANDyORIG|Equal0~1_combout  ) ) )

	.dataa(!\D0|xANDyORIG|Equal1~0_combout ),
	.datab(!\D0|xANDyORIG|count[5]~DUPLICATE_q ),
	.datac(!\D0|xANDyORIG|Equal0~1_combout ),
	.datad(!\D0|xANDyORIG|count [4]),
	.datae(!\D0|xANDyORIG|count [8]),
	.dataf(!\D0|xANDyORIG|count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xANDyORIG|count[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyORIG|count[15]~0 .extended_lut = "off";
defparam \D0|xANDyORIG|count[15]~0 .lut_mask = 64'hF0F0F0F0F0F0F0E0;
defparam \D0|xANDyORIG|count[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N3
cyclonev_lcell_comb \D0|xANDyORIG|count[15]~3 (
// Equation(s):
// \D0|xANDyORIG|count[15]~3_combout  = ( \D0|xANDyORIG|count[15]~0_combout  & ( (!\C0|Bselect [1] & (!\C0|current_state [0] & (!\C0|current_state [2] & !\C0|current_state [1]))) ) ) # ( !\D0|xANDyORIG|count[15]~0_combout  & ( (!\C0|Bselect [1] & 
// ((!\C0|current_state [0] & (!\C0|current_state [2] & !\C0|current_state [1])) # (\C0|current_state [0] & (\C0|current_state [2] & \C0|current_state [1])))) ) )

	.dataa(!\C0|Bselect [1]),
	.datab(!\C0|current_state [0]),
	.datac(!\C0|current_state [2]),
	.datad(!\C0|current_state [1]),
	.datae(gnd),
	.dataf(!\D0|xANDyORIG|count[15]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xANDyORIG|count[15]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyORIG|count[15]~3 .extended_lut = "off";
defparam \D0|xANDyORIG|count[15]~3 .lut_mask = 64'h8002800280008000;
defparam \D0|xANDyORIG|count[15]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N50
dffeas \D0|xANDyORIG|count[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyORIG|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyORIG|count[15]~2_combout ),
	.sload(gnd),
	.ena(\D0|xANDyORIG|count[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyORIG|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyORIG|count[15] .is_wysiwyg = "true";
defparam \D0|xANDyORIG|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N51
cyclonev_lcell_comb \D0|xANDyORIG|Add0~1 (
// Equation(s):
// \D0|xANDyORIG|Add0~1_sumout  = SUM(( \D0|xANDyORIG|count [16] ) + ( GND ) + ( \D0|xANDyORIG|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyORIG|count [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyORIG|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyORIG|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyORIG|Add0~1 .extended_lut = "off";
defparam \D0|xANDyORIG|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyORIG|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N53
dffeas \D0|xANDyORIG|count[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyORIG|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyORIG|count[15]~2_combout ),
	.sload(gnd),
	.ena(\D0|xANDyORIG|count[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyORIG|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyORIG|count[16] .is_wysiwyg = "true";
defparam \D0|xANDyORIG|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N24
cyclonev_lcell_comb \D0|xANDyORIG|Equal0~0 (
// Equation(s):
// \D0|xANDyORIG|Equal0~0_combout  = ( \D0|xANDyORIG|count [16] & ( (\D0|xANDyORIG|count [11] & (\D0|xANDyORIG|count [15] & !\D0|xANDyORIG|count [13])) ) )

	.dataa(gnd),
	.datab(!\D0|xANDyORIG|count [11]),
	.datac(!\D0|xANDyORIG|count [15]),
	.datad(!\D0|xANDyORIG|count [13]),
	.datae(gnd),
	.dataf(!\D0|xANDyORIG|count [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xANDyORIG|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyORIG|Equal0~0 .extended_lut = "off";
defparam \D0|xANDyORIG|Equal0~0 .lut_mask = 64'h0000000003000300;
defparam \D0|xANDyORIG|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N54
cyclonev_lcell_comb \D0|xANDyORIG|Equal0~1 (
// Equation(s):
// \D0|xANDyORIG|Equal0~1_combout  = ( \D0|xANDyORIG|count [14] & ( \D0|xANDyORIG|count [10] & ( (\D0|xANDyORIG|count [9] & (\D0|xANDyORIG|count [12] & \D0|xANDyORIG|Equal0~0_combout )) ) ) )

	.dataa(!\D0|xANDyORIG|count [9]),
	.datab(!\D0|xANDyORIG|count [12]),
	.datac(!\D0|xANDyORIG|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\D0|xANDyORIG|count [14]),
	.dataf(!\D0|xANDyORIG|count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xANDyORIG|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyORIG|Equal0~1 .extended_lut = "off";
defparam \D0|xANDyORIG|Equal0~1 .lut_mask = 64'h0000000000000101;
defparam \D0|xANDyORIG|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N6
cyclonev_lcell_comb \D0|xANDyORIG|count[15]~2 (
// Equation(s):
// \D0|xANDyORIG|count[15]~2_combout  = ( \C0|current_state [2] & ( \D0|xANDyORIG|Equal0~1_combout  ) ) # ( !\C0|current_state [2] & ( ((!\C0|current_state [1] & (!\C0|current_state [0] & !\C0|Bselect [1]))) # (\D0|xANDyORIG|Equal0~1_combout ) ) )

	.dataa(!\C0|current_state [1]),
	.datab(!\C0|current_state [0]),
	.datac(!\C0|Bselect [1]),
	.datad(!\D0|xANDyORIG|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xANDyORIG|count[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyORIG|count[15]~2 .extended_lut = "off";
defparam \D0|xANDyORIG|count[15]~2 .lut_mask = 64'h80FF80FF00FF00FF;
defparam \D0|xANDyORIG|count[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N31
dffeas \D0|xANDyORIG|count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyORIG|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyORIG|count[15]~2_combout ),
	.sload(gnd),
	.ena(\D0|xANDyORIG|count[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyORIG|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyORIG|count[9] .is_wysiwyg = "true";
defparam \D0|xANDyORIG|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N33
cyclonev_lcell_comb \D0|xANDyORIG|Add0~21 (
// Equation(s):
// \D0|xANDyORIG|Add0~21_sumout  = SUM(( \D0|xANDyORIG|count [10] ) + ( GND ) + ( \D0|xANDyORIG|Add0~26  ))
// \D0|xANDyORIG|Add0~22  = CARRY(( \D0|xANDyORIG|count [10] ) + ( GND ) + ( \D0|xANDyORIG|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyORIG|count [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyORIG|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyORIG|Add0~21_sumout ),
	.cout(\D0|xANDyORIG|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyORIG|Add0~21 .extended_lut = "off";
defparam \D0|xANDyORIG|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyORIG|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N35
dffeas \D0|xANDyORIG|count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyORIG|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyORIG|count[15]~2_combout ),
	.sload(gnd),
	.ena(\D0|xANDyORIG|count[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyORIG|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyORIG|count[10] .is_wysiwyg = "true";
defparam \D0|xANDyORIG|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N36
cyclonev_lcell_comb \D0|xANDyORIG|Add0~29 (
// Equation(s):
// \D0|xANDyORIG|Add0~29_sumout  = SUM(( \D0|xANDyORIG|count [11] ) + ( GND ) + ( \D0|xANDyORIG|Add0~22  ))
// \D0|xANDyORIG|Add0~30  = CARRY(( \D0|xANDyORIG|count [11] ) + ( GND ) + ( \D0|xANDyORIG|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyORIG|count [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyORIG|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyORIG|Add0~29_sumout ),
	.cout(\D0|xANDyORIG|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyORIG|Add0~29 .extended_lut = "off";
defparam \D0|xANDyORIG|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyORIG|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N37
dffeas \D0|xANDyORIG|count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyORIG|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyORIG|count[15]~2_combout ),
	.sload(gnd),
	.ena(\D0|xANDyORIG|count[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyORIG|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyORIG|count[11] .is_wysiwyg = "true";
defparam \D0|xANDyORIG|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N39
cyclonev_lcell_comb \D0|xANDyORIG|Add0~17 (
// Equation(s):
// \D0|xANDyORIG|Add0~17_sumout  = SUM(( \D0|xANDyORIG|count [12] ) + ( GND ) + ( \D0|xANDyORIG|Add0~30  ))
// \D0|xANDyORIG|Add0~18  = CARRY(( \D0|xANDyORIG|count [12] ) + ( GND ) + ( \D0|xANDyORIG|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyORIG|count [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyORIG|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyORIG|Add0~17_sumout ),
	.cout(\D0|xANDyORIG|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyORIG|Add0~17 .extended_lut = "off";
defparam \D0|xANDyORIG|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyORIG|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N41
dffeas \D0|xANDyORIG|count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyORIG|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyORIG|count[15]~2_combout ),
	.sload(gnd),
	.ena(\D0|xANDyORIG|count[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyORIG|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyORIG|count[12] .is_wysiwyg = "true";
defparam \D0|xANDyORIG|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N42
cyclonev_lcell_comb \D0|xANDyORIG|Add0~13 (
// Equation(s):
// \D0|xANDyORIG|Add0~13_sumout  = SUM(( \D0|xANDyORIG|count [13] ) + ( GND ) + ( \D0|xANDyORIG|Add0~18  ))
// \D0|xANDyORIG|Add0~14  = CARRY(( \D0|xANDyORIG|count [13] ) + ( GND ) + ( \D0|xANDyORIG|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyORIG|count [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyORIG|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyORIG|Add0~13_sumout ),
	.cout(\D0|xANDyORIG|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyORIG|Add0~13 .extended_lut = "off";
defparam \D0|xANDyORIG|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyORIG|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N43
dffeas \D0|xANDyORIG|count[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyORIG|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyORIG|count[15]~2_combout ),
	.sload(gnd),
	.ena(\D0|xANDyORIG|count[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyORIG|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyORIG|count[13] .is_wysiwyg = "true";
defparam \D0|xANDyORIG|count[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N47
dffeas \D0|xANDyORIG|count[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyORIG|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyORIG|count[15]~2_combout ),
	.sload(gnd),
	.ena(\D0|xANDyORIG|count[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyORIG|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyORIG|count[14] .is_wysiwyg = "true";
defparam \D0|xANDyORIG|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N48
cyclonev_lcell_comb \D0|y[5]~feeder (
// Equation(s):
// \D0|y[5]~feeder_combout  = \D0|xANDyORIG|count [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|xANDyORIG|count [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|y[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|y[5]~feeder .extended_lut = "off";
defparam \D0|y[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \D0|y[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N30
cyclonev_lcell_comb \D0|xANDyFINAL|Add0~29 (
// Equation(s):
// \D0|xANDyFINAL|Add0~29_sumout  = SUM(( \D0|xANDyFINAL|count [9] ) + ( VCC ) + ( !VCC ))
// \D0|xANDyFINAL|Add0~30  = CARRY(( \D0|xANDyFINAL|count [9] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyFINAL|count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyFINAL|Add0~29_sumout ),
	.cout(\D0|xANDyFINAL|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyFINAL|Add0~29 .extended_lut = "off";
defparam \D0|xANDyFINAL|Add0~29 .lut_mask = 64'h00000000000000FF;
defparam \D0|xANDyFINAL|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N45
cyclonev_lcell_comb \D0|xANDyFINAL|Add0~5 (
// Equation(s):
// \D0|xANDyFINAL|Add0~5_sumout  = SUM(( \D0|xANDyFINAL|count [14] ) + ( GND ) + ( \D0|xANDyFINAL|Add0~14  ))
// \D0|xANDyFINAL|Add0~6  = CARRY(( \D0|xANDyFINAL|count [14] ) + ( GND ) + ( \D0|xANDyFINAL|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyFINAL|count [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyFINAL|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyFINAL|Add0~5_sumout ),
	.cout(\D0|xANDyFINAL|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyFINAL|Add0~5 .extended_lut = "off";
defparam \D0|xANDyFINAL|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyFINAL|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N48
cyclonev_lcell_comb \D0|xANDyFINAL|Add0~9 (
// Equation(s):
// \D0|xANDyFINAL|Add0~9_sumout  = SUM(( \D0|xANDyFINAL|count [15] ) + ( GND ) + ( \D0|xANDyFINAL|Add0~6  ))
// \D0|xANDyFINAL|Add0~10  = CARRY(( \D0|xANDyFINAL|count [15] ) + ( GND ) + ( \D0|xANDyFINAL|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyFINAL|count [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyFINAL|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyFINAL|Add0~9_sumout ),
	.cout(\D0|xANDyFINAL|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyFINAL|Add0~9 .extended_lut = "off";
defparam \D0|xANDyFINAL|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyFINAL|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N30
cyclonev_lcell_comb \D0|xANDyFINAL|Add1~13 (
// Equation(s):
// \D0|xANDyFINAL|Add1~13_sumout  = SUM(( \D0|xANDyFINAL|count [0] ) + ( VCC ) + ( !VCC ))
// \D0|xANDyFINAL|Add1~14  = CARRY(( \D0|xANDyFINAL|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyFINAL|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyFINAL|Add1~13_sumout ),
	.cout(\D0|xANDyFINAL|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyFINAL|Add1~13 .extended_lut = "off";
defparam \D0|xANDyFINAL|Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \D0|xANDyFINAL|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N6
cyclonev_lcell_comb \D0|xANDyFINAL|count[7]~1 (
// Equation(s):
// \D0|xANDyFINAL|count[7]~1_combout  = ( !\C0|Bselect [1] & ( \D0|xANDyFINAL|count[14]~0_combout  & ( (!\C0|current_state [0] & !\C0|current_state [1]) ) ) ) # ( \C0|Bselect [1] & ( !\D0|xANDyFINAL|count[14]~0_combout  ) ) # ( !\C0|Bselect [1] & ( 
// !\D0|xANDyFINAL|count[14]~0_combout  ) )

	.dataa(!\C0|current_state [0]),
	.datab(!\C0|current_state [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\C0|Bselect [1]),
	.dataf(!\D0|xANDyFINAL|count[14]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xANDyFINAL|count[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyFINAL|count[7]~1 .extended_lut = "off";
defparam \D0|xANDyFINAL|count[7]~1 .lut_mask = 64'hFFFFFFFF88880000;
defparam \D0|xANDyFINAL|count[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N32
dffeas \D0|xANDyFINAL|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyFINAL|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyFINAL|count[7]~1_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyFINAL|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyFINAL|count[0] .is_wysiwyg = "true";
defparam \D0|xANDyFINAL|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N33
cyclonev_lcell_comb \D0|xANDyFINAL|Add1~17 (
// Equation(s):
// \D0|xANDyFINAL|Add1~17_sumout  = SUM(( \D0|xANDyFINAL|count [1] ) + ( GND ) + ( \D0|xANDyFINAL|Add1~14  ))
// \D0|xANDyFINAL|Add1~18  = CARRY(( \D0|xANDyFINAL|count [1] ) + ( GND ) + ( \D0|xANDyFINAL|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyFINAL|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyFINAL|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyFINAL|Add1~17_sumout ),
	.cout(\D0|xANDyFINAL|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyFINAL|Add1~17 .extended_lut = "off";
defparam \D0|xANDyFINAL|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyFINAL|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N35
dffeas \D0|xANDyFINAL|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyFINAL|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyFINAL|count[7]~1_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyFINAL|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyFINAL|count[1] .is_wysiwyg = "true";
defparam \D0|xANDyFINAL|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N36
cyclonev_lcell_comb \D0|xANDyFINAL|Add1~21 (
// Equation(s):
// \D0|xANDyFINAL|Add1~21_sumout  = SUM(( \D0|xANDyFINAL|count [2] ) + ( GND ) + ( \D0|xANDyFINAL|Add1~18  ))
// \D0|xANDyFINAL|Add1~22  = CARRY(( \D0|xANDyFINAL|count [2] ) + ( GND ) + ( \D0|xANDyFINAL|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyFINAL|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyFINAL|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyFINAL|Add1~21_sumout ),
	.cout(\D0|xANDyFINAL|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyFINAL|Add1~21 .extended_lut = "off";
defparam \D0|xANDyFINAL|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyFINAL|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N38
dffeas \D0|xANDyFINAL|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyFINAL|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyFINAL|count[7]~1_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyFINAL|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyFINAL|count[2] .is_wysiwyg = "true";
defparam \D0|xANDyFINAL|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N39
cyclonev_lcell_comb \D0|xANDyFINAL|Add1~25 (
// Equation(s):
// \D0|xANDyFINAL|Add1~25_sumout  = SUM(( \D0|xANDyFINAL|count [3] ) + ( GND ) + ( \D0|xANDyFINAL|Add1~22  ))
// \D0|xANDyFINAL|Add1~26  = CARRY(( \D0|xANDyFINAL|count [3] ) + ( GND ) + ( \D0|xANDyFINAL|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyFINAL|count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyFINAL|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyFINAL|Add1~25_sumout ),
	.cout(\D0|xANDyFINAL|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyFINAL|Add1~25 .extended_lut = "off";
defparam \D0|xANDyFINAL|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyFINAL|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N40
dffeas \D0|xANDyFINAL|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyFINAL|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyFINAL|count[7]~1_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyFINAL|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyFINAL|count[3] .is_wysiwyg = "true";
defparam \D0|xANDyFINAL|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N42
cyclonev_lcell_comb \D0|xANDyFINAL|Add1~29 (
// Equation(s):
// \D0|xANDyFINAL|Add1~29_sumout  = SUM(( \D0|xANDyFINAL|count [4] ) + ( GND ) + ( \D0|xANDyFINAL|Add1~26  ))
// \D0|xANDyFINAL|Add1~30  = CARRY(( \D0|xANDyFINAL|count [4] ) + ( GND ) + ( \D0|xANDyFINAL|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyFINAL|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyFINAL|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyFINAL|Add1~29_sumout ),
	.cout(\D0|xANDyFINAL|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyFINAL|Add1~29 .extended_lut = "off";
defparam \D0|xANDyFINAL|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyFINAL|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N43
dffeas \D0|xANDyFINAL|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyFINAL|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyFINAL|count[7]~1_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyFINAL|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyFINAL|count[4] .is_wysiwyg = "true";
defparam \D0|xANDyFINAL|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N45
cyclonev_lcell_comb \D0|xANDyFINAL|Add1~33 (
// Equation(s):
// \D0|xANDyFINAL|Add1~33_sumout  = SUM(( \D0|xANDyFINAL|count [5] ) + ( GND ) + ( \D0|xANDyFINAL|Add1~30  ))
// \D0|xANDyFINAL|Add1~34  = CARRY(( \D0|xANDyFINAL|count [5] ) + ( GND ) + ( \D0|xANDyFINAL|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyFINAL|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyFINAL|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyFINAL|Add1~33_sumout ),
	.cout(\D0|xANDyFINAL|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyFINAL|Add1~33 .extended_lut = "off";
defparam \D0|xANDyFINAL|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyFINAL|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N46
dffeas \D0|xANDyFINAL|count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyFINAL|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyFINAL|count[7]~1_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyFINAL|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyFINAL|count[5] .is_wysiwyg = "true";
defparam \D0|xANDyFINAL|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N48
cyclonev_lcell_comb \D0|xANDyFINAL|Add1~9 (
// Equation(s):
// \D0|xANDyFINAL|Add1~9_sumout  = SUM(( \D0|xANDyFINAL|count [6] ) + ( GND ) + ( \D0|xANDyFINAL|Add1~34  ))
// \D0|xANDyFINAL|Add1~10  = CARRY(( \D0|xANDyFINAL|count [6] ) + ( GND ) + ( \D0|xANDyFINAL|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyFINAL|count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyFINAL|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyFINAL|Add1~9_sumout ),
	.cout(\D0|xANDyFINAL|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyFINAL|Add1~9 .extended_lut = "off";
defparam \D0|xANDyFINAL|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyFINAL|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N49
dffeas \D0|xANDyFINAL|count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyFINAL|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyFINAL|count[7]~1_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyFINAL|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyFINAL|count[6] .is_wysiwyg = "true";
defparam \D0|xANDyFINAL|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N51
cyclonev_lcell_comb \D0|xANDyFINAL|Add1~5 (
// Equation(s):
// \D0|xANDyFINAL|Add1~5_sumout  = SUM(( \D0|xANDyFINAL|count [7] ) + ( GND ) + ( \D0|xANDyFINAL|Add1~10  ))
// \D0|xANDyFINAL|Add1~6  = CARRY(( \D0|xANDyFINAL|count [7] ) + ( GND ) + ( \D0|xANDyFINAL|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyFINAL|count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyFINAL|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyFINAL|Add1~5_sumout ),
	.cout(\D0|xANDyFINAL|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyFINAL|Add1~5 .extended_lut = "off";
defparam \D0|xANDyFINAL|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyFINAL|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N53
dffeas \D0|xANDyFINAL|count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyFINAL|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyFINAL|count[7]~1_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyFINAL|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyFINAL|count[7] .is_wysiwyg = "true";
defparam \D0|xANDyFINAL|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N18
cyclonev_lcell_comb \D0|xANDyFINAL|Equal1~0 (
// Equation(s):
// \D0|xANDyFINAL|Equal1~0_combout  = ( !\D0|xANDyFINAL|count [6] & ( !\D0|xANDyFINAL|count [7] & ( (\D0|xANDyFINAL|count [3] & (\D0|xANDyFINAL|count [5] & \D0|xANDyFINAL|count [4])) ) ) )

	.dataa(!\D0|xANDyFINAL|count [3]),
	.datab(!\D0|xANDyFINAL|count [5]),
	.datac(!\D0|xANDyFINAL|count [4]),
	.datad(gnd),
	.datae(!\D0|xANDyFINAL|count [6]),
	.dataf(!\D0|xANDyFINAL|count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xANDyFINAL|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyFINAL|Equal1~0 .extended_lut = "off";
defparam \D0|xANDyFINAL|Equal1~0 .lut_mask = 64'h0101000000000000;
defparam \D0|xANDyFINAL|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N54
cyclonev_lcell_comb \D0|xANDyFINAL|Add1~1 (
// Equation(s):
// \D0|xANDyFINAL|Add1~1_sumout  = SUM(( \D0|xANDyFINAL|count [8] ) + ( GND ) + ( \D0|xANDyFINAL|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyFINAL|count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyFINAL|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyFINAL|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyFINAL|Add1~1 .extended_lut = "off";
defparam \D0|xANDyFINAL|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyFINAL|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N55
dffeas \D0|xANDyFINAL|count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyFINAL|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyFINAL|count[7]~1_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyFINAL|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyFINAL|count[8] .is_wysiwyg = "true";
defparam \D0|xANDyFINAL|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N24
cyclonev_lcell_comb \D0|xANDyFINAL|count[14]~0 (
// Equation(s):
// \D0|xANDyFINAL|count[14]~0_combout  = ( \D0|xANDyFINAL|count [2] & ( !\D0|xANDyFINAL|Equal0~1_combout  & ( (!\D0|xANDyFINAL|count [1]) # ((!\D0|xANDyFINAL|count [0]) # ((!\D0|xANDyFINAL|Equal1~0_combout ) # (!\D0|xANDyFINAL|count [8]))) ) ) ) # ( 
// !\D0|xANDyFINAL|count [2] & ( !\D0|xANDyFINAL|Equal0~1_combout  ) )

	.dataa(!\D0|xANDyFINAL|count [1]),
	.datab(!\D0|xANDyFINAL|count [0]),
	.datac(!\D0|xANDyFINAL|Equal1~0_combout ),
	.datad(!\D0|xANDyFINAL|count [8]),
	.datae(!\D0|xANDyFINAL|count [2]),
	.dataf(!\D0|xANDyFINAL|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xANDyFINAL|count[14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyFINAL|count[14]~0 .extended_lut = "off";
defparam \D0|xANDyFINAL|count[14]~0 .lut_mask = 64'hFFFFFFFE00000000;
defparam \D0|xANDyFINAL|count[14]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N21
cyclonev_lcell_comb \D0|xANDyFINAL|count[14]~3 (
// Equation(s):
// \D0|xANDyFINAL|count[14]~3_combout  = ( \C0|current_state [2] & ( (!\C0|current_state [1] & (!\C0|current_state [0] & !\C0|Bselect [1])) ) ) # ( !\C0|current_state [2] & ( (!\C0|Bselect [1] & ((!\C0|current_state [1] & (!\C0|current_state [0])) # 
// (\C0|current_state [1] & (\C0|current_state [0] & !\D0|xANDyFINAL|count[14]~0_combout )))) ) )

	.dataa(!\C0|current_state [1]),
	.datab(!\C0|current_state [0]),
	.datac(!\D0|xANDyFINAL|count[14]~0_combout ),
	.datad(!\C0|Bselect [1]),
	.datae(gnd),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xANDyFINAL|count[14]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyFINAL|count[14]~3 .extended_lut = "off";
defparam \D0|xANDyFINAL|count[14]~3 .lut_mask = 64'h9800980088008800;
defparam \D0|xANDyFINAL|count[14]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N49
dffeas \D0|xANDyFINAL|count[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyFINAL|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyFINAL|count[14]~2_combout ),
	.sload(gnd),
	.ena(\D0|xANDyFINAL|count[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyFINAL|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyFINAL|count[15] .is_wysiwyg = "true";
defparam \D0|xANDyFINAL|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N51
cyclonev_lcell_comb \D0|xANDyFINAL|Add0~1 (
// Equation(s):
// \D0|xANDyFINAL|Add0~1_sumout  = SUM(( \D0|xANDyFINAL|count [16] ) + ( GND ) + ( \D0|xANDyFINAL|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyFINAL|count [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyFINAL|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyFINAL|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyFINAL|Add0~1 .extended_lut = "off";
defparam \D0|xANDyFINAL|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyFINAL|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N52
dffeas \D0|xANDyFINAL|count[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyFINAL|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyFINAL|count[14]~2_combout ),
	.sload(gnd),
	.ena(\D0|xANDyFINAL|count[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyFINAL|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyFINAL|count[16] .is_wysiwyg = "true";
defparam \D0|xANDyFINAL|count[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y12_N47
dffeas \D0|xANDyFINAL|count[14]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyFINAL|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyFINAL|count[14]~2_combout ),
	.sload(gnd),
	.ena(\D0|xANDyFINAL|count[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyFINAL|count[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyFINAL|count[14]~DUPLICATE .is_wysiwyg = "true";
defparam \D0|xANDyFINAL|count[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N9
cyclonev_lcell_comb \D0|xANDyFINAL|Equal0~0 (
// Equation(s):
// \D0|xANDyFINAL|Equal0~0_combout  = ( \D0|xANDyFINAL|count [9] & ( (\D0|xANDyFINAL|count [15] & (\D0|xANDyFINAL|count [16] & \D0|xANDyFINAL|count[14]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\D0|xANDyFINAL|count [15]),
	.datac(!\D0|xANDyFINAL|count [16]),
	.datad(!\D0|xANDyFINAL|count[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\D0|xANDyFINAL|count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xANDyFINAL|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyFINAL|Equal0~0 .extended_lut = "off";
defparam \D0|xANDyFINAL|Equal0~0 .lut_mask = 64'h0000000000030003;
defparam \D0|xANDyFINAL|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N12
cyclonev_lcell_comb \D0|xANDyFINAL|Equal0~1 (
// Equation(s):
// \D0|xANDyFINAL|Equal0~1_combout  = ( \D0|xANDyFINAL|count [12] & ( \D0|xANDyFINAL|count [10] & ( (\D0|xANDyFINAL|count [11] & (!\D0|xANDyFINAL|count [13] & \D0|xANDyFINAL|Equal0~0_combout )) ) ) )

	.dataa(!\D0|xANDyFINAL|count [11]),
	.datab(!\D0|xANDyFINAL|count [13]),
	.datac(gnd),
	.datad(!\D0|xANDyFINAL|Equal0~0_combout ),
	.datae(!\D0|xANDyFINAL|count [12]),
	.dataf(!\D0|xANDyFINAL|count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xANDyFINAL|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyFINAL|Equal0~1 .extended_lut = "off";
defparam \D0|xANDyFINAL|Equal0~1 .lut_mask = 64'h0000000000000044;
defparam \D0|xANDyFINAL|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N6
cyclonev_lcell_comb \D0|xANDyFINAL|count[14]~2 (
// Equation(s):
// \D0|xANDyFINAL|count[14]~2_combout  = ( \D0|xANDyFINAL|Equal0~1_combout  ) # ( !\D0|xANDyFINAL|Equal0~1_combout  & ( (!\C0|current_state [1] & (!\C0|Bselect [1] & !\C0|current_state [0])) ) )

	.dataa(!\C0|current_state [1]),
	.datab(gnd),
	.datac(!\C0|Bselect [1]),
	.datad(!\C0|current_state [0]),
	.datae(gnd),
	.dataf(!\D0|xANDyFINAL|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xANDyFINAL|count[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyFINAL|count[14]~2 .extended_lut = "off";
defparam \D0|xANDyFINAL|count[14]~2 .lut_mask = 64'hA000A000FFFFFFFF;
defparam \D0|xANDyFINAL|count[14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N31
dffeas \D0|xANDyFINAL|count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyFINAL|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyFINAL|count[14]~2_combout ),
	.sload(gnd),
	.ena(\D0|xANDyFINAL|count[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyFINAL|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyFINAL|count[9] .is_wysiwyg = "true";
defparam \D0|xANDyFINAL|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N33
cyclonev_lcell_comb \D0|xANDyFINAL|Add0~25 (
// Equation(s):
// \D0|xANDyFINAL|Add0~25_sumout  = SUM(( \D0|xANDyFINAL|count [10] ) + ( GND ) + ( \D0|xANDyFINAL|Add0~30  ))
// \D0|xANDyFINAL|Add0~26  = CARRY(( \D0|xANDyFINAL|count [10] ) + ( GND ) + ( \D0|xANDyFINAL|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyFINAL|count [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyFINAL|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyFINAL|Add0~25_sumout ),
	.cout(\D0|xANDyFINAL|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyFINAL|Add0~25 .extended_lut = "off";
defparam \D0|xANDyFINAL|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyFINAL|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N34
dffeas \D0|xANDyFINAL|count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyFINAL|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyFINAL|count[14]~2_combout ),
	.sload(gnd),
	.ena(\D0|xANDyFINAL|count[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyFINAL|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyFINAL|count[10] .is_wysiwyg = "true";
defparam \D0|xANDyFINAL|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N36
cyclonev_lcell_comb \D0|xANDyFINAL|Add0~21 (
// Equation(s):
// \D0|xANDyFINAL|Add0~21_sumout  = SUM(( \D0|xANDyFINAL|count [11] ) + ( GND ) + ( \D0|xANDyFINAL|Add0~26  ))
// \D0|xANDyFINAL|Add0~22  = CARRY(( \D0|xANDyFINAL|count [11] ) + ( GND ) + ( \D0|xANDyFINAL|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyFINAL|count [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyFINAL|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyFINAL|Add0~21_sumout ),
	.cout(\D0|xANDyFINAL|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyFINAL|Add0~21 .extended_lut = "off";
defparam \D0|xANDyFINAL|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyFINAL|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N38
dffeas \D0|xANDyFINAL|count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyFINAL|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyFINAL|count[14]~2_combout ),
	.sload(gnd),
	.ena(\D0|xANDyFINAL|count[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyFINAL|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyFINAL|count[11] .is_wysiwyg = "true";
defparam \D0|xANDyFINAL|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N39
cyclonev_lcell_comb \D0|xANDyFINAL|Add0~17 (
// Equation(s):
// \D0|xANDyFINAL|Add0~17_sumout  = SUM(( \D0|xANDyFINAL|count [12] ) + ( GND ) + ( \D0|xANDyFINAL|Add0~22  ))
// \D0|xANDyFINAL|Add0~18  = CARRY(( \D0|xANDyFINAL|count [12] ) + ( GND ) + ( \D0|xANDyFINAL|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyFINAL|count [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyFINAL|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyFINAL|Add0~17_sumout ),
	.cout(\D0|xANDyFINAL|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyFINAL|Add0~17 .extended_lut = "off";
defparam \D0|xANDyFINAL|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyFINAL|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N40
dffeas \D0|xANDyFINAL|count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyFINAL|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyFINAL|count[14]~2_combout ),
	.sload(gnd),
	.ena(\D0|xANDyFINAL|count[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyFINAL|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyFINAL|count[12] .is_wysiwyg = "true";
defparam \D0|xANDyFINAL|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N42
cyclonev_lcell_comb \D0|xANDyFINAL|Add0~13 (
// Equation(s):
// \D0|xANDyFINAL|Add0~13_sumout  = SUM(( \D0|xANDyFINAL|count [13] ) + ( GND ) + ( \D0|xANDyFINAL|Add0~18  ))
// \D0|xANDyFINAL|Add0~14  = CARRY(( \D0|xANDyFINAL|count [13] ) + ( GND ) + ( \D0|xANDyFINAL|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xANDyFINAL|count [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|xANDyFINAL|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|xANDyFINAL|Add0~13_sumout ),
	.cout(\D0|xANDyFINAL|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \D0|xANDyFINAL|Add0~13 .extended_lut = "off";
defparam \D0|xANDyFINAL|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|xANDyFINAL|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N43
dffeas \D0|xANDyFINAL|count[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyFINAL|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyFINAL|count[14]~2_combout ),
	.sload(gnd),
	.ena(\D0|xANDyFINAL|count[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyFINAL|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyFINAL|count[13] .is_wysiwyg = "true";
defparam \D0|xANDyFINAL|count[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y12_N46
dffeas \D0|xANDyFINAL|count[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyFINAL|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyFINAL|count[14]~2_combout ),
	.sload(gnd),
	.ena(\D0|xANDyFINAL|count[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyFINAL|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyFINAL|count[14] .is_wysiwyg = "true";
defparam \D0|xANDyFINAL|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N27
cyclonev_lcell_comb \D0|x[7]~1 (
// Equation(s):
// \D0|x[7]~1_combout  = ( \SW[8]~input_o  & ( ((!\C0|current_state [0]) # (!\C0|current_state [1])) # (\C0|Bselect [1]) ) ) # ( !\SW[8]~input_o  )

	.dataa(!\C0|Bselect [1]),
	.datab(gnd),
	.datac(!\C0|current_state [0]),
	.datad(!\C0|current_state [1]),
	.datae(gnd),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x[7]~1 .extended_lut = "off";
defparam \D0|x[7]~1 .lut_mask = 64'hFFFFFFFFFFF5FFF5;
defparam \D0|x[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N30
cyclonev_lcell_comb \CS|Decoder0~1 (
// Equation(s):
// \CS|Decoder0~1_combout  = ( \C0|current_state [1] & ( (!\C0|current_state [0]) # ((!\C0|current_state [2]) # (\C0|Bselect [1])) ) ) # ( !\C0|current_state [1] )

	.dataa(!\C0|current_state [0]),
	.datab(!\C0|current_state [2]),
	.datac(gnd),
	.datad(!\C0|Bselect [1]),
	.datae(gnd),
	.dataf(!\C0|current_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CS|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CS|Decoder0~1 .extended_lut = "off";
defparam \CS|Decoder0~1 .lut_mask = 64'hFFFFFFFFEEFFEEFF;
defparam \CS|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N9
cyclonev_lcell_comb \D0|x[7]~0 (
// Equation(s):
// \D0|x[7]~0_combout  = ( \SW[8]~input_o  & ( !\C0|current_state [1] $ (((\C0|Bselect [1]) # (\C0|current_state [0]))) ) ) # ( !\SW[8]~input_o  )

	.dataa(!\C0|current_state [1]),
	.datab(gnd),
	.datac(!\C0|current_state [0]),
	.datad(!\C0|Bselect [1]),
	.datae(gnd),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x[7]~0 .extended_lut = "off";
defparam \D0|x[7]~0 .lut_mask = 64'hFFFFFFFFA555A555;
defparam \D0|x[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N50
dffeas \D0|y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|y[5]~feeder_combout ),
	.asdata(\D0|xANDyFINAL|count [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[7]~1_combout ),
	.sload(\CS|Decoder0~1_combout ),
	.ena(\D0|x[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|y[5] .is_wysiwyg = "true";
defparam \D0|y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N51
cyclonev_lcell_comb \D0|y[7]~feeder (
// Equation(s):
// \D0|y[7]~feeder_combout  = \D0|xANDyORIG|count [16]

	.dataa(!\D0|xANDyORIG|count [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|y[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|y[7]~feeder .extended_lut = "off";
defparam \D0|y[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \D0|y[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N53
dffeas \D0|y[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|y[7]~feeder_combout ),
	.asdata(\D0|xANDyFINAL|count [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[7]~1_combout ),
	.sload(\CS|Decoder0~1_combout ),
	.ena(\D0|x[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|y[7] .is_wysiwyg = "true";
defparam \D0|y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N18
cyclonev_lcell_comb \D0|y[4]~feeder (
// Equation(s):
// \D0|y[4]~feeder_combout  = \D0|xANDyORIG|count [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|xANDyORIG|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|y[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|y[4]~feeder .extended_lut = "off";
defparam \D0|y[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \D0|y[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N20
dffeas \D0|y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|y[4]~feeder_combout ),
	.asdata(\D0|xANDyFINAL|count [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[7]~1_combout ),
	.sload(\CS|Decoder0~1_combout ),
	.ena(\D0|x[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|y[4] .is_wysiwyg = "true";
defparam \D0|y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N21
cyclonev_lcell_comb \D0|y[6]~feeder (
// Equation(s):
// \D0|y[6]~feeder_combout  = ( \D0|xANDyORIG|count [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|xANDyORIG|count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|y[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|y[6]~feeder .extended_lut = "off";
defparam \D0|y[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \D0|y[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N23
dffeas \D0|y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|y[6]~feeder_combout ),
	.asdata(\D0|xANDyFINAL|count [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[7]~1_combout ),
	.sload(\CS|Decoder0~1_combout ),
	.ena(\D0|x[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|y[6] .is_wysiwyg = "true";
defparam \D0|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N6
cyclonev_lcell_comb \D0|y[3]~feeder (
// Equation(s):
// \D0|y[3]~feeder_combout  = \D0|xANDyORIG|count [12]

	.dataa(gnd),
	.datab(!\D0|xANDyORIG|count [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|y[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|y[3]~feeder .extended_lut = "off";
defparam \D0|y[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \D0|y[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N8
dffeas \D0|y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|y[3]~feeder_combout ),
	.asdata(\D0|xANDyFINAL|count [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[7]~1_combout ),
	.sload(\CS|Decoder0~1_combout ),
	.ena(\D0|x[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|y[3] .is_wysiwyg = "true";
defparam \D0|y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N9
cyclonev_lcell_comb \D0|y[2]~feeder (
// Equation(s):
// \D0|y[2]~feeder_combout  = \D0|xANDyORIG|count [11]

	.dataa(!\D0|xANDyORIG|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|y[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|y[2]~feeder .extended_lut = "off";
defparam \D0|y[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \D0|y[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N37
dffeas \D0|xANDyFINAL|count[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyFINAL|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyFINAL|count[14]~2_combout ),
	.sload(gnd),
	.ena(\D0|xANDyFINAL|count[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyFINAL|count[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyFINAL|count[11]~DUPLICATE .is_wysiwyg = "true";
defparam \D0|xANDyFINAL|count[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y12_N11
dffeas \D0|y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|y[2]~feeder_combout ),
	.asdata(\D0|xANDyFINAL|count[11]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[7]~1_combout ),
	.sload(\CS|Decoder0~1_combout ),
	.ena(\D0|x[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|y[2] .is_wysiwyg = "true";
defparam \D0|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N45
cyclonev_lcell_comb \D0|y[1]~feeder (
// Equation(s):
// \D0|y[1]~feeder_combout  = \D0|xANDyORIG|count [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|xANDyORIG|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|y[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|y[1]~feeder .extended_lut = "off";
defparam \D0|y[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \D0|y[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N47
dffeas \D0|y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|y[1]~feeder_combout ),
	.asdata(\D0|xANDyFINAL|count [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[7]~1_combout ),
	.sload(\CS|Decoder0~1_combout ),
	.ena(\D0|x[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|y[1] .is_wysiwyg = "true";
defparam \D0|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N15
cyclonev_lcell_comb \D0|x[8]~feeder (
// Equation(s):
// \D0|x[8]~feeder_combout  = \D0|xANDyORIG|count [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|xANDyORIG|count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x[8]~feeder .extended_lut = "off";
defparam \D0|x[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \D0|x[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N17
dffeas \D0|x[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|x[8]~feeder_combout ),
	.asdata(\D0|xANDyFINAL|count [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[7]~1_combout ),
	.sload(\CS|Decoder0~1_combout ),
	.ena(\D0|x[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|x[8] .is_wysiwyg = "true";
defparam \D0|x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N3
cyclonev_lcell_comb \D0|y[0]~feeder (
// Equation(s):
// \D0|y[0]~feeder_combout  = \D0|xANDyORIG|count [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|xANDyORIG|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|y[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|y[0]~feeder .extended_lut = "off";
defparam \D0|y[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \D0|y[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N5
dffeas \D0|y[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|y[0]~feeder_combout ),
	.asdata(\D0|xANDyFINAL|count [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[7]~1_combout ),
	.sload(\CS|Decoder0~1_combout ),
	.ena(\D0|x[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|y[0] .is_wysiwyg = "true";
defparam \D0|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N30
cyclonev_lcell_comb \D0|x[7]~feeder (
// Equation(s):
// \D0|x[7]~feeder_combout  = \D0|xANDyORIG|count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|xANDyORIG|count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x[7]~feeder .extended_lut = "off";
defparam \D0|x[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \D0|x[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N32
dffeas \D0|x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|x[7]~feeder_combout ),
	.asdata(\D0|xANDyFINAL|count [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[7]~1_combout ),
	.sload(\CS|Decoder0~1_combout ),
	.ena(\D0|x[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|x[7] .is_wysiwyg = "true";
defparam \D0|x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N33
cyclonev_lcell_comb \D0|x[6]~feeder (
// Equation(s):
// \D0|x[6]~feeder_combout  = \D0|xANDyORIG|count [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|xANDyORIG|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x[6]~feeder .extended_lut = "off";
defparam \D0|x[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \D0|x[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N35
dffeas \D0|x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|x[6]~feeder_combout ),
	.asdata(\D0|xANDyFINAL|count [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[7]~1_combout ),
	.sload(\CS|Decoder0~1_combout ),
	.ena(\D0|x[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|x[6] .is_wysiwyg = "true";
defparam \D0|x[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N0
cyclonev_lcell_comb \VGA|user_input_translator|Add1~17 (
// Equation(s):
// \VGA|user_input_translator|Add1~17_sumout  = SUM(( !\D0|x [6] $ (!\D0|y [0]) ) + ( !VCC ) + ( !VCC ))
// \VGA|user_input_translator|Add1~18  = CARRY(( !\D0|x [6] $ (!\D0|y [0]) ) + ( !VCC ) + ( !VCC ))
// \VGA|user_input_translator|Add1~19  = SHARE((\D0|x [6] & \D0|y [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|x [6]),
	.datad(!\D0|y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~17_sumout ),
	.cout(\VGA|user_input_translator|Add1~18 ),
	.shareout(\VGA|user_input_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~17 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~17 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|user_input_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N3
cyclonev_lcell_comb \VGA|user_input_translator|Add1~21 (
// Equation(s):
// \VGA|user_input_translator|Add1~21_sumout  = SUM(( !\D0|x [7] $ (!\D0|y [1]) ) + ( \VGA|user_input_translator|Add1~19  ) + ( \VGA|user_input_translator|Add1~18  ))
// \VGA|user_input_translator|Add1~22  = CARRY(( !\D0|x [7] $ (!\D0|y [1]) ) + ( \VGA|user_input_translator|Add1~19  ) + ( \VGA|user_input_translator|Add1~18  ))
// \VGA|user_input_translator|Add1~23  = SHARE((\D0|x [7] & \D0|y [1]))

	.dataa(!\D0|x [7]),
	.datab(gnd),
	.datac(!\D0|y [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~18 ),
	.sharein(\VGA|user_input_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~21_sumout ),
	.cout(\VGA|user_input_translator|Add1~22 ),
	.shareout(\VGA|user_input_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~21 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|user_input_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N6
cyclonev_lcell_comb \VGA|user_input_translator|Add1~25 (
// Equation(s):
// \VGA|user_input_translator|Add1~25_sumout  = SUM(( !\D0|y [2] $ (!\D0|x [8] $ (\D0|y [0])) ) + ( \VGA|user_input_translator|Add1~23  ) + ( \VGA|user_input_translator|Add1~22  ))
// \VGA|user_input_translator|Add1~26  = CARRY(( !\D0|y [2] $ (!\D0|x [8] $ (\D0|y [0])) ) + ( \VGA|user_input_translator|Add1~23  ) + ( \VGA|user_input_translator|Add1~22  ))
// \VGA|user_input_translator|Add1~27  = SHARE((!\D0|y [2] & (\D0|x [8] & \D0|y [0])) # (\D0|y [2] & ((\D0|y [0]) # (\D0|x [8]))))

	.dataa(!\D0|y [2]),
	.datab(gnd),
	.datac(!\D0|x [8]),
	.datad(!\D0|y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~22 ),
	.sharein(\VGA|user_input_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~25_sumout ),
	.cout(\VGA|user_input_translator|Add1~26 ),
	.shareout(\VGA|user_input_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~25 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~25 .lut_mask = 64'h0000055F00005AA5;
defparam \VGA|user_input_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N9
cyclonev_lcell_comb \VGA|user_input_translator|Add1~29 (
// Equation(s):
// \VGA|user_input_translator|Add1~29_sumout  = SUM(( !\D0|y [1] $ (!\D0|y [3]) ) + ( \VGA|user_input_translator|Add1~27  ) + ( \VGA|user_input_translator|Add1~26  ))
// \VGA|user_input_translator|Add1~30  = CARRY(( !\D0|y [1] $ (!\D0|y [3]) ) + ( \VGA|user_input_translator|Add1~27  ) + ( \VGA|user_input_translator|Add1~26  ))
// \VGA|user_input_translator|Add1~31  = SHARE((\D0|y [1] & \D0|y [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|y [1]),
	.datad(!\D0|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~26 ),
	.sharein(\VGA|user_input_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~29_sumout ),
	.cout(\VGA|user_input_translator|Add1~30 ),
	.shareout(\VGA|user_input_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~29 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~29 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|user_input_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N12
cyclonev_lcell_comb \VGA|user_input_translator|Add1~33 (
// Equation(s):
// \VGA|user_input_translator|Add1~33_sumout  = SUM(( !\D0|y [4] $ (!\D0|y [2]) ) + ( \VGA|user_input_translator|Add1~31  ) + ( \VGA|user_input_translator|Add1~30  ))
// \VGA|user_input_translator|Add1~34  = CARRY(( !\D0|y [4] $ (!\D0|y [2]) ) + ( \VGA|user_input_translator|Add1~31  ) + ( \VGA|user_input_translator|Add1~30  ))
// \VGA|user_input_translator|Add1~35  = SHARE((\D0|y [4] & \D0|y [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|y [4]),
	.datad(!\D0|y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~30 ),
	.sharein(\VGA|user_input_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~33_sumout ),
	.cout(\VGA|user_input_translator|Add1~34 ),
	.shareout(\VGA|user_input_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~33 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~33 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|user_input_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N15
cyclonev_lcell_comb \VGA|user_input_translator|Add1~37 (
// Equation(s):
// \VGA|user_input_translator|Add1~37_sumout  = SUM(( !\D0|y [5] $ (!\D0|y [3]) ) + ( \VGA|user_input_translator|Add1~35  ) + ( \VGA|user_input_translator|Add1~34  ))
// \VGA|user_input_translator|Add1~38  = CARRY(( !\D0|y [5] $ (!\D0|y [3]) ) + ( \VGA|user_input_translator|Add1~35  ) + ( \VGA|user_input_translator|Add1~34  ))
// \VGA|user_input_translator|Add1~39  = SHARE((\D0|y [5] & \D0|y [3]))

	.dataa(!\D0|y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~34 ),
	.sharein(\VGA|user_input_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~37_sumout ),
	.cout(\VGA|user_input_translator|Add1~38 ),
	.shareout(\VGA|user_input_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~37 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~37 .lut_mask = 64'h00000055000055AA;
defparam \VGA|user_input_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N18
cyclonev_lcell_comb \VGA|user_input_translator|Add1~41 (
// Equation(s):
// \VGA|user_input_translator|Add1~41_sumout  = SUM(( !\D0|y [4] $ (!\D0|y [6]) ) + ( \VGA|user_input_translator|Add1~39  ) + ( \VGA|user_input_translator|Add1~38  ))
// \VGA|user_input_translator|Add1~42  = CARRY(( !\D0|y [4] $ (!\D0|y [6]) ) + ( \VGA|user_input_translator|Add1~39  ) + ( \VGA|user_input_translator|Add1~38  ))
// \VGA|user_input_translator|Add1~43  = SHARE((\D0|y [4] & \D0|y [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|y [4]),
	.datad(!\D0|y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~38 ),
	.sharein(\VGA|user_input_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~41_sumout ),
	.cout(\VGA|user_input_translator|Add1~42 ),
	.shareout(\VGA|user_input_translator|Add1~43 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~41 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~41 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|user_input_translator|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N21
cyclonev_lcell_comb \VGA|user_input_translator|Add1~1 (
// Equation(s):
// \VGA|user_input_translator|Add1~1_sumout  = SUM(( !\D0|y [5] $ (!\D0|y [7]) ) + ( \VGA|user_input_translator|Add1~43  ) + ( \VGA|user_input_translator|Add1~42  ))
// \VGA|user_input_translator|Add1~2  = CARRY(( !\D0|y [5] $ (!\D0|y [7]) ) + ( \VGA|user_input_translator|Add1~43  ) + ( \VGA|user_input_translator|Add1~42  ))
// \VGA|user_input_translator|Add1~3  = SHARE((\D0|y [5] & \D0|y [7]))

	.dataa(!\D0|y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|y [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~42 ),
	.sharein(\VGA|user_input_translator|Add1~43 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~1_sumout ),
	.cout(\VGA|user_input_translator|Add1~2 ),
	.shareout(\VGA|user_input_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~1 .lut_mask = 64'h00000055000055AA;
defparam \VGA|user_input_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N12
cyclonev_lcell_comb \VGA|writeEn~0 (
// Equation(s):
// \VGA|writeEn~0_combout  = ( \D0|x [7] & ( \D0|x [8] ) ) # ( !\D0|x [7] & ( (\D0|x [8] & \D0|x [6]) ) )

	.dataa(gnd),
	.datab(!\D0|x [8]),
	.datac(!\D0|x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|writeEn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|writeEn~0 .extended_lut = "off";
defparam \VGA|writeEn~0 .lut_mask = 64'h0303030333333333;
defparam \VGA|writeEn~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N12
cyclonev_lcell_comb \VGA|writeEn~1 (
// Equation(s):
// \VGA|writeEn~1_combout  = ( \D0|y [7] & ( \D0|y [4] & ( (\D0|y [5] & \D0|y [6]) ) ) )

	.dataa(!\D0|y [5]),
	.datab(gnd),
	.datac(!\D0|y [6]),
	.datad(gnd),
	.datae(!\D0|y [7]),
	.dataf(!\D0|y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|writeEn~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|writeEn~1 .extended_lut = "off";
defparam \VGA|writeEn~1 .lut_mask = 64'h0000000000000505;
defparam \VGA|writeEn~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N12
cyclonev_lcell_comb \VGA|writeEn~2 (
// Equation(s):
// \VGA|writeEn~2_combout  = ( \C0|Bselect [1] & ( \C0|current_state [0] & ( (!\VGA|writeEn~0_combout  & (!\VGA|writeEn~1_combout  & !\C0|current_state [1])) ) ) ) # ( !\C0|Bselect [1] & ( !\C0|current_state [0] & ( (!\VGA|writeEn~0_combout  & 
// (!\VGA|writeEn~1_combout  & \C0|current_state [1])) ) ) )

	.dataa(!\VGA|writeEn~0_combout ),
	.datab(!\VGA|writeEn~1_combout ),
	.datac(!\C0|current_state [1]),
	.datad(gnd),
	.datae(!\C0|Bselect [1]),
	.dataf(!\C0|current_state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|writeEn~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|writeEn~2 .extended_lut = "off";
defparam \VGA|writeEn~2 .lut_mask = 64'h0808000000008080;
defparam \VGA|writeEn~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N24
cyclonev_lcell_comb \VGA|user_input_translator|Add1~9 (
// Equation(s):
// \VGA|user_input_translator|Add1~9_sumout  = SUM(( \D0|y [6] ) + ( \VGA|user_input_translator|Add1~3  ) + ( \VGA|user_input_translator|Add1~2  ))
// \VGA|user_input_translator|Add1~10  = CARRY(( \D0|y [6] ) + ( \VGA|user_input_translator|Add1~3  ) + ( \VGA|user_input_translator|Add1~2  ))
// \VGA|user_input_translator|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~2 ),
	.sharein(\VGA|user_input_translator|Add1~3 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~9_sumout ),
	.cout(\VGA|user_input_translator|Add1~10 ),
	.shareout(\VGA|user_input_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~9 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|user_input_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N27
cyclonev_lcell_comb \VGA|user_input_translator|Add1~13 (
// Equation(s):
// \VGA|user_input_translator|Add1~13_sumout  = SUM(( \D0|y [7] ) + ( \VGA|user_input_translator|Add1~11  ) + ( \VGA|user_input_translator|Add1~10  ))
// \VGA|user_input_translator|Add1~14  = CARRY(( \D0|y [7] ) + ( \VGA|user_input_translator|Add1~11  ) + ( \VGA|user_input_translator|Add1~10  ))
// \VGA|user_input_translator|Add1~15  = SHARE(GND)

	.dataa(!\D0|y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~10 ),
	.sharein(\VGA|user_input_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~13_sumout ),
	.cout(\VGA|user_input_translator|Add1~14 ),
	.shareout(\VGA|user_input_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~13 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~13 .lut_mask = 64'h0000000000005555;
defparam \VGA|user_input_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N30
cyclonev_lcell_comb \VGA|user_input_translator|Add1~5 (
// Equation(s):
// \VGA|user_input_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add1~15  ) + ( \VGA|user_input_translator|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~14 ),
	.sharein(\VGA|user_input_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~5 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \VGA|user_input_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode383w [3] = ( !\VGA|user_input_translator|Add1~5_sumout  & ( (\VGA|user_input_translator|Add1~1_sumout  & (\VGA|writeEn~2_combout  & (!\VGA|user_input_translator|Add1~9_sumout  & 
// \VGA|user_input_translator|Add1~13_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~1_sumout ),
	.datab(!\VGA|writeEn~2_combout ),
	.datac(!\VGA|user_input_translator|Add1~9_sumout ),
	.datad(!\VGA|user_input_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] .lut_mask = 64'h0010001000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout  = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( \VGA|controller|controller_translator|Add1~13_sumout  & ( (\VGA|controller|controller_translator|Add1~1_sumout  & 
// !\VGA|controller|controller_translator|Add1~5_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .lut_mask = 64'h0000000030300000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N36
cyclonev_lcell_comb \D0|x[0]~feeder (
// Equation(s):
// \D0|x[0]~feeder_combout  = \D0|xANDyORIG|count [0]

	.dataa(gnd),
	.datab(!\D0|xANDyORIG|count [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x[0]~feeder .extended_lut = "off";
defparam \D0|x[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \D0|x[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N38
dffeas \D0|x[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|x[0]~feeder_combout ),
	.asdata(\D0|xANDyFINAL|count [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[7]~1_combout ),
	.sload(\CS|Decoder0~1_combout ),
	.ena(\D0|x[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|x[0] .is_wysiwyg = "true";
defparam \D0|x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N39
cyclonev_lcell_comb \D0|x[1]~feeder (
// Equation(s):
// \D0|x[1]~feeder_combout  = ( \D0|xANDyORIG|count [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|xANDyORIG|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x[1]~feeder .extended_lut = "off";
defparam \D0|x[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \D0|x[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N34
dffeas \D0|xANDyFINAL|count[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xANDyFINAL|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|xANDyFINAL|count[7]~1_combout ),
	.sload(gnd),
	.ena(\D0|countFinal|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xANDyFINAL|count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xANDyFINAL|count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \D0|xANDyFINAL|count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y12_N41
dffeas \D0|x[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|x[1]~feeder_combout ),
	.asdata(\D0|xANDyFINAL|count[1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[7]~1_combout ),
	.sload(\CS|Decoder0~1_combout ),
	.ena(\D0|x[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|x[1] .is_wysiwyg = "true";
defparam \D0|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N54
cyclonev_lcell_comb \D0|x[2]~feeder (
// Equation(s):
// \D0|x[2]~feeder_combout  = \D0|xANDyORIG|count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|xANDyORIG|count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x[2]~feeder .extended_lut = "off";
defparam \D0|x[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \D0|x[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N56
dffeas \D0|x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|x[2]~feeder_combout ),
	.asdata(\D0|xANDyFINAL|count [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[7]~1_combout ),
	.sload(\CS|Decoder0~1_combout ),
	.ena(\D0|x[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|x[2] .is_wysiwyg = "true";
defparam \D0|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N57
cyclonev_lcell_comb \D0|x[3]~feeder (
// Equation(s):
// \D0|x[3]~feeder_combout  = \D0|xANDyORIG|count [3]

	.dataa(!\D0|xANDyORIG|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x[3]~feeder .extended_lut = "off";
defparam \D0|x[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \D0|x[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N59
dffeas \D0|x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|x[3]~feeder_combout ),
	.asdata(\D0|xANDyFINAL|count [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[7]~1_combout ),
	.sload(\CS|Decoder0~1_combout ),
	.ena(\D0|x[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|x[3] .is_wysiwyg = "true";
defparam \D0|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N27
cyclonev_lcell_comb \D0|x[4]~feeder (
// Equation(s):
// \D0|x[4]~feeder_combout  = ( \D0|xANDyORIG|count [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|xANDyORIG|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x[4]~feeder .extended_lut = "off";
defparam \D0|x[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \D0|x[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N29
dffeas \D0|x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|x[4]~feeder_combout ),
	.asdata(\D0|xANDyFINAL|count [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[7]~1_combout ),
	.sload(\CS|Decoder0~1_combout ),
	.ena(\D0|x[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|x[4] .is_wysiwyg = "true";
defparam \D0|x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N42
cyclonev_lcell_comb \D0|x[5]~feeder (
// Equation(s):
// \D0|x[5]~feeder_combout  = \D0|xANDyORIG|count [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|xANDyORIG|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x[5]~feeder .extended_lut = "off";
defparam \D0|x[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \D0|x[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N44
dffeas \D0|x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|x[5]~feeder_combout ),
	.asdata(\D0|xANDyFINAL|count [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[7]~1_combout ),
	.sload(\CS|Decoder0~1_combout ),
	.ena(\D0|x[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|x[5] .is_wysiwyg = "true";
defparam \D0|x[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N34
dffeas \VGA|controller|xCounter[1]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a17 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[2]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init3 = "0000003FFFC03FC000003FFF0000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000003FFF0000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000001FFE0000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000001FFE0000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000000FFC0000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000000FFC0000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000000FFC0000007F";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init2 = "807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000000FFE0000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000001FFE0000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000001FFF0000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000003FFF0000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000007FFF8000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000007FFF8000007F807FFF80000000000000000001FFFC00";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000003FFFC03FC00000FFFFC000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00000FFFFC000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00001FF3FE000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00001FF3FE000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00003FE1FF000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00003FE1FF000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init0 = "0007FC0FF800007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00007FC0FF800007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0000FF807FC00007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0000FF807FC00007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0001FF003FE00007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0001FF003FE00007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0003FE001FF00007F807FFF8000000000";
// synopsys translate_on

// Location: FF_X36_Y14_N34
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N38
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N45
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode393w [3] = ( \VGA|user_input_translator|Add1~9_sumout  & ( (!\VGA|user_input_translator|Add1~1_sumout  & (\VGA|writeEn~2_combout  & (!\VGA|user_input_translator|Add1~5_sumout  & 
// \VGA|user_input_translator|Add1~13_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~1_sumout ),
	.datab(!\VGA|writeEn~2_combout ),
	.datac(!\VGA|user_input_translator|Add1~5_sumout ),
	.datad(!\VGA|user_input_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] .lut_mask = 64'h0000000000200020;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout  = ( !\VGA|controller|controller_translator|Add1~1_sumout  & ( (\VGA|controller|controller_translator|Add1~13_sumout  & (!\VGA|controller|controller_translator|Add1~5_sumout  & 
// \VGA|controller|controller_translator|Add1~9_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .lut_mask = 64'h0404000004040000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a20 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[2]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init3 = "807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC007FC000007FC007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC007FC00000FF8007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC003FE00000FF8007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC003FE00001FF0007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC001FF00001FF0007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC001FF00003FE0007F807FFF80000000000000000001FFFC00";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000003FFFC03FC000FF80003FE0007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000FF80007FC0007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0007FC0007FC0007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0007FC000FF80007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0003FE001FF80007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0003FE001FF00007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init1 = "001FF003FE00007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0000FF803FE00007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0000FF807FC00007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00007FC07FC00007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00007FC0FF800007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00003FE0FF800007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00003FE1FF000007F807FFF8000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init0 = "0000000001FFFC0000000000000000000000003FFFC03FC00001FF1FF000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00001FF3FE000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00000FFBFE000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00000FFFFC000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000007FFFC000007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000007FFF8000007F807FFF80000000000000000001FFFC000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode403w [3] = ( \VGA|user_input_translator|Add1~9_sumout  & ( (\VGA|user_input_translator|Add1~1_sumout  & (\VGA|writeEn~2_combout  & (!\VGA|user_input_translator|Add1~5_sumout  & 
// \VGA|user_input_translator|Add1~13_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~1_sumout ),
	.datab(!\VGA|writeEn~2_combout ),
	.datac(!\VGA|user_input_translator|Add1~5_sumout ),
	.datad(!\VGA|user_input_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] .lut_mask = 64'h0000000000100010;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N0
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout  = ( \VGA|controller|controller_translator|Add1~9_sumout  & ( \VGA|controller|controller_translator|Add1~13_sumout  & ( (\VGA|controller|controller_translator|Add1~1_sumout  & 
// !\VGA|controller|controller_translator|Add1~5_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .lut_mask = 64'h0000000000003030;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a23 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[2]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000003FFFC03FFF0000000000001FFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFF8000000000003FFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFF8000000000003FFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFC000000000007FFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFC000000000007FFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFE00000000000FFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init2 = "E00000000000FFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FDFF00000000001FF7F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FDFF00000000003FF7F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FCFF80000000003FE7F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FCFF80000000007FC7F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC7FC0000000007FC7F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC7FC000000000FF87F807FFF8000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init1 = "0000000001FFFC0000000000000000000000003FFFC03FC3FE000000000FF87F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC3FE000000001FF07F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC1FF000000001FF07F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC1FF000000003FE07F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0FF800000003FE07F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC07FC00000007FC07F807FFF80000000000000000001FFFC000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init0 = "0000003FFFC03FC07FC00000007FC07F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC03FE0000000FF807F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC03FE0000001FF807F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC01FF0000001FF007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC01FF0000003FF007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00FF8000003FE007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00FF8000007FC007F";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode373w [3] = ( !\VGA|user_input_translator|Add1~5_sumout  & ( (!\VGA|user_input_translator|Add1~9_sumout  & (\VGA|writeEn~2_combout  & (!\VGA|user_input_translator|Add1~1_sumout  & 
// \VGA|user_input_translator|Add1~13_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~9_sumout ),
	.datab(!\VGA|writeEn~2_combout ),
	.datac(!\VGA|user_input_translator|Add1~1_sumout ),
	.datad(!\VGA|user_input_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] .lut_mask = 64'h0020002000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout  = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( \VGA|controller|controller_translator|Add1~13_sumout  & ( (!\VGA|controller|controller_translator|Add1~1_sumout  & 
// !\VGA|controller|controller_translator|Add1~5_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .lut_mask = 64'h00000000C0C00000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a14 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[2]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init3 = "0000000001FFFC0000000000000000000000003FFFC03FC0007FE001FF00007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0007FC000FF80007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000FF80007FC0007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC000FF80007FC0007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC001FF00003FE0007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC001FF00003FE0007F807FFF80000000000000000001FFFC000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init2 = "0000003FFFC03FC003FE00001FF0007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC003FE00001FF0007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC007FC00000FF8007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC007FC00000FF8007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00FF8000007FC007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC00FF8000007FC007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC01FF0000003FE007F";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init1 = "807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC03FF0000003FE007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC03FE0000001FF007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC07FC0000001FF007F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC07FC0000000FF807F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0FF80000000FF807F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC0FF800000007FC07F807FFF80000000000000000001FFFC00";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000003FFFC03FC1FF000000007FC07F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC1FF000000003FE07F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC3FE000000003FE07F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC3FE000000001FF07F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC7FC000000000FF87F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FC7FC000000000FF87F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FCF";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # (\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ) 
// # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] 
// & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # (\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout )))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1] & (\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  & (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] 
// & (\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  & (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout )))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .lut_mask = 64'h02520757A2F2A7F7;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N28
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|controller_translator|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N57
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder_combout  = \VGA|VideoMemory|auto_generated|address_reg_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|VideoMemory|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N58
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N39
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout  = ( \VGA|user_input_translator|Add1~5_sumout  & ( (!\VGA|user_input_translator|Add1~9_sumout  & (\VGA|writeEn~2_combout  & (!\VGA|user_input_translator|Add1~13_sumout  & 
// !\VGA|user_input_translator|Add1~1_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~9_sumout ),
	.datab(!\VGA|writeEn~2_combout ),
	.datac(!\VGA|user_input_translator|Add1~13_sumout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0 .lut_mask = 64'h0000000020002000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3] = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( (!\VGA|controller|controller_translator|Add1~13_sumout  & (\VGA|controller|controller_translator|Add1~5_sumout  & 
// !\VGA|controller|controller_translator|Add1~1_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .lut_mask = 64'h2020202000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a26 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[2]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init0 = "807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFC00000000000007FF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFE0000000000000FFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFE0000000000000FFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFF0000000000001FFF807FFF80000000000000000001FFFC00";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N21
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout  = ( \VGA|user_input_translator|Add1~5_sumout  & ( (\VGA|user_input_translator|Add1~1_sumout  & (\VGA|writeEn~2_combout  & (!\VGA|user_input_translator|Add1~9_sumout  & 
// !\VGA|user_input_translator|Add1~13_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~1_sumout ),
	.datab(!\VGA|writeEn~2_combout ),
	.datac(!\VGA|user_input_translator|Add1~9_sumout ),
	.datad(!\VGA|user_input_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0 .lut_mask = 64'h0000000010001000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3] = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( !\VGA|controller|controller_translator|Add1~13_sumout  & ( (\VGA|controller|controller_translator|Add1~1_sumout  & 
// \VGA|controller|controller_translator|Add1~5_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .lut_mask = 64'h0303000000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a28 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[2]~reg0_q ,\backgroundColour[1]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],
\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a29  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a29  & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a29  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  ) ) )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a29 ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .lut_mask = 64'h333333330000FFFF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N57
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode363w [3] = ( \VGA|user_input_translator|Add1~9_sumout  & ( (\VGA|user_input_translator|Add1~1_sumout  & (\VGA|writeEn~2_combout  & (!\VGA|user_input_translator|Add1~5_sumout  & 
// !\VGA|user_input_translator|Add1~13_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~1_sumout ),
	.datab(!\VGA|writeEn~2_combout ),
	.datac(!\VGA|user_input_translator|Add1~5_sumout ),
	.datad(!\VGA|user_input_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] .lut_mask = 64'h0000000010001000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N45
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout  = ( \VGA|controller|controller_translator|Add1~9_sumout  & ( (!\VGA|controller|controller_translator|Add1~13_sumout  & (!\VGA|controller|controller_translator|Add1~5_sumout  & 
// \VGA|controller|controller_translator|Add1~1_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(gnd),
	.datad(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .lut_mask = 64'h0000000000880088;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a11 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[2]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init3 = "F80000000007FC7F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FDFF80000000007FC7F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FDFF00000000003FE7F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFF00000000003FE7F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFE00000000001FF7F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFC00000000001FF7F807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFC00000000000FFFF807FFF8000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init2 = "0000000001FFFC0000000000000000000000003FFFC03FFF800000000000FFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFF8000000000007FFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFF0000000000007FFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFF0000000000003FFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFE0000000000003FFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFE0000000000001FFF807FFF80000000000000000001FFFC000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init1 = "0000003FFFC03FFC0000000000001FFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFC0000000000000FFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init0 = "807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC03FFFFFFFFFFFFFFFFFFF807FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode343w [3] = ( !\VGA|user_input_translator|Add1~5_sumout  & ( (\VGA|user_input_translator|Add1~1_sumout  & (\VGA|writeEn~2_combout  & (!\VGA|user_input_translator|Add1~9_sumout  & 
// !\VGA|user_input_translator|Add1~13_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~1_sumout ),
	.datab(!\VGA|writeEn~2_combout ),
	.datac(!\VGA|user_input_translator|Add1~9_sumout ),
	.datad(!\VGA|user_input_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] .lut_mask = 64'h1000100000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout  = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( (!\VGA|controller|controller_translator|Add1~13_sumout  & (!\VGA|controller|controller_translator|Add1~5_sumout  & 
// \VGA|controller|controller_translator|Add1~1_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(gnd),
	.datad(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .lut_mask = 64'h0088008800000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[2]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFE003E03FC3F000FF03FFE0003FE03F01F9F1F7F07E3F1F7F007F07E003F000000000000000000FFFE003E0FFF7FC03FFC3FFE000FFF83F07FFF1FFF87E3F1FFF807F87E003E000000000000000000FFFE0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = "07E1FFF7FC07FFE3FFE000FFFC3F0FFFF1FFFC7E3F1FFFC0FF83F003E000000000000000000FFFE003E1FFF7FE0FFFF3FFE000FFFE3F0FFFF1FFFE7E3F1FFFE0FF83F007E00000000000000000007C0003E3F0707E1FC3F003E000E07E3F1FCFF1FC7E7E3F1FC7E0FFC3F007C00000000000000000007C000003F0007E1F81F003E000003E3F1F83F1F83E7E3F1F83E1FFC1FFFFC00000000000000000007C000001F8003E1F01F803E000003F3F1F03F1F87E7E3F1F87E1F7C1FFFFC00000000000000000007C000001FF003E1F01F803E001FFFF3F1F03F1FFFC7E3F1FFFC1F7E0FFFF800000000000000000007C000000FFC03E1F01F803E001FFFF3F1F03";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = "F1FFF87E3F1FFF83F3E0FFFF800000000000000000007C0000003FE03E1F01F803E001FFFF3F1F03F1FFE07E3F1FFE03E3E0FC1F800000000000000000007C0000000FE03E1F01F803E001F03E3F1F03F1F8007E3F1F8003E3F07C1F000000000000000000007C00000003F03E1F81F003E001F03E3F1F83F1F8007E3F1F8007E1F07E1F000000000000000000007C0003E1C1F03E1FC7F003E001F87E3F1FCFF1F83C7E3F1F83C7C1F07E3F000000000000000000007C0003E1FFE7FF8FFFE003E000FFFC3F0FFFF0FFFC7E3F0FFFCFC1F83E3E000000000000000000007C0007E1FFE7FFCFFFE003E000FFFC3F0FFFF0FFFC7E3F0FFFCFC1F83F3E00000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = "0000000000007C0003E1FFC7FFC7FF8003E0007FF03F07FFF07FFC7E3F07FFCF80F83F7C000000000000000000007C0003E07F07FF81FE0003E0001FE03F03FBF01FF07E3F01FF0F80FC1F7C000000000000000000007CE0000000003E00000003E00000003F0003F000007E0000000000001FFC000000000000000000007FE0000000003E00000003E00000003F0003F000007E0000000000000FF8000000000000000000007FE0000000003E00000003E00000003F0003F000007E1F00000000000FF8000000000000000000007FC0000000003E00000003E00000003F0003F000007E3F00000000000FF8000000000000000000007F000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode326w [3] = ( !\VGA|user_input_translator|Add1~9_sumout  & ( (!\VGA|user_input_translator|Add1~1_sumout  & (\VGA|writeEn~2_combout  & (!\VGA|user_input_translator|Add1~5_sumout  & 
// !\VGA|user_input_translator|Add1~13_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~1_sumout ),
	.datab(!\VGA|writeEn~2_combout ),
	.datac(!\VGA|user_input_translator|Add1~5_sumout ),
	.datad(!\VGA|user_input_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] .lut_mask = 64'h2000200000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N33
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3] = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( !\VGA|controller|controller_translator|Add1~13_sumout  & ( (!\VGA|controller|controller_translator|Add1~5_sumout  & 
// !\VGA|controller|controller_translator|Add1~1_sumout ) ) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .lut_mask = 64'hA0A0000000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[2]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = "03E00000003F0003F000007E3F000000000007F0000000000000000000007C00000000000000000003E00000003F0003F000007E3F000000000007F0000000000000000000000000000000000000000000000000003F0003F000007E1F00000000000000000000000000000000000000000000000000000000000000003F0003F000007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode353w [3] = ( !\VGA|user_input_translator|Add1~5_sumout  & ( (!\VGA|user_input_translator|Add1~1_sumout  & (\VGA|writeEn~2_combout  & (\VGA|user_input_translator|Add1~9_sumout  & 
// !\VGA|user_input_translator|Add1~13_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~1_sumout ),
	.datab(!\VGA|writeEn~2_combout ),
	.datac(!\VGA|user_input_translator|Add1~9_sumout ),
	.datad(!\VGA|user_input_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] .lut_mask = 64'h0200020000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout  = ( \VGA|controller|controller_translator|Add1~9_sumout  & ( (!\VGA|controller|controller_translator|Add1~5_sumout  & (!\VGA|controller|controller_translator|Add1~13_sumout  & 
// !\VGA|controller|controller_translator|Add1~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datad(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .lut_mask = 64'h00000000C000C000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a8 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[2]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N39
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [2])) # (\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & !\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & ( 
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]) # 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  & (\VGA|VideoMemory|auto_generated|out_address_reg_b [2]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & !\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  & \VGA|VideoMemory|auto_generated|out_address_reg_b 
// [2])) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datab(!\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(!\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .lut_mask = 64'h02025202A2A2F2A2;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a22 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[1]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC00000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init2 = "0000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF8000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init1 = "0000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init0 = "0000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a16 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[1]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init3 = "0000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init2 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC00000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init0 = "0000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF8000000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a19 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[1]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init3 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC00000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init1 = "0000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF8000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init0 = "0000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a13 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[1]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init3 = "0000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init2 = "0000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init1 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC00000";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N0
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # (\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .lut_mask = 64'h000F3535F0FF3535;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a25 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[1]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init0 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout 
// ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ),
	.datab(gnd),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .lut_mask = 64'h505050505F5F5F5F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[1]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[1]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a10 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[1]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init3 = "0000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF8000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init2 = "0000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init1 = "0000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init0 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[1]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # (\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( 
// (\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .lut_mask = 64'h5050303F5F5F303F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  & ( 
// \VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout )) ) ) ) # ( 
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]) # 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.datae(!\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .lut_mask = 64'h0303CFCF00880088;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[0]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[0]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a9 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[0]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init3 = "0000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF8000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init2 = "0000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init1 = "0000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init0 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[0]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  
// & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & 
// \VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .lut_mask = 64'h0303F3F3505F505F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a24 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[0]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init0 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a27 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\backgroundColour[0]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],
\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N27
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0]) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h00AA55FF00AA55FF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a21 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[0]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC00000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init2 = "0000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF8000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init1 = "0000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init0 = "0000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a18 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[0]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init3 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC00000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init1 = "0000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF8000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init0 = "0000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a15 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[0]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init3 = "0000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init2 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC00000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init0 = "0000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF8000000000";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a12 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\backgroundColour[0]~reg0_q }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x [5],\D0|x [4],\D0|x [3],\D0|x [2],\D0|x [1],\D0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file = "SmartLot_bckgrn_HD.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init3 = "0000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init2 = "0000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init1 = "007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC00";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC000000000000000000000007FFF80000000000000000001FFFC0000000000000000000000003FFFC00000";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout )) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout )) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ((\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [3])))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// ((\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [2]))) ) ) ) # ( \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// ((\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout )) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datad(!\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.datae(!\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .lut_mask = 64'h00C008C830F038F8;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N1
cyclonev_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 2;
// synopsys translate_on

endmodule
