// Seed: 2174398776
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  genvar id_7;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  id_8 :
  assert property (@(posedge 1 or 1) 1)
  else id_2 <= 1'b0;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_7,
      id_1,
      id_7,
      id_7
  );
endmodule
