<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="RESET_GEN_C0::work"/><component name="TOP::work"/><component name="OSC_C0::work"/><component name="FlashFreeze_SB::work"/><component name="FlashFreeze_SB_MSS::work"/><component name="DESIGN_FIRMWARE::work"/><component name="test::work"/><component name="line_write_read::work"/><component name="COREUART_C0::work"/><component name="UART_interface::work"/><device die="PA4M1000_N" family="SmartFusion2" package="vf256"/><component name="DPSRAM_C0::work"/><component name="COREFIFO_C0::work"/><component name="xy_display::work"/><component name="mux::work"/><component name="DPSRAM_C1::work"/><component name="DPSRAM_C2::work"/><SmartGen version="8.0"/></workspace>