{
    "Misc": {
        "cwd": "/home/sf100212/lab-project-10gEthernetMAC/sim/verilog",
        "csrc": "csrc",
        "daidir_abs": "/home/sf100212/lab-project-10gEthernetMAC/sim/verilog/simv.daidir",
        "csrc_abs": "/home/sf100212/lab-project-10gEthernetMAC/sim/verilog/csrc",
        "archive_dir": "archive.11",
        "daidir": "simv.daidir",
        "default_output_dir": "csrc"
    },
    "CompileProcesses": [
        "cgproc.19278.json"
    ],
    "PEModules": [],
    "MlibObjs": {},
    "PrevCompiledModules": {
        "meta_sync_single_0000": {
            "Z0GYV_d": {
                "bytes": 10362,
                "mod": "meta_sync_single_0000",
                "checksum": 0,
                "mode": 4,
                "archive": "archive.11/_prev_archive_1.a",
                "out": "Z0GYV_d.o"
            }
        },
        "sync_clk_wb": {
            "UjwLm_d": {
                "bytes": 15196,
                "mod": "sync_clk_wb",
                "checksum": 0,
                "mode": 4,
                "archive": "archive.11/_prev_archive_1.a",
                "out": "UjwLm_d.o"
            }
        },
        "generic_fifo_ctrl_0000": {
            "NY7Gb_d": {
                "bytes": 23315,
                "mod": "generic_fifo_ctrl_0000",
                "checksum": 0,
                "mode": 4,
                "archive": "archive.11/_prev_archive_1.a",
                "out": "NY7Gb_d.o"
            }
        },
        "tb": {
            "g7hgQ_d": {
                "bytes": 19464,
                "mod": "tb",
                "checksum": 0,
                "mode": 4,
                "archive": "archive.11/_prev_archive_1.a",
                "out": "g7hgQ_d.o"
            }
        },
        "uvm_pkg": {
            "zr7M1_d": {
                "bytes": 3586155,
                "mod": "uvm_pkg",
                "checksum": 0,
                "mode": 4,
                "archive": "archive.11/_prev_archive_1.a",
                "out": "zr7M1_d.o"
            }
        },
        "testcase": {
            "PATxq_d": {
                "bytes": 2946348,
                "mod": "testcase",
                "checksum": 0,
                "mode": 4,
                "archive": "archive.11/_19278_archive_1.a",
                "out": "PATxq_d.o"
            }
        },
        "xge_interface": {
            "K4hma_d": {
                "bytes": 118982,
                "mod": "xge_interface",
                "checksum": 0,
                "mode": 4,
                "archive": "archive.11/_prev_archive_1.a",
                "out": "K4hma_d.o"
            }
        },
        "sync_clk_xgmii_tx": {
            "rpjqj_d": {
                "bytes": 10278,
                "mod": "sync_clk_xgmii_tx",
                "checksum": 0,
                "mode": 4,
                "archive": "archive.11/_prev_archive_1.a",
                "out": "rpjqj_d.o"
            }
        },
        "_vcs_msglog": {
            "zQBzV_d": {
                "bytes": 9958,
                "mod": "_vcs_msglog",
                "checksum": 0,
                "mode": 4,
                "archive": "archive.11/_prev_archive_1.a",
                "out": "zQBzV_d.o"
            }
        },
        "_vcs_unit__2861983952": {
            "iYS5S_d": {
                "bytes": 150225,
                "mod": "_vcs_unit__2861983952",
                "checksum": 0,
                "mode": 4,
                "archive": "archive.11/_prev_archive_1.a",
                "out": "iYS5S_d.o"
            }
        },
        "meta_sync_single_0001": {
            "hgiba_d": {
                "bytes": 9384,
                "mod": "meta_sync_single_0001",
                "checksum": 0,
                "mode": 4,
                "archive": "archive.11/_prev_archive_1.a",
                "out": "hgiba_d.o"
            }
        },
        "vcs_paramclassrepository": {
            "hEeZs_d": {
                "bytes": 3663515,
                "mod": "vcs_paramclassrepository",
                "checksum": 0,
                "mode": 4,
                "archive": "archive.11/_prev_archive_1.a",
                "out": "hEeZs_d.o"
            }
        },
        "tx_data_fifo": {
            "srKWe_d": {
                "bytes": 16375,
                "mod": "tx_data_fifo",
                "checksum": 0,
                "mode": 4,
                "archive": "archive.11/_prev_archive_1.a",
                "out": "srKWe_d.o"
            }
        },
        "std": {
            "reYIK_d": {
                "bytes": 34443,
                "mod": "std",
                "checksum": 0,
                "mode": 4,
                "archive": "archive.11/_prev_archive_1.a",
                "out": "reYIK_d.o"
            }
        },
        "tx_hold_fifo": {
            "GJcQF_d": {
                "bytes": 25325,
                "mod": "tx_hold_fifo",
                "checksum": 0,
                "mode": 4,
                "archive": "archive.11/_prev_archive_1.a",
                "out": "GJcQF_d.o"
            }
        },
        "uvm_custom_install_recording": {
            "nhiwz_d": {
                "bytes": 21778,
                "mod": "uvm_custom_install_recording",
                "checksum": 0,
                "mode": 4,
                "archive": "archive.11/_prev_archive_1.a",
                "out": "nhiwz_d.o"
            }
        },
        "xge_mac": {
            "ymzz2_d": {
                "bytes": 186942,
                "mod": "xge_mac",
                "checksum": 0,
                "mode": 4,
                "archive": "archive.11/_19278_archive_1.a",
                "out": "ymzz2_d.o"
            }
        },
        "wishbone_if": {
            "s4ZT9_d": {
                "bytes": 19221,
                "mod": "wishbone_if",
                "checksum": 0,
                "mode": 4,
                "archive": "archive.11/_prev_archive_1.a",
                "out": "s4ZT9_d.o"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 8507,
                "mod": "...MASTER...",
                "checksum": 0,
                "mode": 4,
                "out": "objs/amcQw_d.o"
            }
        },
        "fault_sm": {
            "zk6Si_d": {
                "bytes": 18222,
                "mod": "fault_sm",
                "checksum": 0,
                "mode": 4,
                "archive": "archive.11/_prev_archive_1.a",
                "out": "zk6Si_d.o"
            }
        }
    },
    "CurCompileUdps": {},
    "stat": {
        "peak_mem_kb": 279496,
        "quadSpeed": 79891.132574578893,
        "ru_childs_cgstart": {
            "ru_nvcsw": 0,
            "ru_utime_sec": 0.0,
            "ru_nivcsw": 0,
            "ru_stime_sec": 0.0,
            "ru_minflt": 0,
            "ru_maxrss_kb": 0,
            "ru_majflt": 0
        },
        "ru_self_cgstart": {
            "ru_nvcsw": 328,
            "ru_utime_sec": 5.9830899999999998,
            "ru_nivcsw": 6,
            "ru_stime_sec": 0.071988999999999997,
            "ru_minflt": 35010,
            "ru_maxrss_kb": 0,
            "ru_majflt": 0
        },
        "nMops": 366774,
        "nQuads": 130682,
        "mopSpeed": 224223.61349618615,
        "CodeGen(%)": 21.469814109521383,
        "totalObjSize": 3483985,
        "ru_self_end": {
            "ru_nvcsw": 329,
            "ru_utime_sec": 7.6188409999999998,
            "ru_nivcsw": 7,
            "ru_stime_sec": 0.13098000000000001,
            "ru_minflt": 49480,
            "ru_maxrss_kb": 0,
            "ru_majflt": 0
        },
        "ru_childs_end": {
            "ru_nvcsw": 1,
            "ru_utime_sec": 0.0,
            "ru_nivcsw": 2,
            "ru_stime_sec": 0.003999,
            "ru_minflt": 458,
            "ru_maxrss_kb": 0,
            "ru_majflt": 0
        },
        "mop/quad": 2.8066145299276104,
        "outputSizePerQuad": 26.0,
        "Frontend(%)": 78.53018589047862
    },
    "CurCompileModules": [
        "...MASTER...",
        "vcs_paramclassrepository",
        "_vcs_unit__2861983952",
        "std",
        "uvm_pkg",
        "_vcs_msglog",
        "uvm_custom_install_recording",
        "fault_sm",
        "generic_fifo_ctrl_0000",
        "meta_sync_single_0000",
        "meta_sync_single_0001",
        "sync_clk_wb",
        "sync_clk_xgmii_tx",
        "tx_data_fifo",
        "tx_hold_fifo",
        "wishbone_if",
        "xge_mac",
        "xge_mac",
        "testcase",
        "testcase",
        "tb",
        "xge_interface"
    ],
    "NameTable": {
        "fault_sm": [
            "fault_sm",
            "zk6Si",
            "module"
        ],
        "vcs_paramclassrepository": [
            "vcs_paramclassrepository",
            "hEeZs",
            "module"
        ],
        "meta_sync_single_0001": [
            "meta_sync_single_0001",
            "hgiba",
            "module"
        ],
        "_vcs_unit__2861983952": [
            "_vcs_unit__2861983952",
            "iYS5S",
            "module"
        ],
        "_vcs_msglog": [
            "_vcs_msglog",
            "zQBzV",
            "module"
        ],
        "tx_data_fifo": [
            "tx_data_fifo",
            "srKWe",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "tb": [
            "tb",
            "g7hgQ",
            "module"
        ],
        "generic_fifo_ctrl_0000": [
            "generic_fifo_ctrl_0000",
            "NY7Gb",
            "module"
        ],
        "meta_sync_single_0000": [
            "meta_sync_single_0000",
            "Z0GYV",
            "module"
        ],
        "sync_clk_wb": [
            "sync_clk_wb",
            "UjwLm",
            "module"
        ],
        "uvm_pkg": [
            "uvm_pkg",
            "zr7M1",
            "module"
        ],
        "tx_hold_fifo": [
            "tx_hold_fifo",
            "GJcQF",
            "module"
        ],
        "uvm_custom_install_recording": [
            "uvm_custom_install_recording",
            "nhiwz",
            "module"
        ],
        "xge_interface": [
            "xge_interface",
            "K4hma",
            "module"
        ],
        "sync_clk_xgmii_tx": [
            "sync_clk_xgmii_tx",
            "rpjqj",
            "module"
        ],
        "wishbone_if": [
            "wishbone_if",
            "s4ZT9",
            "module"
        ],
        "xge_mac": [
            "xge_mac",
            "ymzz2",
            "module"
        ],
        "testcase": [
            "testcase",
            "PATxq",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 350715,
        "archive": "archive.11/_19278_archive_1.a"
    },
    "LVLData": [
        "SIM"
    ],
    "CompileStatus": "Successful"
}