// Seed: 3618684320
module module_0 ();
  reg id_2;
  assign id_1 = id_2;
  always assume (1) id_1 <= 1;
  wire id_3;
  wire id_4, id_5, id_6;
  wire id_7;
endmodule
module module_1 (
    output wor  id_0,
    input  wire id_1,
    input  tri0 id_2
);
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2;
  initial id_1 <= id_1;
  wire id_2;
  module_0 modCall_1 ();
  assign id_1 = 1;
  wire id_3, id_4;
  wire id_5;
  wire id_6;
  assign id_2 = id_2;
  wire id_7, id_8;
endmodule
