-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cout_write_fifo_read is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    cout_burst_buf_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    cout_burst_buf_V_ce0 : OUT STD_LOGIC;
    cout_burst_buf_V_we0 : OUT STD_LOGIC;
    cout_burst_buf_V_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    cout_burst_buf_V_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    cout_burst_buf_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    cout_burst_buf_V_ce1 : OUT STD_LOGIC;
    cout_burst_buf_V_we1 : OUT STD_LOGIC;
    cout_burst_buf_V_d1 : OUT STD_LOGIC_VECTOR (511 downto 0);
    fifo_cout_V_V_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    fifo_cout_V_V_empty_n : IN STD_LOGIC;
    fifo_cout_V_V_read : OUT STD_LOGIC;
    en : IN STD_LOGIC;
    up_sample : IN STD_LOGIC;
    LAYER_OUT_H : IN STD_LOGIC_VECTOR (31 downto 0);
    LAYER_OUT_W : IN STD_LOGIC_VECTOR (31 downto 0);
    LAYER_OUT_NUM_T : IN STD_LOGIC_VECTOR (15 downto 0);
    LAYER_IN_H_T : IN STD_LOGIC_VECTOR (31 downto 0);
    LAYER_IN_W_T : IN STD_LOGIC_VECTOR (31 downto 0);
    in_h_iter : IN STD_LOGIC_VECTOR (31 downto 0);
    in_w_iter : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of cout_write_fifo_read is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_pp1_stage1 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_pp1_stage2 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal fifo_cout_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp2_iter20 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal done_reg_326 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_reg_326_pp2_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage2 : signal is "none";
    signal ap_enable_reg_pp1_iter5 : STD_LOGIC := '0';
    signal ap_block_pp1_stage2 : BOOLEAN;
    signal done4_reg_278 : STD_LOGIC_VECTOR (0 downto 0);
    signal done4_reg_278_pp1_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal done1_reg_230 : STD_LOGIC_VECTOR (0 downto 0);
    signal done1_reg_230_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal o7_reg_194 : STD_LOGIC_VECTOR (31 downto 0);
    signal o7_reg_194_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state3_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state9_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state12_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state15_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter5 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal o7_reg_194_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal o7_reg_194_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal o7_reg_194_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal h7_reg_206 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal w7_reg_218 : STD_LOGIC_VECTOR (31 downto 0);
    signal w7_reg_218_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal w7_reg_218_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal done1_reg_230_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal done1_reg_230_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal done1_reg_230_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal done1_reg_230_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal o1_reg_242 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_reg_242_pp1_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp1_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage1 : signal is "none";
    signal ap_block_state23_pp1_stage1_iter0 : BOOLEAN;
    signal ap_block_state26_pp1_stage1_iter1 : BOOLEAN;
    signal ap_block_state29_pp1_stage1_iter2 : BOOLEAN;
    signal ap_block_state32_pp1_stage1_iter3 : BOOLEAN;
    signal ap_block_state35_pp1_stage1_iter4 : BOOLEAN;
    signal ap_block_state38_pp1_stage1_iter5 : BOOLEAN;
    signal ap_block_pp1_stage1_11001 : BOOLEAN;
    signal o1_reg_242_pp1_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_reg_242_pp1_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_reg_242_pp1_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal h2_reg_254 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state22_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state25_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state28_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_state31_pp1_stage0_iter3 : BOOLEAN;
    signal ap_block_state34_pp1_stage0_iter4 : BOOLEAN;
    signal ap_block_state37_pp1_stage0_iter5 : BOOLEAN;
    signal ap_block_state40_pp1_stage0_iter6 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal w3_reg_266 : STD_LOGIC_VECTOR (31 downto 0);
    signal w3_reg_266_pp1_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal w3_reg_266_pp1_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal done4_reg_278_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal done4_reg_278_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal done4_reg_278_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal done4_reg_278_pp1_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal o_reg_290 : STD_LOGIC_VECTOR (31 downto 0);
    signal o_reg_290_pp2_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state41_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state42_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_state43_pp2_stage0_iter2 : BOOLEAN;
    signal ap_block_state44_pp2_stage0_iter3 : BOOLEAN;
    signal ap_block_state45_pp2_stage0_iter4 : BOOLEAN;
    signal ap_block_state46_pp2_stage0_iter5 : BOOLEAN;
    signal ap_block_state47_pp2_stage0_iter6 : BOOLEAN;
    signal ap_block_state48_pp2_stage0_iter7 : BOOLEAN;
    signal ap_block_state49_pp2_stage0_iter8 : BOOLEAN;
    signal ap_block_state50_pp2_stage0_iter9 : BOOLEAN;
    signal ap_block_state51_pp2_stage0_iter10 : BOOLEAN;
    signal ap_block_state52_pp2_stage0_iter11 : BOOLEAN;
    signal ap_block_state53_pp2_stage0_iter12 : BOOLEAN;
    signal ap_block_state54_pp2_stage0_iter13 : BOOLEAN;
    signal ap_block_state55_pp2_stage0_iter14 : BOOLEAN;
    signal ap_block_state56_pp2_stage0_iter15 : BOOLEAN;
    signal ap_block_state57_pp2_stage0_iter16 : BOOLEAN;
    signal ap_block_state58_pp2_stage0_iter17 : BOOLEAN;
    signal ap_block_state59_pp2_stage0_iter18 : BOOLEAN;
    signal ap_block_state60_pp2_stage0_iter19 : BOOLEAN;
    signal ap_block_state61_pp2_stage0_iter20 : BOOLEAN;
    signal ap_block_state62_pp2_stage0_iter21 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal o_reg_290_pp2_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal o_reg_290_pp2_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal o_reg_290_pp2_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal o_reg_290_pp2_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal o_reg_290_pp2_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal o_reg_290_pp2_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal o_reg_290_pp2_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal o_reg_290_pp2_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal o_reg_290_pp2_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal o_reg_290_pp2_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal o_reg_290_pp2_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal o_reg_290_pp2_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal o_reg_290_pp2_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal h_reg_302 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal w_reg_314 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_reg_314_pp2_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal w_reg_314_pp2_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal w_reg_314_pp2_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal w_reg_314_pp2_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal w_reg_314_pp2_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal w_reg_314_pp2_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal w_reg_314_pp2_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal done_reg_326_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal done_reg_326_pp2_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal done_reg_326_pp2_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal done_reg_326_pp2_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal done_reg_326_pp2_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal done_reg_326_pp2_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal done_reg_326_pp2_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal done_reg_326_pp2_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal done_reg_326_pp2_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal done_reg_326_pp2_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal done_reg_326_pp2_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal done_reg_326_pp2_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal done_reg_326_pp2_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal done_reg_326_pp2_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal done_reg_326_pp2_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal done_reg_326_pp2_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal done_reg_326_pp2_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal done_reg_326_pp2_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal done_reg_326_pp2_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_358 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_state4_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state10_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state13_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_state16_pp0_stage2_iter4 : BOOLEAN;
    signal ap_block_state19_pp0_stage2_iter5 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_block_state24_pp1_stage2_iter0 : BOOLEAN;
    signal ap_block_state27_pp1_stage2_iter1 : BOOLEAN;
    signal ap_block_state30_pp1_stage2_iter2 : BOOLEAN;
    signal ap_block_state33_pp1_stage2_iter3 : BOOLEAN;
    signal ap_block_state36_pp1_stage2_iter4 : BOOLEAN;
    signal ap_block_state39_pp1_stage2_iter5 : BOOLEAN;
    signal ap_block_pp1_stage2_11001 : BOOLEAN;
    signal LAYER_OUT_NUM_T_cast_fu_362_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_OUT_NUM_T_cast_reg_1089 : STD_LOGIC_VECTOR (31 downto 0);
    signal write_2_fu_380_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_507_fu_388_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_507_reg_1100 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_508_fu_394_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_508_reg_1105 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_509_fu_400_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_509_reg_1110 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_510_fu_406_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_510_reg_1115 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_204_cast_fu_412_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_204_cast_reg_1120 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_305_fu_426_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_305_reg_1125 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_306_fu_440_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_306_reg_1131 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_307_fu_454_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_307_reg_1136 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_308_fu_468_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_308_reg_1141 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_199_cast_fu_472_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_199_cast_reg_1146 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_cast_fu_476_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_cast_reg_1151 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_211_fu_485_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_211_reg_1156 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_done1_phi_fu_234_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_219_fu_490_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_219_reg_1161 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_8_fu_495_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_8_reg_1166 : STD_LOGIC_VECTOR (31 downto 0);
    signal h_8_fu_501_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal h_8_reg_1172 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp26_fu_515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp26_reg_1178 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp26_reg_1178_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp26_reg_1178_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp26_reg_1178_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp26_reg_1178_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp26_reg_1178_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_227_fu_521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_227_reg_1184 : STD_LOGIC_VECTOR (0 downto 0);
    signal o_9_fu_529_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal o_9_reg_1190 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp27_fu_535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp27_reg_1196 : STD_LOGIC_VECTOR (0 downto 0);
    signal h11_2_fu_548_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal h11_2_reg_1202 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal o10_3_fu_574_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal o10_3_reg_1207 : STD_LOGIC_VECTOR (31 downto 0);
    signal w12_1_fu_581_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal w12_1_reg_1212 : STD_LOGIC_VECTOR (31 downto 0);
    signal done13_3_fu_587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done13_3_reg_1217 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_480_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_202_reg_1222 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_206_fu_597_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_206_reg_1227 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_603_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_207_reg_1232 : STD_LOGIC_VECTOR (31 downto 0);
    signal cout_burst_buf_V_add_2_reg_1237 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_520_reg_1242 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_200_fu_701_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_200_reg_1250 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_done4_phi_fu_282_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_216_fu_706_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_216_reg_1255 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_7_fu_711_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_7_reg_1260 : STD_LOGIC_VECTOR (31 downto 0);
    signal h_7_fu_717_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal h_7_reg_1266 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp20_fu_731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp20_reg_1272 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp20_reg_1272_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp20_reg_1272_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp20_reg_1272_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp20_reg_1272_pp1_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp20_reg_1272_pp1_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_225_fu_737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_225_reg_1278 : STD_LOGIC_VECTOR (0 downto 0);
    signal o_8_fu_745_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal o_8_reg_1284 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp23_fu_751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp23_reg_1290 : STD_LOGIC_VECTOR (0 downto 0);
    signal h2_2_fu_764_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal h2_2_reg_1296 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal o1_3_fu_790_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_3_reg_1301 : STD_LOGIC_VECTOR (31 downto 0);
    signal w3_1_fu_797_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal w3_1_reg_1306 : STD_LOGIC_VECTOR (31 downto 0);
    signal done4_3_fu_803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done4_3_reg_1311 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_696_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_194_reg_1316 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_195_fu_808_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_195_reg_1321 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_813_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_reg_1326 : STD_LOGIC_VECTOR (31 downto 0);
    signal cout_burst_buf_V_add_1_reg_1331 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_516_reg_1336 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_223_fu_912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_223_reg_1344 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_done_phi_fu_330_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal h_6_fu_917_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal h_6_reg_1351 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_1_fu_923_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_1_reg_1357 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal o_3_fu_972_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal o_3_reg_1362 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal h_2_fu_986_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal done_3_fu_993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_931_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_186_reg_1377 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_187_fu_999_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_187_reg_1382 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1004_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_188_reg_1387 : STD_LOGIC_VECTOR (31 downto 0);
    signal cout_burst_buf_V_add_reg_1392 : STD_LOGIC_VECTOR (11 downto 0);
    signal cout_burst_buf_V_add_reg_1392_pp2_iter17_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal cout_burst_buf_V_add_reg_1392_pp2_iter18_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal cout_burst_buf_V_add_reg_1392_pp2_iter19_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal cout_burst_buf_V_add_reg_1392_pp2_iter20_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_513_reg_1398 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_513_reg_1398_pp2_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_513_reg_1398_pp2_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_513_reg_1398_pp2_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cout_buf_0_V_fu_1042_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal cout_buf_0_V_reg_1404 : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_fu_348_p4 : STD_LOGIC_VECTOR (255 downto 0);
    signal cout_buf_1_V_reg_1409 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_enable_reg_pp2_iter19 : STD_LOGIC := '0';
    signal cout_buf_1_V_13_fu_1046_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal cout_buf_1_V_13_reg_1414 : STD_LOGIC_VECTOR (255 downto 0);
    signal cout_buf_0_V_13_fu_1052_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal cout_buf_0_V_13_reg_1419 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state22 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage2_subdone : BOOLEAN;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter6 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state41 : STD_LOGIC;
    signal ap_enable_reg_pp2_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter21 : STD_LOGIC := '0';
    signal ap_phi_mux_o7_phi_fu_198_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_phi_mux_h7_phi_fu_210_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_w7_phi_fu_222_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_o1_phi_fu_246_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp1_stage1 : BOOLEAN;
    signal ap_phi_mux_h2_phi_fu_258_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal ap_phi_mux_w3_phi_fu_270_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_o_phi_fu_294_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_h_phi_fu_306_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_w_phi_fu_318_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_210_fu_628_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_199_fu_838_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_191_fu_1029_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_2_fu_687_p3 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_1_fu_897_p3 : STD_LOGIC_VECTOR (511 downto 0);
    signal brmerge_fu_366_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_fu_366_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_372_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_fu_366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_372_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_507_fu_388_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_338_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_s_fu_416_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_416_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_177_fu_430_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_178_fu_444_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_179_fu_458_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_212_fu_507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_220_fu_511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_230_fu_525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp29_fu_541_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_233_fu_556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_3_fu_560_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp28_fu_567_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_517_fu_592_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_603_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_518_fu_607_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_cout_idx_2_fu_613_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_209_fu_618_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal cout_buf_0_V_9_fu_641_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal cout_buf_1_V_11_fu_659_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal cout_buf_1_V_6_fu_645_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal cout_buf_0_V_11_fu_666_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal cout_buf_0_V_6_fu_652_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal cout_buf_1_V_15_fu_673_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal cout_buf_0_V_15_fu_680_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_fu_696_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_201_fu_723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_217_fu_727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_229_fu_741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp25_fu_757_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_232_fu_772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_2_fu_776_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp24_fu_783_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_813_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_514_fu_817_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_cout_idx_1_fu_823_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_198_fu_828_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal cout_buf_0_V_3_fu_851_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal cout_buf_1_V_8_fu_869_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal cout_buf_1_V_5_fu_855_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal cout_buf_0_V_7_fu_876_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal cout_buf_0_V_4_fu_862_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal cout_buf_1_V_14_fu_883_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal cout_buf_0_V_14_fu_890_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal w_6_fu_906_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_223_fu_912_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal o_7_fu_940_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_231_fu_946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_228_fu_936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_1_fu_951_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp5_fu_964_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp9_fu_979_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1004_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_511_fu_1008_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_cout_idx_fu_1014_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_190_fu_1019_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_480_ce : STD_LOGIC;
    signal grp_fu_603_ce : STD_LOGIC;
    signal grp_fu_696_ce : STD_LOGIC;
    signal grp_fu_813_ce : STD_LOGIC;
    signal grp_fu_931_ce : STD_LOGIC;
    signal grp_fu_1004_ce : STD_LOGIC;
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp1_stage1_subdone : BOOLEAN;
    signal ap_block_pp0 : BOOLEAN;
    signal ap_block_pp1 : BOOLEAN;
    signal ap_block_pp2 : BOOLEAN;
    signal ap_enable_operation_271 : BOOLEAN;
    signal ap_enable_state58_pp2_iter17_stage0 : BOOLEAN;
    signal ap_enable_operation_273 : BOOLEAN;
    signal ap_enable_state60_pp2_iter19_stage0 : BOOLEAN;
    signal ap_enable_operation_282 : BOOLEAN;
    signal ap_enable_state62_pp2_iter21_stage0 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;

    component top_kernel_mul_32bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component top_kernel_mul_32g8j IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component top_kernel_mul_31Shg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (30 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    top_kernel_mul_32bkb_U284 : component top_kernel_mul_32bkb
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => LAYER_IN_W_T,
        din1 => ap_phi_mux_h7_phi_fu_210_p4,
        ce => grp_fu_480_ce,
        dout => grp_fu_480_p2);

    top_kernel_mul_32g8j_U285 : component top_kernel_mul_32g8j
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_206_reg_1227,
        din1 => grp_fu_603_p1,
        ce => grp_fu_603_ce,
        dout => grp_fu_603_p2);

    top_kernel_mul_31Shg_U286 : component top_kernel_mul_31Shg
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 31,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_696_p0,
        din1 => ap_phi_mux_h2_phi_fu_258_p4,
        ce => grp_fu_696_ce,
        dout => grp_fu_696_p2);

    top_kernel_mul_32g8j_U287 : component top_kernel_mul_32g8j
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_195_reg_1321,
        din1 => grp_fu_813_p1,
        ce => grp_fu_813_ce,
        dout => grp_fu_813_p2);

    top_kernel_mul_32bkb_U288 : component top_kernel_mul_32bkb
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => LAYER_IN_W_T,
        din1 => h_reg_302,
        ce => grp_fu_931_ce,
        dout => grp_fu_931_p2);

    top_kernel_mul_32g8j_U289 : component top_kernel_mul_32g8j
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_187_reg_1382,
        din1 => grp_fu_1004_p1,
        ce => grp_fu_1004_ce,
        dout => grp_fu_1004_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((write_2_fu_380_p3 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                elsif (((write_2_fu_380_p3 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state22) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((write_2_fu_380_p3 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                    ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                    ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                    ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter6 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp1_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
                    ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
                elsif (((write_2_fu_380_p3 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp1_iter6 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state41) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif (((write_2_fu_380_p3 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp2_exit_iter0_state41)) then 
                        ap_enable_reg_pp2_iter1 <= (ap_const_logic_1 xor ap_condition_pp2_exit_iter0_state41);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter10 <= ap_enable_reg_pp2_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter11 <= ap_enable_reg_pp2_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter12 <= ap_enable_reg_pp2_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter13 <= ap_enable_reg_pp2_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter14 <= ap_enable_reg_pp2_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter15 <= ap_enable_reg_pp2_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter16 <= ap_enable_reg_pp2_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter17 <= ap_enable_reg_pp2_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter18 <= ap_enable_reg_pp2_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter19 <= ap_enable_reg_pp2_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter20 <= ap_enable_reg_pp2_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter21 <= ap_enable_reg_pp2_iter20;
                elsif (((write_2_fu_380_p3 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp2_iter21 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter8 <= ap_enable_reg_pp2_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter9 <= ap_enable_reg_pp2_iter8;
                end if; 
            end if;
        end if;
    end process;


    done1_reg_230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((write_2_fu_380_p3 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                done1_reg_230 <= ap_const_lv1_0;
            elsif (((done1_reg_230 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                done1_reg_230 <= done13_3_reg_1217;
            end if; 
        end if;
    end process;

    done4_reg_278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((write_2_fu_380_p3 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                done4_reg_278 <= ap_const_lv1_0;
            elsif (((done4_reg_278 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                done4_reg_278 <= done4_3_reg_1311;
            end if; 
        end if;
    end process;

    done_reg_326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((write_2_fu_380_p3 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                done_reg_326 <= ap_const_lv1_0;
            elsif (((done_reg_326 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                done_reg_326 <= done_3_fu_993_p2;
            end if; 
        end if;
    end process;

    h2_reg_254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((write_2_fu_380_p3 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                h2_reg_254 <= ap_const_lv32_0;
            elsif (((done4_reg_278 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                h2_reg_254 <= h2_2_reg_1296;
            end if; 
        end if;
    end process;

    h7_reg_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((write_2_fu_380_p3 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                h7_reg_206 <= ap_const_lv32_0;
            elsif (((done1_reg_230 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                h7_reg_206 <= h11_2_reg_1202;
            end if; 
        end if;
    end process;

    h_reg_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((write_2_fu_380_p3 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                h_reg_302 <= ap_const_lv32_0;
            elsif (((done_reg_326 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                h_reg_302 <= h_2_fu_986_p3;
            end if; 
        end if;
    end process;

    o1_reg_242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((write_2_fu_380_p3 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                o1_reg_242 <= ap_const_lv32_0;
            elsif (((done4_reg_278_pp1_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001))) then 
                o1_reg_242 <= o1_3_reg_1301;
            end if; 
        end if;
    end process;

    o7_reg_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((write_2_fu_380_p3 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                o7_reg_194 <= ap_const_lv32_0;
            elsif (((done1_reg_230_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                o7_reg_194 <= o10_3_reg_1207;
            end if; 
        end if;
    end process;

    o_reg_290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((write_2_fu_380_p3 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                o_reg_290 <= ap_const_lv32_0;
            elsif (((done_reg_326_pp2_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                o_reg_290 <= o_3_reg_1362;
            end if; 
        end if;
    end process;

    w3_reg_266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((write_2_fu_380_p3 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                w3_reg_266 <= ap_const_lv32_0;
            elsif (((done4_reg_278 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                w3_reg_266 <= w3_1_reg_1306;
            end if; 
        end if;
    end process;

    w7_reg_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((write_2_fu_380_p3 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                w7_reg_218 <= ap_const_lv32_0;
            elsif (((done1_reg_230 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                w7_reg_218 <= w12_1_reg_1212;
            end if; 
        end if;
    end process;

    w_reg_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((write_2_fu_380_p3 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                w_reg_314 <= ap_const_lv32_0;
            elsif (((done_reg_326 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                w_reg_314 <= w_1_reg_1357;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    LAYER_OUT_NUM_T_cast_reg_1089(15 downto 0) <= LAYER_OUT_NUM_T_cast_fu_362_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((done_reg_326_pp2_iter19_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                cout_buf_0_V_13_reg_1419 <= cout_buf_0_V_13_fu_1052_p3;
                cout_buf_1_V_13_reg_1414 <= cout_buf_1_V_13_fu_1046_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((done_reg_326_pp2_iter18_reg = ap_const_lv1_0) and (tmp_513_reg_1398_pp2_iter18_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                cout_buf_0_V_reg_1404 <= cout_buf_0_V_fu_1042_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_513_reg_1398_pp2_iter18_reg = ap_const_lv1_0) and (done_reg_326_pp2_iter18_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter19 = ap_const_logic_1))) then
                cout_buf_1_V_reg_1409 <= cout_burst_buf_V_q0(511 downto 256);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((done4_reg_278_pp1_iter4_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                cout_burst_buf_V_add_1_reg_1331 <= tmp_199_fu_838_p1(12 - 1 downto 0);
                tmp_516_reg_1336 <= local_cout_idx_1_fu_823_p2(3 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((done1_reg_230_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cout_burst_buf_V_add_2_reg_1237 <= tmp_210_fu_628_p1(12 - 1 downto 0);
                tmp_520_reg_1242 <= local_cout_idx_2_fu_613_p2(3 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((done_reg_326_pp2_iter15_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                cout_burst_buf_V_add_reg_1392 <= tmp_191_fu_1029_p1(12 - 1 downto 0);
                tmp_513_reg_1398 <= local_cout_idx_fu_1014_p2(3 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp2_stage0_11001)) then
                cout_burst_buf_V_add_reg_1392_pp2_iter17_reg <= cout_burst_buf_V_add_reg_1392;
                cout_burst_buf_V_add_reg_1392_pp2_iter18_reg <= cout_burst_buf_V_add_reg_1392_pp2_iter17_reg;
                cout_burst_buf_V_add_reg_1392_pp2_iter19_reg <= cout_burst_buf_V_add_reg_1392_pp2_iter18_reg;
                cout_burst_buf_V_add_reg_1392_pp2_iter20_reg <= cout_burst_buf_V_add_reg_1392_pp2_iter19_reg;
                done_reg_326_pp2_iter10_reg <= done_reg_326_pp2_iter9_reg;
                done_reg_326_pp2_iter11_reg <= done_reg_326_pp2_iter10_reg;
                done_reg_326_pp2_iter12_reg <= done_reg_326_pp2_iter11_reg;
                done_reg_326_pp2_iter13_reg <= done_reg_326_pp2_iter12_reg;
                done_reg_326_pp2_iter14_reg <= done_reg_326_pp2_iter13_reg;
                done_reg_326_pp2_iter15_reg <= done_reg_326_pp2_iter14_reg;
                done_reg_326_pp2_iter16_reg <= done_reg_326_pp2_iter15_reg;
                done_reg_326_pp2_iter17_reg <= done_reg_326_pp2_iter16_reg;
                done_reg_326_pp2_iter18_reg <= done_reg_326_pp2_iter17_reg;
                done_reg_326_pp2_iter19_reg <= done_reg_326_pp2_iter18_reg;
                done_reg_326_pp2_iter20_reg <= done_reg_326_pp2_iter19_reg;
                done_reg_326_pp2_iter2_reg <= done_reg_326_pp2_iter1_reg;
                done_reg_326_pp2_iter3_reg <= done_reg_326_pp2_iter2_reg;
                done_reg_326_pp2_iter4_reg <= done_reg_326_pp2_iter3_reg;
                done_reg_326_pp2_iter5_reg <= done_reg_326_pp2_iter4_reg;
                done_reg_326_pp2_iter6_reg <= done_reg_326_pp2_iter5_reg;
                done_reg_326_pp2_iter7_reg <= done_reg_326_pp2_iter6_reg;
                done_reg_326_pp2_iter8_reg <= done_reg_326_pp2_iter7_reg;
                done_reg_326_pp2_iter9_reg <= done_reg_326_pp2_iter8_reg;
                o_reg_290_pp2_iter10_reg <= o_reg_290_pp2_iter9_reg;
                o_reg_290_pp2_iter11_reg <= o_reg_290_pp2_iter10_reg;
                o_reg_290_pp2_iter12_reg <= o_reg_290_pp2_iter11_reg;
                o_reg_290_pp2_iter13_reg <= o_reg_290_pp2_iter12_reg;
                o_reg_290_pp2_iter14_reg <= o_reg_290_pp2_iter13_reg;
                o_reg_290_pp2_iter15_reg <= o_reg_290_pp2_iter14_reg;
                o_reg_290_pp2_iter2_reg <= o_reg_290;
                o_reg_290_pp2_iter3_reg <= o_reg_290_pp2_iter2_reg;
                o_reg_290_pp2_iter4_reg <= o_reg_290_pp2_iter3_reg;
                o_reg_290_pp2_iter5_reg <= o_reg_290_pp2_iter4_reg;
                o_reg_290_pp2_iter6_reg <= o_reg_290_pp2_iter5_reg;
                o_reg_290_pp2_iter7_reg <= o_reg_290_pp2_iter6_reg;
                o_reg_290_pp2_iter8_reg <= o_reg_290_pp2_iter7_reg;
                o_reg_290_pp2_iter9_reg <= o_reg_290_pp2_iter8_reg;
                tmp_513_reg_1398_pp2_iter17_reg <= tmp_513_reg_1398;
                tmp_513_reg_1398_pp2_iter18_reg <= tmp_513_reg_1398_pp2_iter17_reg;
                tmp_513_reg_1398_pp2_iter19_reg <= tmp_513_reg_1398_pp2_iter18_reg;
                w_reg_314_pp2_iter2_reg <= w_reg_314_pp2_iter1_reg;
                w_reg_314_pp2_iter3_reg <= w_reg_314_pp2_iter2_reg;
                w_reg_314_pp2_iter4_reg <= w_reg_314_pp2_iter3_reg;
                w_reg_314_pp2_iter5_reg <= w_reg_314_pp2_iter4_reg;
                w_reg_314_pp2_iter6_reg <= w_reg_314_pp2_iter5_reg;
                w_reg_314_pp2_iter7_reg <= w_reg_314_pp2_iter6_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((done1_reg_230 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                done13_3_reg_1217 <= done13_3_fu_587_p2;
                o10_3_reg_1207 <= o10_3_fu_574_p3;
                w12_1_reg_1212 <= w12_1_fu_581_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                done1_reg_230_pp0_iter1_reg <= done1_reg_230;
                done1_reg_230_pp0_iter2_reg <= done1_reg_230_pp0_iter1_reg;
                done1_reg_230_pp0_iter3_reg <= done1_reg_230_pp0_iter2_reg;
                done1_reg_230_pp0_iter4_reg <= done1_reg_230_pp0_iter3_reg;
                done1_reg_230_pp0_iter5_reg <= done1_reg_230_pp0_iter4_reg;
                w7_reg_218_pp0_iter1_reg <= w7_reg_218;
                w7_reg_218_pp0_iter2_reg <= w7_reg_218_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((done4_reg_278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                done4_3_reg_1311 <= done4_3_fu_803_p2;
                o1_3_reg_1301 <= o1_3_fu_790_p3;
                w3_1_reg_1306 <= w3_1_fu_797_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                done4_reg_278_pp1_iter1_reg <= done4_reg_278;
                done4_reg_278_pp1_iter2_reg <= done4_reg_278_pp1_iter1_reg;
                done4_reg_278_pp1_iter3_reg <= done4_reg_278_pp1_iter2_reg;
                done4_reg_278_pp1_iter4_reg <= done4_reg_278_pp1_iter3_reg;
                done4_reg_278_pp1_iter5_reg <= done4_reg_278_pp1_iter4_reg;
                w3_reg_266_pp1_iter1_reg <= w3_reg_266;
                w3_reg_266_pp1_iter2_reg <= w3_reg_266_pp1_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                done_reg_326_pp2_iter1_reg <= done_reg_326;
                w_reg_314_pp2_iter1_reg <= w_reg_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((done1_reg_230 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                h11_2_reg_1202 <= h11_2_fu_548_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((done4_reg_278 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001))) then
                h2_2_reg_1296 <= h2_2_fu_764_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_done_phi_fu_330_p4 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                h_6_reg_1351 <= h_6_fu_917_p2;
                tmp_223_reg_1344 <= tmp_223_fu_912_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_done4_phi_fu_282_p4 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                h_7_reg_1266 <= h_7_fu_717_p2;
                tmp_200_reg_1250 <= tmp_200_fu_701_p2;
                tmp_216_reg_1255 <= tmp_216_fu_706_p2;
                w_7_reg_1260 <= w_7_fu_711_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_done1_phi_fu_234_p4 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                h_8_reg_1172 <= h_8_fu_501_p2;
                tmp_211_reg_1156 <= tmp_211_fu_485_p2;
                tmp_219_reg_1161 <= tmp_219_fu_490_p2;
                w_8_reg_1166 <= w_8_fu_495_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001))) then
                o1_reg_242_pp1_iter1_reg <= o1_reg_242;
                o1_reg_242_pp1_iter2_reg <= o1_reg_242_pp1_iter1_reg;
                o1_reg_242_pp1_iter3_reg <= o1_reg_242_pp1_iter2_reg;
                o1_reg_242_pp1_iter4_reg <= o1_reg_242_pp1_iter3_reg;
                sel_tmp20_reg_1272_pp1_iter1_reg <= sel_tmp20_reg_1272;
                sel_tmp20_reg_1272_pp1_iter2_reg <= sel_tmp20_reg_1272_pp1_iter1_reg;
                sel_tmp20_reg_1272_pp1_iter3_reg <= sel_tmp20_reg_1272_pp1_iter2_reg;
                sel_tmp20_reg_1272_pp1_iter4_reg <= sel_tmp20_reg_1272_pp1_iter3_reg;
                sel_tmp20_reg_1272_pp1_iter5_reg <= sel_tmp20_reg_1272_pp1_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                o7_reg_194_pp0_iter1_reg <= o7_reg_194;
                o7_reg_194_pp0_iter2_reg <= o7_reg_194_pp0_iter1_reg;
                o7_reg_194_pp0_iter3_reg <= o7_reg_194_pp0_iter2_reg;
                o7_reg_194_pp0_iter4_reg <= o7_reg_194_pp0_iter3_reg;
                sel_tmp26_reg_1178_pp0_iter1_reg <= sel_tmp26_reg_1178;
                sel_tmp26_reg_1178_pp0_iter2_reg <= sel_tmp26_reg_1178_pp0_iter1_reg;
                sel_tmp26_reg_1178_pp0_iter3_reg <= sel_tmp26_reg_1178_pp0_iter2_reg;
                sel_tmp26_reg_1178_pp0_iter4_reg <= sel_tmp26_reg_1178_pp0_iter3_reg;
                sel_tmp26_reg_1178_pp0_iter5_reg <= sel_tmp26_reg_1178_pp0_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((done_reg_326 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                o_3_reg_1362 <= o_3_fu_972_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((done4_reg_278 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001))) then
                o_8_reg_1284 <= o_8_fu_745_p2;
                sel_tmp20_reg_1272 <= sel_tmp20_fu_731_p2;
                sel_tmp23_reg_1290 <= sel_tmp23_fu_751_p2;
                tmp_225_reg_1278 <= tmp_225_fu_737_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((done1_reg_230 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                o_9_reg_1190 <= o_9_fu_529_p2;
                sel_tmp26_reg_1178 <= sel_tmp26_fu_515_p2;
                sel_tmp27_reg_1196 <= sel_tmp27_fu_535_p2;
                tmp_227_reg_1184 <= tmp_227_fu_521_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((done1_reg_230_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((done4_reg_278_pp1_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then
                reg_358 <= fifo_cout_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((done_reg_326_pp2_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                tmp_186_reg_1377 <= grp_fu_931_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((done_reg_326_pp2_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                tmp_187_reg_1382 <= tmp_187_fu_999_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((done_reg_326_pp2_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                tmp_188_reg_1387 <= grp_fu_1004_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((done4_reg_278_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                tmp_194_reg_1316 <= grp_fu_696_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((done4_reg_278_pp1_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001))) then
                tmp_195_reg_1321 <= tmp_195_fu_808_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((done4_reg_278_pp1_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then
                tmp_196_reg_1326 <= grp_fu_813_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((write_2_fu_380_p3 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    tmp_199_cast_reg_1146(12 downto 0) <= tmp_199_cast_fu_472_p1(12 downto 0);
                    tmp_305_reg_1125(30 downto 0) <= tmp_305_fu_426_p1(30 downto 0);
                    tmp_306_reg_1131(30 downto 0) <= tmp_306_fu_440_p1(30 downto 0);
                    tmp_307_reg_1136(30 downto 0) <= tmp_307_fu_454_p1(30 downto 0);
                    tmp_308_reg_1141(30 downto 0) <= tmp_308_fu_468_p1(30 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((done1_reg_230_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_202_reg_1222 <= grp_fu_480_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((write_2_fu_380_p3 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    tmp_204_cast_reg_1120(12 downto 0) <= tmp_204_cast_fu_412_p1(12 downto 0);
                    tmp_507_reg_1100(31 downto 1) <= tmp_507_fu_388_p2(31 downto 1);
                    tmp_508_reg_1105(31 downto 1) <= tmp_508_fu_394_p2(31 downto 1);
                    tmp_509_reg_1110(31 downto 1) <= tmp_509_fu_400_p2(31 downto 1);
                    tmp_510_reg_1115(31 downto 1) <= tmp_510_fu_406_p2(31 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((done1_reg_230_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                tmp_206_reg_1227 <= tmp_206_fu_597_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((done1_reg_230_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                tmp_207_reg_1232 <= grp_fu_603_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((write_2_fu_380_p3 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    tmp_cast_reg_1151(12 downto 0) <= tmp_cast_fu_476_p1(12 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_done_phi_fu_330_p4 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                w_1_reg_1357 <= w_1_fu_923_p3;
            end if;
        end if;
    end process;
    LAYER_OUT_NUM_T_cast_reg_1089(31 downto 16) <= "0000000000000000";
    tmp_507_reg_1100(0) <= '0';
    tmp_508_reg_1105(0) <= '0';
    tmp_509_reg_1110(0) <= '0';
    tmp_510_reg_1115(0) <= '0';
    tmp_204_cast_reg_1120(31 downto 13) <= "0000000000000000000";
    tmp_305_reg_1125(31) <= '0';
    tmp_306_reg_1131(31) <= '0';
    tmp_307_reg_1136(31) <= '0';
    tmp_308_reg_1141(31) <= '0';
    tmp_199_cast_reg_1146(31 downto 13) <= "0000000000000000000";
    tmp_cast_reg_1151(31 downto 13) <= "0000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp2_iter20, ap_enable_reg_pp1_iter5, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp1_stage0, write_2_fu_380_p3, ap_phi_mux_done1_phi_fu_234_p4, ap_enable_reg_pp0_iter0, ap_phi_mux_done4_phi_fu_282_p4, ap_enable_reg_pp1_iter0, ap_phi_mux_done_phi_fu_330_p4, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_subdone, ap_enable_reg_pp0_iter6, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter1, ap_block_pp1_stage2_subdone, ap_enable_reg_pp1_iter6, ap_block_pp2_stage0_subdone, ap_enable_reg_pp2_iter21, ap_block_pp0_stage1_subdone, ap_block_pp1_stage1_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((write_2_fu_380_p3 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif (((write_2_fu_380_p3 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((write_2_fu_380_p3 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((write_2_fu_380_p3 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_phi_mux_done1_phi_fu_234_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_phi_mux_done1_phi_fu_234_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_phi_mux_done4_phi_fu_282_p4 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp1_iter5 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                elsif ((((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_phi_mux_done4_phi_fu_282_p4 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp1_iter5 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                end if;
            when ap_ST_fsm_pp1_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                end if;
            when ap_ST_fsm_pp2_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_phi_mux_done_phi_fu_330_p4 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) and not(((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter20 = ap_const_logic_0) and (ap_enable_reg_pp2_iter21 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif ((((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter20 = ap_const_logic_0) and (ap_enable_reg_pp2_iter21 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_phi_mux_done_phi_fu_330_p4 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    LAYER_OUT_NUM_T_cast_fu_362_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(LAYER_OUT_NUM_T),32));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(3);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(5);
    ap_CS_fsm_pp1_stage1 <= ap_CS_fsm(6);
    ap_CS_fsm_pp1_stage2 <= ap_CS_fsm(7);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(8);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state21 <= ap_CS_fsm(4);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage1_subdone)
    begin
                ap_block_pp0 <= (((ap_ST_fsm_pp0_stage2 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage2_subdone)) or ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone)) or ((ap_ST_fsm_pp0_stage1 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage1_subdone)));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(fifo_cout_V_V_empty_n, ap_enable_reg_pp0_iter5, done1_reg_230_pp0_iter5_reg)
    begin
                ap_block_pp0_stage2_11001 <= ((done1_reg_230_pp0_iter5_reg = ap_const_lv1_0) and (fifo_cout_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(fifo_cout_V_V_empty_n, ap_enable_reg_pp0_iter5, done1_reg_230_pp0_iter5_reg)
    begin
                ap_block_pp0_stage2_subdone <= ((done1_reg_230_pp0_iter5_reg = ap_const_lv1_0) and (fifo_cout_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1));
    end process;


    ap_block_pp1_assign_proc : process(ap_CS_fsm, ap_block_pp1_stage0_subdone, ap_block_pp1_stage2_subdone, ap_block_pp1_stage1_subdone)
    begin
                ap_block_pp1 <= (((ap_const_boolean_1 = ap_block_pp1_stage2_subdone) and (ap_ST_fsm_pp1_stage2 = ap_CS_fsm)) or ((ap_ST_fsm_pp1_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp1_stage0_subdone)) or ((ap_ST_fsm_pp1_stage1 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp1_stage1_subdone)));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage2_11001_assign_proc : process(fifo_cout_V_V_empty_n, ap_enable_reg_pp1_iter5, done4_reg_278_pp1_iter5_reg)
    begin
                ap_block_pp1_stage2_11001 <= ((done4_reg_278_pp1_iter5_reg = ap_const_lv1_0) and (fifo_cout_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1));
    end process;


    ap_block_pp1_stage2_subdone_assign_proc : process(fifo_cout_V_V_empty_n, ap_enable_reg_pp1_iter5, done4_reg_278_pp1_iter5_reg)
    begin
                ap_block_pp1_stage2_subdone <= ((done4_reg_278_pp1_iter5_reg = ap_const_lv1_0) and (fifo_cout_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1));
    end process;


    ap_block_pp2_assign_proc : process(ap_CS_fsm, ap_block_pp2_stage0_subdone)
    begin
                ap_block_pp2 <= ((ap_const_boolean_1 = ap_block_pp2_stage0_subdone) and (ap_ST_fsm_pp2_stage0 = ap_CS_fsm));
    end process;

        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage0_11001_assign_proc : process(fifo_cout_V_V_empty_n, ap_enable_reg_pp2_iter20, done_reg_326_pp2_iter19_reg)
    begin
                ap_block_pp2_stage0_11001 <= ((done_reg_326_pp2_iter19_reg = ap_const_lv1_0) and (fifo_cout_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp2_iter20 = ap_const_logic_1));
    end process;


    ap_block_pp2_stage0_subdone_assign_proc : process(fifo_cout_V_V_empty_n, ap_enable_reg_pp2_iter20, done_reg_326_pp2_iter19_reg)
    begin
                ap_block_pp2_stage0_subdone <= ((done_reg_326_pp2_iter19_reg = ap_const_lv1_0) and (fifo_cout_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp2_iter20 = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage2_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state19_pp0_stage2_iter5_assign_proc : process(fifo_cout_V_V_empty_n, done1_reg_230_pp0_iter5_reg)
    begin
                ap_block_state19_pp0_stage2_iter5 <= ((done1_reg_230_pp0_iter5_reg = ap_const_lv1_0) and (fifo_cout_V_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state20_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp1_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp1_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp1_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp1_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp1_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp1_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp1_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp1_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp1_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp1_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp1_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp1_stage2_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp1_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp1_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state39_pp1_stage2_iter5_assign_proc : process(fifo_cout_V_V_empty_n, done4_reg_278_pp1_iter5_reg)
    begin
                ap_block_state39_pp1_stage2_iter5 <= ((done4_reg_278_pp1_iter5_reg = ap_const_lv1_0) and (fifo_cout_V_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp1_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp2_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp2_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp2_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp2_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp2_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp2_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp2_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp2_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp2_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp2_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp2_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp2_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp2_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp2_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp2_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp2_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp2_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state60_pp2_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state61_pp2_stage0_iter20_assign_proc : process(fifo_cout_V_V_empty_n, done_reg_326_pp2_iter19_reg)
    begin
                ap_block_state61_pp2_stage0_iter20 <= ((done_reg_326_pp2_iter19_reg = ap_const_lv1_0) and (fifo_cout_V_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state62_pp2_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(ap_phi_mux_done1_phi_fu_234_p4)
    begin
        if ((ap_phi_mux_done1_phi_fu_234_p4 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state22_assign_proc : process(ap_phi_mux_done4_phi_fu_282_p4)
    begin
        if ((ap_phi_mux_done4_phi_fu_282_p4 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state22 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state22 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter0_state41_assign_proc : process(ap_phi_mux_done_phi_fu_330_p4)
    begin
        if ((ap_phi_mux_done_phi_fu_330_p4 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state41 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state41 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_operation_271_assign_proc : process(done_reg_326_pp2_iter16_reg)
    begin
                ap_enable_operation_271 <= (done_reg_326_pp2_iter16_reg = ap_const_lv1_0);
    end process;


    ap_enable_operation_273_assign_proc : process(done_reg_326_pp2_iter18_reg)
    begin
                ap_enable_operation_273 <= (done_reg_326_pp2_iter18_reg = ap_const_lv1_0);
    end process;


    ap_enable_operation_282_assign_proc : process(done_reg_326_pp2_iter20_reg)
    begin
                ap_enable_operation_282 <= (done_reg_326_pp2_iter20_reg = ap_const_lv1_0);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);

    ap_enable_state58_pp2_iter17_stage0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter17)
    begin
                ap_enable_state58_pp2_iter17_stage0 <= ((ap_enable_reg_pp2_iter17 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0));
    end process;


    ap_enable_state60_pp2_iter19_stage0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter19)
    begin
                ap_enable_state60_pp2_iter19_stage0 <= ((ap_enable_reg_pp2_iter19 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0));
    end process;


    ap_enable_state62_pp2_iter21_stage0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter21)
    begin
                ap_enable_state62_pp2_iter21_stage0 <= ((ap_enable_reg_pp2_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter5, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter3, ap_enable_reg_pp1_iter4, ap_enable_reg_pp1_iter6)
    begin
        if (((ap_enable_reg_pp1_iter5 = ap_const_logic_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter20, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter19, ap_enable_reg_pp2_iter2, ap_enable_reg_pp2_iter3, ap_enable_reg_pp2_iter4, ap_enable_reg_pp2_iter5, ap_enable_reg_pp2_iter6, ap_enable_reg_pp2_iter7, ap_enable_reg_pp2_iter8, ap_enable_reg_pp2_iter9, ap_enable_reg_pp2_iter10, ap_enable_reg_pp2_iter11, ap_enable_reg_pp2_iter12, ap_enable_reg_pp2_iter13, ap_enable_reg_pp2_iter14, ap_enable_reg_pp2_iter15, ap_enable_reg_pp2_iter16, ap_enable_reg_pp2_iter17, ap_enable_reg_pp2_iter18, ap_enable_reg_pp2_iter21)
    begin
        if (((ap_enable_reg_pp2_iter21 = ap_const_logic_0) and (ap_enable_reg_pp2_iter18 = ap_const_logic_0) and (ap_enable_reg_pp2_iter17 = ap_const_logic_0) and (ap_enable_reg_pp2_iter16 = ap_const_logic_0) and (ap_enable_reg_pp2_iter15 = ap_const_logic_0) and (ap_enable_reg_pp2_iter14 = ap_const_logic_0) and (ap_enable_reg_pp2_iter13 = ap_const_logic_0) and (ap_enable_reg_pp2_iter12 = ap_const_logic_0) and (ap_enable_reg_pp2_iter11 = ap_const_logic_0) and (ap_enable_reg_pp2_iter10 = ap_const_logic_0) and (ap_enable_reg_pp2_iter9 = ap_const_logic_0) and (ap_enable_reg_pp2_iter8 = ap_const_logic_0) and (ap_enable_reg_pp2_iter7 = ap_const_logic_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_0) and (ap_enable_reg_pp2_iter19 = ap_const_logic_0) and (ap_enable_reg_pp2_iter20 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_done1_phi_fu_234_p4_assign_proc : process(done1_reg_230, ap_CS_fsm_pp0_stage0, done13_3_reg_1217, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((done1_reg_230 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_done1_phi_fu_234_p4 <= done13_3_reg_1217;
        else 
            ap_phi_mux_done1_phi_fu_234_p4 <= done1_reg_230;
        end if; 
    end process;


    ap_phi_mux_done4_phi_fu_282_p4_assign_proc : process(done4_reg_278, ap_CS_fsm_pp1_stage0, done4_3_reg_1311, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (done4_reg_278 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_done4_phi_fu_282_p4 <= done4_3_reg_1311;
        else 
            ap_phi_mux_done4_phi_fu_282_p4 <= done4_reg_278;
        end if; 
    end process;


    ap_phi_mux_done_phi_fu_330_p4_assign_proc : process(ap_block_pp2_stage0, done_reg_326, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, done_3_fu_993_p2)
    begin
        if (((done_reg_326 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            ap_phi_mux_done_phi_fu_330_p4 <= done_3_fu_993_p2;
        else 
            ap_phi_mux_done_phi_fu_330_p4 <= done_reg_326;
        end if; 
    end process;


    ap_phi_mux_h2_phi_fu_258_p4_assign_proc : process(done4_reg_278, h2_reg_254, ap_CS_fsm_pp1_stage0, h2_2_reg_1296, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (done4_reg_278 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_h2_phi_fu_258_p4 <= h2_2_reg_1296;
        else 
            ap_phi_mux_h2_phi_fu_258_p4 <= h2_reg_254;
        end if; 
    end process;


    ap_phi_mux_h7_phi_fu_210_p4_assign_proc : process(done1_reg_230, h7_reg_206, ap_CS_fsm_pp0_stage0, h11_2_reg_1202, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((done1_reg_230 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_h7_phi_fu_210_p4 <= h11_2_reg_1202;
        else 
            ap_phi_mux_h7_phi_fu_210_p4 <= h7_reg_206;
        end if; 
    end process;


    ap_phi_mux_h_phi_fu_306_p4_assign_proc : process(ap_block_pp2_stage0, done_reg_326, h_reg_302, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, h_2_fu_986_p3)
    begin
        if (((done_reg_326 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            ap_phi_mux_h_phi_fu_306_p4 <= h_2_fu_986_p3;
        else 
            ap_phi_mux_h_phi_fu_306_p4 <= h_reg_302;
        end if; 
    end process;


    ap_phi_mux_o1_phi_fu_246_p4_assign_proc : process(o1_reg_242, ap_CS_fsm_pp1_stage1, done4_reg_278_pp1_iter1_reg, o1_3_reg_1301, ap_enable_reg_pp1_iter1, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (done4_reg_278_pp1_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            ap_phi_mux_o1_phi_fu_246_p4 <= o1_3_reg_1301;
        else 
            ap_phi_mux_o1_phi_fu_246_p4 <= o1_reg_242;
        end if; 
    end process;


    ap_phi_mux_o7_phi_fu_198_p4_assign_proc : process(o7_reg_194, ap_CS_fsm_pp0_stage1, done1_reg_230_pp0_iter1_reg, o10_3_reg_1207, ap_enable_reg_pp0_iter1, ap_block_pp0_stage1)
    begin
        if (((done1_reg_230_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_phi_mux_o7_phi_fu_198_p4 <= o10_3_reg_1207;
        else 
            ap_phi_mux_o7_phi_fu_198_p4 <= o7_reg_194;
        end if; 
    end process;


    ap_phi_mux_o_phi_fu_294_p4_assign_proc : process(ap_block_pp2_stage0, o_reg_290, done_reg_326_pp2_iter1_reg, o_3_reg_1362, ap_enable_reg_pp2_iter2)
    begin
        if (((done_reg_326_pp2_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_o_phi_fu_294_p4 <= o_3_reg_1362;
        else 
            ap_phi_mux_o_phi_fu_294_p4 <= o_reg_290;
        end if; 
    end process;


    ap_phi_mux_w3_phi_fu_270_p4_assign_proc : process(done4_reg_278, ap_CS_fsm_pp1_stage0, w3_reg_266, w3_1_reg_1306, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (done4_reg_278 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_w3_phi_fu_270_p4 <= w3_1_reg_1306;
        else 
            ap_phi_mux_w3_phi_fu_270_p4 <= w3_reg_266;
        end if; 
    end process;


    ap_phi_mux_w7_phi_fu_222_p4_assign_proc : process(done1_reg_230, ap_CS_fsm_pp0_stage0, w7_reg_218, w12_1_reg_1212, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((done1_reg_230 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_w7_phi_fu_222_p4 <= w12_1_reg_1212;
        else 
            ap_phi_mux_w7_phi_fu_222_p4 <= w7_reg_218;
        end if; 
    end process;


    ap_phi_mux_w_phi_fu_318_p4_assign_proc : process(ap_block_pp2_stage0, done_reg_326, ap_CS_fsm_pp2_stage0, w_reg_314, w_1_reg_1357, ap_enable_reg_pp2_iter1)
    begin
        if (((done_reg_326 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            ap_phi_mux_w_phi_fu_318_p4 <= w_1_reg_1357;
        else 
            ap_phi_mux_w_phi_fu_318_p4 <= w_reg_314;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_366_p0 <= (0=>en, others=>'-');
    brmerge_fu_366_p1 <= (0=>up_sample, others=>'-');
    brmerge_fu_366_p2 <= (brmerge_fu_366_p1 or brmerge_fu_366_p0);
    cout_buf_0_V_11_fu_666_p3 <= 
        cout_buf_0_V_9_fu_641_p1 when (tmp_520_reg_1242(0) = '1') else 
        reg_358;
    cout_buf_0_V_13_fu_1052_p3 <= 
        cout_buf_0_V_reg_1404 when (tmp_513_reg_1398_pp2_iter19_reg(0) = '1') else 
        fifo_cout_V_V_dout;
    cout_buf_0_V_14_fu_890_p3 <= 
        cout_buf_0_V_7_fu_876_p3 when (sel_tmp20_reg_1272_pp1_iter5_reg(0) = '1') else 
        cout_buf_0_V_4_fu_862_p3;
    cout_buf_0_V_15_fu_680_p3 <= 
        cout_buf_0_V_11_fu_666_p3 when (sel_tmp26_reg_1178_pp0_iter5_reg(0) = '1') else 
        cout_buf_0_V_6_fu_652_p3;
    cout_buf_0_V_3_fu_851_p1 <= cout_burst_buf_V_q0(256 - 1 downto 0);
    cout_buf_0_V_4_fu_862_p3 <= 
        cout_buf_0_V_3_fu_851_p1 when (tmp_516_reg_1336(0) = '1') else 
        ap_const_lv256_lc_1;
    cout_buf_0_V_6_fu_652_p3 <= 
        cout_buf_0_V_9_fu_641_p1 when (tmp_520_reg_1242(0) = '1') else 
        ap_const_lv256_lc_1;
    cout_buf_0_V_7_fu_876_p3 <= 
        cout_buf_0_V_3_fu_851_p1 when (tmp_516_reg_1336(0) = '1') else 
        reg_358;
    cout_buf_0_V_9_fu_641_p1 <= cout_burst_buf_V_q0(256 - 1 downto 0);
    cout_buf_0_V_fu_1042_p1 <= cout_burst_buf_V_q0(256 - 1 downto 0);
    cout_buf_1_V_11_fu_659_p3 <= 
        reg_358 when (tmp_520_reg_1242(0) = '1') else 
        grp_fu_348_p4;
    cout_buf_1_V_13_fu_1046_p3 <= 
        fifo_cout_V_V_dout when (tmp_513_reg_1398_pp2_iter19_reg(0) = '1') else 
        cout_buf_1_V_reg_1409;
    cout_buf_1_V_14_fu_883_p3 <= 
        cout_buf_1_V_8_fu_869_p3 when (sel_tmp20_reg_1272_pp1_iter5_reg(0) = '1') else 
        cout_buf_1_V_5_fu_855_p3;
    cout_buf_1_V_15_fu_673_p3 <= 
        cout_buf_1_V_11_fu_659_p3 when (sel_tmp26_reg_1178_pp0_iter5_reg(0) = '1') else 
        cout_buf_1_V_6_fu_645_p3;
    cout_buf_1_V_5_fu_855_p3 <= 
        ap_const_lv256_lc_1 when (tmp_516_reg_1336(0) = '1') else 
        grp_fu_348_p4;
    cout_buf_1_V_6_fu_645_p3 <= 
        ap_const_lv256_lc_1 when (tmp_520_reg_1242(0) = '1') else 
        grp_fu_348_p4;
    cout_buf_1_V_8_fu_869_p3 <= 
        reg_358 when (tmp_516_reg_1336(0) = '1') else 
        grp_fu_348_p4;

    cout_burst_buf_V_address0_assign_proc : process(ap_block_pp2_stage0, ap_enable_reg_pp1_iter5, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage0, cout_burst_buf_V_add_2_reg_1237, cout_burst_buf_V_add_1_reg_1331, cout_burst_buf_V_add_reg_1392, ap_enable_reg_pp0_iter6, ap_enable_reg_pp1_iter6, ap_enable_reg_pp2_iter17, ap_block_pp0_stage1, ap_block_pp0_stage0, ap_block_pp1_stage1, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter17 = ap_const_logic_1))) then 
            cout_burst_buf_V_address0 <= cout_burst_buf_V_add_reg_1392;
        elsif ((((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            cout_burst_buf_V_address0 <= cout_burst_buf_V_add_1_reg_1331;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            cout_burst_buf_V_address0 <= cout_burst_buf_V_add_2_reg_1237;
        else 
            cout_burst_buf_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;

    cout_burst_buf_V_address1 <= cout_burst_buf_V_add_reg_1392_pp2_iter20_reg;

    cout_burst_buf_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter5, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp2_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp1_stage2_11001, ap_enable_reg_pp2_iter19, ap_enable_reg_pp0_iter6, ap_enable_reg_pp1_iter6, ap_enable_reg_pp2_iter17, ap_enable_reg_pp2_iter18)
    begin
        if ((((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter18 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter17 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter19 = ap_const_logic_1)) or ((ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            cout_burst_buf_V_ce0 <= ap_const_logic_1;
        else 
            cout_burst_buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cout_burst_buf_V_ce1_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter21)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter21 = ap_const_logic_1))) then 
            cout_burst_buf_V_ce1 <= ap_const_logic_1;
        else 
            cout_burst_buf_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    cout_burst_buf_V_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp1_iter6, ap_block_pp0_stage0, ap_block_pp1_stage0, p_Result_2_fu_687_p3, p_Result_1_fu_897_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            cout_burst_buf_V_d0 <= p_Result_1_fu_897_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            cout_burst_buf_V_d0 <= p_Result_2_fu_687_p3;
        else 
            cout_burst_buf_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    cout_burst_buf_V_d1 <= (cout_buf_1_V_13_reg_1414 & cout_buf_0_V_13_reg_1419);

    cout_burst_buf_V_we0_assign_proc : process(done4_reg_278_pp1_iter5_reg, done1_reg_230_pp0_iter5_reg, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp0_iter6, ap_enable_reg_pp1_iter6)
    begin
        if ((((done1_reg_230_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((done4_reg_278_pp1_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            cout_burst_buf_V_we0 <= ap_const_logic_1;
        else 
            cout_burst_buf_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cout_burst_buf_V_we1_assign_proc : process(ap_block_pp2_stage0_11001, done_reg_326_pp2_iter20_reg, ap_enable_reg_pp2_iter21)
    begin
        if (((done_reg_326_pp2_iter20_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter21 = ap_const_logic_1))) then 
            cout_burst_buf_V_we1 <= ap_const_logic_1;
        else 
            cout_burst_buf_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    done13_3_fu_587_p2 <= (tmp_233_fu_556_p2 and sel_tmp27_reg_1196);
    done4_3_fu_803_p2 <= (tmp_232_fu_772_p2 and sel_tmp23_reg_1290);
    done_3_fu_993_p2 <= (tmp_231_fu_946_p2 and sel_tmp4_fu_959_p2);

    fifo_cout_V_V_blk_n_assign_proc : process(fifo_cout_V_V_empty_n, ap_enable_reg_pp2_iter20, ap_block_pp2_stage0, done_reg_326_pp2_iter19_reg, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter5, ap_block_pp1_stage2, done4_reg_278_pp1_iter5_reg, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter5, ap_block_pp0_stage2, done1_reg_230_pp0_iter5_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (done1_reg_230_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (done4_reg_278_pp1_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((done_reg_326_pp2_iter19_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter20 = ap_const_logic_1)))) then 
            fifo_cout_V_V_blk_n <= fifo_cout_V_V_empty_n;
        else 
            fifo_cout_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_cout_V_V_read_assign_proc : process(ap_enable_reg_pp2_iter20, done_reg_326_pp2_iter19_reg, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter5, done4_reg_278_pp1_iter5_reg, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter5, done1_reg_230_pp0_iter5_reg, ap_block_pp2_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp1_stage2_11001)
    begin
        if ((((done1_reg_230_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((done4_reg_278_pp1_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((done_reg_326_pp2_iter19_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter20 = ap_const_logic_1)))) then 
            fifo_cout_V_V_read <= ap_const_logic_1;
        else 
            fifo_cout_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1004_ce_assign_proc : process(ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            grp_fu_1004_ce <= ap_const_logic_1;
        else 
            grp_fu_1004_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1004_p1 <= LAYER_OUT_NUM_T_cast_reg_1089(16 - 1 downto 0);
    grp_fu_338_p4 <= LAYER_OUT_NUM_T(15 downto 3);
    grp_fu_348_p4 <= cout_burst_buf_V_q0(511 downto 256);

    grp_fu_480_ce_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            grp_fu_480_ce <= ap_const_logic_1;
        else 
            grp_fu_480_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_603_ce_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            grp_fu_603_ce <= ap_const_logic_1;
        else 
            grp_fu_603_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_603_p1 <= LAYER_OUT_NUM_T_cast_reg_1089(16 - 1 downto 0);

    grp_fu_696_ce_assign_proc : process(ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001)))) then 
            grp_fu_696_ce <= ap_const_logic_1;
        else 
            grp_fu_696_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_696_p0 <= tmp_305_reg_1125(31 - 1 downto 0);

    grp_fu_813_ce_assign_proc : process(ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001)))) then 
            grp_fu_813_ce <= ap_const_logic_1;
        else 
            grp_fu_813_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_813_p1 <= LAYER_OUT_NUM_T_cast_reg_1089(16 - 1 downto 0);

    grp_fu_931_ce_assign_proc : process(ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            grp_fu_931_ce <= ap_const_logic_1;
        else 
            grp_fu_931_ce <= ap_const_logic_0;
        end if; 
    end process;

    h11_2_fu_548_p3 <= 
        sel_tmp29_fu_541_p3 when (tmp_227_fu_521_p2(0) = '1') else 
        h7_reg_206;
    h2_2_fu_764_p3 <= 
        sel_tmp25_fu_757_p3 when (tmp_225_fu_737_p2(0) = '1') else 
        h2_reg_254;
    h_2_fu_986_p3 <= 
        sel_tmp9_fu_979_p3 when (tmp_223_reg_1344(0) = '1') else 
        h_reg_302;
    h_6_fu_917_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(ap_phi_mux_h_phi_fu_306_p4));
    h_7_fu_717_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(ap_phi_mux_h2_phi_fu_258_p4));
    h_8_fu_501_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(ap_phi_mux_h7_phi_fu_210_p4));
    local_cout_idx_1_fu_823_p2 <= std_logic_vector(unsigned(tmp_514_fu_817_p2) + unsigned(tmp_196_reg_1326));
    local_cout_idx_2_fu_613_p2 <= std_logic_vector(unsigned(tmp_518_fu_607_p2) + unsigned(tmp_207_reg_1232));
    local_cout_idx_fu_1014_p2 <= std_logic_vector(unsigned(tmp_511_fu_1008_p2) + unsigned(tmp_188_reg_1387));
    o10_3_fu_574_p3 <= 
        sel_tmp28_fu_567_p3 when (tmp_227_reg_1184(0) = '1') else 
        o7_reg_194;
    o1_3_fu_790_p3 <= 
        sel_tmp24_fu_783_p3 when (tmp_225_reg_1278(0) = '1') else 
        o1_reg_242;
    o_3_fu_972_p3 <= 
        sel_tmp5_fu_964_p3 when (tmp_223_reg_1344(0) = '1') else 
        ap_phi_mux_o_phi_fu_294_p4;
    o_7_fu_940_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(ap_phi_mux_o_phi_fu_294_p4));
    o_8_fu_745_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(ap_phi_mux_o1_phi_fu_246_p4));
    o_9_fu_529_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(ap_phi_mux_o7_phi_fu_198_p4));
    p_1_fu_951_p3 <= 
        ap_const_lv32_0 when (tmp_231_fu_946_p2(0) = '1') else 
        o_7_fu_940_p2;
    p_2_fu_776_p3 <= 
        ap_const_lv32_0 when (tmp_232_fu_772_p2(0) = '1') else 
        o_8_reg_1284;
    p_3_fu_560_p3 <= 
        ap_const_lv32_0 when (tmp_233_fu_556_p2(0) = '1') else 
        o_9_reg_1190;
    p_Result_1_fu_897_p3 <= (cout_buf_1_V_14_fu_883_p3 & cout_buf_0_V_14_fu_890_p3);
    p_Result_2_fu_687_p3 <= (cout_buf_1_V_15_fu_673_p3 & cout_buf_0_V_15_fu_680_p3);
    sel_tmp20_fu_731_p2 <= (tmp_217_fu_727_p2 and tmp_201_fu_723_p2);
    sel_tmp23_fu_751_p2 <= (tmp_229_fu_741_p2 and tmp_225_fu_737_p2);
    sel_tmp24_fu_783_p3 <= 
        p_2_fu_776_p3 when (sel_tmp23_reg_1290(0) = '1') else 
        o1_reg_242;
    sel_tmp25_fu_757_p3 <= 
        ap_const_lv32_0 when (sel_tmp23_fu_751_p2(0) = '1') else 
        h_7_reg_1266;
    sel_tmp26_fu_515_p2 <= (tmp_220_fu_511_p2 and tmp_212_fu_507_p2);
    sel_tmp27_fu_535_p2 <= (tmp_230_fu_525_p2 and tmp_227_fu_521_p2);
    sel_tmp28_fu_567_p3 <= 
        p_3_fu_560_p3 when (sel_tmp27_reg_1196(0) = '1') else 
        o7_reg_194;
    sel_tmp29_fu_541_p3 <= 
        ap_const_lv32_0 when (sel_tmp27_fu_535_p2(0) = '1') else 
        h_8_reg_1172;
    sel_tmp4_fu_959_p2 <= (tmp_228_fu_936_p2 and tmp_223_reg_1344);
    sel_tmp5_fu_964_p3 <= 
        p_1_fu_951_p3 when (sel_tmp4_fu_959_p2(0) = '1') else 
        ap_phi_mux_o_phi_fu_294_p4;
    sel_tmp9_fu_979_p3 <= 
        ap_const_lv32_0 when (sel_tmp4_fu_959_p2(0) = '1') else 
        h_6_reg_1351;
    sel_tmp_fu_372_p0 <= (0=>up_sample, others=>'-');
    sel_tmp_fu_372_p3 <= 
        ap_const_lv2_2 when (sel_tmp_fu_372_p0(0) = '1') else 
        ap_const_lv2_1;
    tmp_177_fu_430_p4 <= in_h_iter(31 downto 1);
    tmp_178_fu_444_p4 <= in_w_iter(31 downto 1);
    tmp_179_fu_458_p4 <= LAYER_IN_H_T(31 downto 1);
    tmp_187_fu_999_p2 <= std_logic_vector(unsigned(w_reg_314_pp2_iter7_reg) + unsigned(tmp_186_reg_1377));
    tmp_190_fu_1019_p4 <= local_cout_idx_fu_1014_p2(31 downto 4);
    tmp_191_fu_1029_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_190_fu_1019_p4),64));
    tmp_195_fu_808_p2 <= std_logic_vector(unsigned(w3_reg_266_pp1_iter2_reg) + unsigned(tmp_194_reg_1316));
    tmp_198_fu_828_p4 <= local_cout_idx_1_fu_823_p2(31 downto 4);
    tmp_199_cast_fu_472_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_338_p4),32));
    tmp_199_fu_838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_198_fu_828_p4),64));
    tmp_200_fu_701_p2 <= std_logic_vector(unsigned(tmp_306_reg_1131) + unsigned(ap_phi_mux_h2_phi_fu_258_p4));
    tmp_201_fu_723_p2 <= "1" when (unsigned(tmp_200_reg_1250) < unsigned(LAYER_OUT_H)) else "0";
    tmp_204_cast_fu_412_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_338_p4),32));
    tmp_206_fu_597_p2 <= std_logic_vector(unsigned(w7_reg_218_pp0_iter2_reg) + unsigned(tmp_517_fu_592_p2));
    tmp_209_fu_618_p4 <= local_cout_idx_2_fu_613_p2(31 downto 4);
    tmp_210_fu_628_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_209_fu_618_p4),64));
    tmp_211_fu_485_p2 <= std_logic_vector(unsigned(tmp_508_reg_1105) + unsigned(ap_phi_mux_h7_phi_fu_210_p4));
    tmp_212_fu_507_p2 <= "1" when (unsigned(tmp_211_reg_1156) < unsigned(LAYER_OUT_H)) else "0";
    tmp_216_fu_706_p2 <= std_logic_vector(unsigned(ap_phi_mux_w3_phi_fu_270_p4) + unsigned(tmp_307_reg_1136));
    tmp_217_fu_727_p2 <= "1" when (unsigned(tmp_216_reg_1255) < unsigned(LAYER_OUT_W)) else "0";
    tmp_219_fu_490_p2 <= std_logic_vector(unsigned(ap_phi_mux_w7_phi_fu_222_p4) + unsigned(tmp_509_reg_1110));
    tmp_220_fu_511_p2 <= "1" when (unsigned(tmp_219_reg_1161) < unsigned(LAYER_OUT_W)) else "0";
    tmp_223_fu_912_p1 <= LAYER_IN_W_T;
    tmp_223_fu_912_p2 <= "1" when (w_6_fu_906_p2 = tmp_223_fu_912_p1) else "0";
    tmp_225_fu_737_p2 <= "1" when (w_7_reg_1260 = tmp_305_reg_1125) else "0";
    tmp_227_fu_521_p2 <= "1" when (w_8_reg_1166 = tmp_507_reg_1100) else "0";
    tmp_228_fu_936_p2 <= "1" when (h_6_reg_1351 = LAYER_IN_H_T) else "0";
    tmp_229_fu_741_p2 <= "1" when (h_7_reg_1266 = tmp_308_reg_1141) else "0";
    tmp_230_fu_525_p2 <= "1" when (h_8_reg_1172 = tmp_510_reg_1115) else "0";
    tmp_231_fu_946_p2 <= "1" when (o_7_fu_940_p2 = tmp_cast_reg_1151) else "0";
    tmp_232_fu_772_p2 <= "1" when (o_8_reg_1284 = tmp_199_cast_reg_1146) else "0";
    tmp_233_fu_556_p2 <= "1" when (o_9_reg_1190 = tmp_204_cast_reg_1120) else "0";
    tmp_305_fu_426_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_416_p4),32));
    tmp_306_fu_440_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_177_fu_430_p4),32));
    tmp_307_fu_454_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_178_fu_444_p4),32));
    tmp_308_fu_468_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_179_fu_458_p4),32));
    tmp_507_fu_388_p0 <= LAYER_IN_W_T;
    tmp_507_fu_388_p2 <= std_logic_vector(shift_left(unsigned(tmp_507_fu_388_p0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_508_fu_394_p2 <= std_logic_vector(shift_left(unsigned(in_h_iter),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_509_fu_400_p2 <= std_logic_vector(shift_left(unsigned(in_w_iter),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_510_fu_406_p2 <= std_logic_vector(shift_left(unsigned(LAYER_IN_H_T),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_511_fu_1008_p2 <= std_logic_vector(shift_left(unsigned(o_reg_290_pp2_iter15_reg),to_integer(unsigned('0' & ap_const_lv32_3(31-1 downto 0)))));
    tmp_514_fu_817_p2 <= std_logic_vector(shift_left(unsigned(o1_reg_242_pp1_iter4_reg),to_integer(unsigned('0' & ap_const_lv32_3(31-1 downto 0)))));
    tmp_517_fu_592_p2 <= std_logic_vector(shift_left(unsigned(tmp_202_reg_1222),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_518_fu_607_p2 <= std_logic_vector(shift_left(unsigned(o7_reg_194_pp0_iter4_reg),to_integer(unsigned('0' & ap_const_lv32_3(31-1 downto 0)))));
    tmp_cast_fu_476_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_338_p4),32));
    tmp_s_fu_416_p1 <= LAYER_IN_W_T;
    tmp_s_fu_416_p4 <= tmp_s_fu_416_p1(31 downto 1);
    w12_1_fu_581_p3 <= 
        ap_const_lv32_0 when (tmp_227_reg_1184(0) = '1') else 
        w_8_reg_1166;
    w3_1_fu_797_p3 <= 
        ap_const_lv32_0 when (tmp_225_reg_1278(0) = '1') else 
        w_7_reg_1260;
    w_1_fu_923_p3 <= 
        ap_const_lv32_0 when (tmp_223_fu_912_p2(0) = '1') else 
        w_6_fu_906_p2;
    w_6_fu_906_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(ap_phi_mux_w_phi_fu_318_p4));
    w_7_fu_711_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(ap_phi_mux_w3_phi_fu_270_p4));
    w_8_fu_495_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(ap_phi_mux_w7_phi_fu_222_p4));
    write_2_fu_380_p3 <= 
        sel_tmp_fu_372_p3 when (brmerge_fu_366_p2(0) = '1') else 
        ap_const_lv2_0;
end behav;
