Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Dec 14 16:11:14 2017
| Host         : ECE-LAB314 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab8_top_control_sets_placed.rpt
| Design       : lab8_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |             130 |           32 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+------------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal         |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+-------------------------------+------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | CORD/iter_counter[4]_i_2_n_0  | CORD/iter_counter[4]_i_1_n_0 |                2 |              4 |
|  clk_IBUF_BUFG | CORD/rom_content[13]_i_1_n_0  |                              |                5 |             14 |
|  clk_IBUF_BUFG |                               | ini                          |                4 |             16 |
|  clk_IBUF_BUFG | btn_IBUF                      |                              |                3 |             16 |
|  clk_IBUF_BUFG | CORD/shift_counter[3]_i_1_n_0 |                              |                4 |             20 |
|  clk_IBUF_BUFG |                               |                              |               11 |             30 |
|  clk_IBUF_BUFG | CORD/x_result[15]_i_1_n_0     |                              |                7 |             32 |
|  clk_IBUF_BUFG | CORD/x[15]_i_1_n_0            |                              |               13 |             48 |
+----------------+-------------------------------+------------------------------+------------------+----------------+


