
meteo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000abe8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000015fc  0800ad78  0800ad78  0000bd78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c374  0800c374  0000e1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c374  0800c374  0000d374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c37c  0800c37c  0000e1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c37c  0800c37c  0000d37c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c380  0800c380  0000d380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800c384  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e1d8  2**0
                  CONTENTS
 10 .bss          00000450  200001d8  200001d8  0000e1d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000628  20000628  0000e1d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e1d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001654e  00000000  00000000  0000e208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000348a  00000000  00000000  00024756  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001428  00000000  00000000  00027be0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fad  00000000  00000000  00029008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001e51d  00000000  00000000  00029fb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001bd88  00000000  00000000  000484d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ab023  00000000  00000000  0006425a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010f27d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006560  00000000  00000000  0010f2c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  00115820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ad60 	.word	0x0800ad60

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800ad60 	.word	0x0800ad60

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <ILI9341_DrawHollowCircle>:
	while (us--)
		;
}

void ILI9341_DrawHollowCircle(uint16_t X, uint16_t Y, uint16_t radius,
		uint16_t color) {
 8000be8:	b590      	push	{r4, r7, lr}
 8000bea:	b089      	sub	sp, #36	@ 0x24
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	4604      	mov	r4, r0
 8000bf0:	4608      	mov	r0, r1
 8000bf2:	4611      	mov	r1, r2
 8000bf4:	461a      	mov	r2, r3
 8000bf6:	4623      	mov	r3, r4
 8000bf8:	80fb      	strh	r3, [r7, #6]
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	80bb      	strh	r3, [r7, #4]
 8000bfe:	460b      	mov	r3, r1
 8000c00:	807b      	strh	r3, [r7, #2]
 8000c02:	4613      	mov	r3, r2
 8000c04:	803b      	strh	r3, [r7, #0]
	int x = radius - 1;
 8000c06:	887b      	ldrh	r3, [r7, #2]
 8000c08:	3b01      	subs	r3, #1
 8000c0a:	61fb      	str	r3, [r7, #28]
	int y = 0;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	61bb      	str	r3, [r7, #24]
	int dx = 1;
 8000c10:	2301      	movs	r3, #1
 8000c12:	617b      	str	r3, [r7, #20]
	int dy = 1;
 8000c14:	2301      	movs	r3, #1
 8000c16:	613b      	str	r3, [r7, #16]
	int err = dx - (radius << 1);
 8000c18:	887b      	ldrh	r3, [r7, #2]
 8000c1a:	005b      	lsls	r3, r3, #1
 8000c1c:	697a      	ldr	r2, [r7, #20]
 8000c1e:	1ad3      	subs	r3, r2, r3
 8000c20:	60fb      	str	r3, [r7, #12]

	while (x >= y) {
 8000c22:	e08d      	b.n	8000d40 <ILI9341_DrawHollowCircle+0x158>
		ILI9341_DrawPixel(X + x, Y + y, color);
 8000c24:	69fb      	ldr	r3, [r7, #28]
 8000c26:	b29a      	uxth	r2, r3
 8000c28:	88fb      	ldrh	r3, [r7, #6]
 8000c2a:	4413      	add	r3, r2
 8000c2c:	b298      	uxth	r0, r3
 8000c2e:	69bb      	ldr	r3, [r7, #24]
 8000c30:	b29a      	uxth	r2, r3
 8000c32:	88bb      	ldrh	r3, [r7, #4]
 8000c34:	4413      	add	r3, r2
 8000c36:	b29b      	uxth	r3, r3
 8000c38:	883a      	ldrh	r2, [r7, #0]
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	f001 fe64 	bl	8002908 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X + y, Y + x, color);
 8000c40:	69bb      	ldr	r3, [r7, #24]
 8000c42:	b29a      	uxth	r2, r3
 8000c44:	88fb      	ldrh	r3, [r7, #6]
 8000c46:	4413      	add	r3, r2
 8000c48:	b298      	uxth	r0, r3
 8000c4a:	69fb      	ldr	r3, [r7, #28]
 8000c4c:	b29a      	uxth	r2, r3
 8000c4e:	88bb      	ldrh	r3, [r7, #4]
 8000c50:	4413      	add	r3, r2
 8000c52:	b29b      	uxth	r3, r3
 8000c54:	883a      	ldrh	r2, [r7, #0]
 8000c56:	4619      	mov	r1, r3
 8000c58:	f001 fe56 	bl	8002908 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - y, Y + x, color);
 8000c5c:	69bb      	ldr	r3, [r7, #24]
 8000c5e:	b29b      	uxth	r3, r3
 8000c60:	88fa      	ldrh	r2, [r7, #6]
 8000c62:	1ad3      	subs	r3, r2, r3
 8000c64:	b298      	uxth	r0, r3
 8000c66:	69fb      	ldr	r3, [r7, #28]
 8000c68:	b29a      	uxth	r2, r3
 8000c6a:	88bb      	ldrh	r3, [r7, #4]
 8000c6c:	4413      	add	r3, r2
 8000c6e:	b29b      	uxth	r3, r3
 8000c70:	883a      	ldrh	r2, [r7, #0]
 8000c72:	4619      	mov	r1, r3
 8000c74:	f001 fe48 	bl	8002908 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - x, Y + y, color);
 8000c78:	69fb      	ldr	r3, [r7, #28]
 8000c7a:	b29b      	uxth	r3, r3
 8000c7c:	88fa      	ldrh	r2, [r7, #6]
 8000c7e:	1ad3      	subs	r3, r2, r3
 8000c80:	b298      	uxth	r0, r3
 8000c82:	69bb      	ldr	r3, [r7, #24]
 8000c84:	b29a      	uxth	r2, r3
 8000c86:	88bb      	ldrh	r3, [r7, #4]
 8000c88:	4413      	add	r3, r2
 8000c8a:	b29b      	uxth	r3, r3
 8000c8c:	883a      	ldrh	r2, [r7, #0]
 8000c8e:	4619      	mov	r1, r3
 8000c90:	f001 fe3a 	bl	8002908 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - x, Y - y, color);
 8000c94:	69fb      	ldr	r3, [r7, #28]
 8000c96:	b29b      	uxth	r3, r3
 8000c98:	88fa      	ldrh	r2, [r7, #6]
 8000c9a:	1ad3      	subs	r3, r2, r3
 8000c9c:	b298      	uxth	r0, r3
 8000c9e:	69bb      	ldr	r3, [r7, #24]
 8000ca0:	b29b      	uxth	r3, r3
 8000ca2:	88ba      	ldrh	r2, [r7, #4]
 8000ca4:	1ad3      	subs	r3, r2, r3
 8000ca6:	b29b      	uxth	r3, r3
 8000ca8:	883a      	ldrh	r2, [r7, #0]
 8000caa:	4619      	mov	r1, r3
 8000cac:	f001 fe2c 	bl	8002908 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - y, Y - x, color);
 8000cb0:	69bb      	ldr	r3, [r7, #24]
 8000cb2:	b29b      	uxth	r3, r3
 8000cb4:	88fa      	ldrh	r2, [r7, #6]
 8000cb6:	1ad3      	subs	r3, r2, r3
 8000cb8:	b298      	uxth	r0, r3
 8000cba:	69fb      	ldr	r3, [r7, #28]
 8000cbc:	b29b      	uxth	r3, r3
 8000cbe:	88ba      	ldrh	r2, [r7, #4]
 8000cc0:	1ad3      	subs	r3, r2, r3
 8000cc2:	b29b      	uxth	r3, r3
 8000cc4:	883a      	ldrh	r2, [r7, #0]
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	f001 fe1e 	bl	8002908 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X + y, Y - x, color);
 8000ccc:	69bb      	ldr	r3, [r7, #24]
 8000cce:	b29a      	uxth	r2, r3
 8000cd0:	88fb      	ldrh	r3, [r7, #6]
 8000cd2:	4413      	add	r3, r2
 8000cd4:	b298      	uxth	r0, r3
 8000cd6:	69fb      	ldr	r3, [r7, #28]
 8000cd8:	b29b      	uxth	r3, r3
 8000cda:	88ba      	ldrh	r2, [r7, #4]
 8000cdc:	1ad3      	subs	r3, r2, r3
 8000cde:	b29b      	uxth	r3, r3
 8000ce0:	883a      	ldrh	r2, [r7, #0]
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	f001 fe10 	bl	8002908 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X + x, Y - y, color);
 8000ce8:	69fb      	ldr	r3, [r7, #28]
 8000cea:	b29a      	uxth	r2, r3
 8000cec:	88fb      	ldrh	r3, [r7, #6]
 8000cee:	4413      	add	r3, r2
 8000cf0:	b298      	uxth	r0, r3
 8000cf2:	69bb      	ldr	r3, [r7, #24]
 8000cf4:	b29b      	uxth	r3, r3
 8000cf6:	88ba      	ldrh	r2, [r7, #4]
 8000cf8:	1ad3      	subs	r3, r2, r3
 8000cfa:	b29b      	uxth	r3, r3
 8000cfc:	883a      	ldrh	r2, [r7, #0]
 8000cfe:	4619      	mov	r1, r3
 8000d00:	f001 fe02 	bl	8002908 <ILI9341_DrawPixel>

		if (err <= 0) {
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	dc09      	bgt.n	8000d1e <ILI9341_DrawHollowCircle+0x136>
			y++;
 8000d0a:	69bb      	ldr	r3, [r7, #24]
 8000d0c:	3301      	adds	r3, #1
 8000d0e:	61bb      	str	r3, [r7, #24]
			err += dy;
 8000d10:	68fa      	ldr	r2, [r7, #12]
 8000d12:	693b      	ldr	r3, [r7, #16]
 8000d14:	4413      	add	r3, r2
 8000d16:	60fb      	str	r3, [r7, #12]
			dy += 2;
 8000d18:	693b      	ldr	r3, [r7, #16]
 8000d1a:	3302      	adds	r3, #2
 8000d1c:	613b      	str	r3, [r7, #16]
		}

		if (err > 0) {
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	dd0d      	ble.n	8000d40 <ILI9341_DrawHollowCircle+0x158>
			x--;
 8000d24:	69fb      	ldr	r3, [r7, #28]
 8000d26:	3b01      	subs	r3, #1
 8000d28:	61fb      	str	r3, [r7, #28]
			dx += 2;
 8000d2a:	697b      	ldr	r3, [r7, #20]
 8000d2c:	3302      	adds	r3, #2
 8000d2e:	617b      	str	r3, [r7, #20]
			err += (-radius << 1) + dx;
 8000d30:	887b      	ldrh	r3, [r7, #2]
 8000d32:	425b      	negs	r3, r3
 8000d34:	005a      	lsls	r2, r3, #1
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	4413      	add	r3, r2
 8000d3a:	68fa      	ldr	r2, [r7, #12]
 8000d3c:	4413      	add	r3, r2
 8000d3e:	60fb      	str	r3, [r7, #12]
	while (x >= y) {
 8000d40:	69fa      	ldr	r2, [r7, #28]
 8000d42:	69bb      	ldr	r3, [r7, #24]
 8000d44:	429a      	cmp	r2, r3
 8000d46:	f6bf af6d 	bge.w	8000c24 <ILI9341_DrawHollowCircle+0x3c>
		}
	}
}
 8000d4a:	bf00      	nop
 8000d4c:	bf00      	nop
 8000d4e:	3724      	adds	r7, #36	@ 0x24
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd90      	pop	{r4, r7, pc}

08000d54 <ILI9341_DrawFilledRectangleCoord>:
		ILI9341_DrawPixel(X1, Y1, color);
	}
}

void ILI9341_DrawFilledRectangleCoord(uint16_t X0, uint16_t Y0, uint16_t X1,
		uint16_t Y1, uint16_t color) {
 8000d54:	b590      	push	{r4, r7, lr}
 8000d56:	b089      	sub	sp, #36	@ 0x24
 8000d58:	af02      	add	r7, sp, #8
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	4608      	mov	r0, r1
 8000d5e:	4611      	mov	r1, r2
 8000d60:	461a      	mov	r2, r3
 8000d62:	4623      	mov	r3, r4
 8000d64:	80fb      	strh	r3, [r7, #6]
 8000d66:	4603      	mov	r3, r0
 8000d68:	80bb      	strh	r3, [r7, #4]
 8000d6a:	460b      	mov	r3, r1
 8000d6c:	807b      	strh	r3, [r7, #2]
 8000d6e:	4613      	mov	r3, r2
 8000d70:	803b      	strh	r3, [r7, #0]
	uint16_t xLen = 0;
 8000d72:	2300      	movs	r3, #0
 8000d74:	82fb      	strh	r3, [r7, #22]
	uint16_t yLen = 0;
 8000d76:	2300      	movs	r3, #0
 8000d78:	82bb      	strh	r3, [r7, #20]
	uint8_t negX = 0;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	74fb      	strb	r3, [r7, #19]
	uint8_t negY = 0;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	74bb      	strb	r3, [r7, #18]
	int32_t negCalc = 0;
 8000d82:	2300      	movs	r3, #0
 8000d84:	60bb      	str	r3, [r7, #8]
	uint16_t X0True = 0;
 8000d86:	2300      	movs	r3, #0
 8000d88:	823b      	strh	r3, [r7, #16]
	uint16_t Y0True = 0;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	81fb      	strh	r3, [r7, #14]

	negCalc = X1 - X0;
 8000d8e:	887a      	ldrh	r2, [r7, #2]
 8000d90:	88fb      	ldrh	r3, [r7, #6]
 8000d92:	1ad3      	subs	r3, r2, r3
 8000d94:	60bb      	str	r3, [r7, #8]
	if (negCalc < 0)
 8000d96:	68bb      	ldr	r3, [r7, #8]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	da01      	bge.n	8000da0 <ILI9341_DrawFilledRectangleCoord+0x4c>
		negX = 1;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	74fb      	strb	r3, [r7, #19]
	negCalc = 0;
 8000da0:	2300      	movs	r3, #0
 8000da2:	60bb      	str	r3, [r7, #8]

	negCalc = Y1 - Y0;
 8000da4:	883a      	ldrh	r2, [r7, #0]
 8000da6:	88bb      	ldrh	r3, [r7, #4]
 8000da8:	1ad3      	subs	r3, r2, r3
 8000daa:	60bb      	str	r3, [r7, #8]
	if (negCalc < 0)
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	da01      	bge.n	8000db6 <ILI9341_DrawFilledRectangleCoord+0x62>
		negY = 1;
 8000db2:	2301      	movs	r3, #1
 8000db4:	74bb      	strb	r3, [r7, #18]

	if (!negX) {
 8000db6:	7cfb      	ldrb	r3, [r7, #19]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d106      	bne.n	8000dca <ILI9341_DrawFilledRectangleCoord+0x76>
		xLen = X1 - X0;
 8000dbc:	887a      	ldrh	r2, [r7, #2]
 8000dbe:	88fb      	ldrh	r3, [r7, #6]
 8000dc0:	1ad3      	subs	r3, r2, r3
 8000dc2:	82fb      	strh	r3, [r7, #22]
		X0True = X0;
 8000dc4:	88fb      	ldrh	r3, [r7, #6]
 8000dc6:	823b      	strh	r3, [r7, #16]
 8000dc8:	e005      	b.n	8000dd6 <ILI9341_DrawFilledRectangleCoord+0x82>
	} else {
		xLen = X0 - X1;
 8000dca:	88fa      	ldrh	r2, [r7, #6]
 8000dcc:	887b      	ldrh	r3, [r7, #2]
 8000dce:	1ad3      	subs	r3, r2, r3
 8000dd0:	82fb      	strh	r3, [r7, #22]
		X0True = X1;
 8000dd2:	887b      	ldrh	r3, [r7, #2]
 8000dd4:	823b      	strh	r3, [r7, #16]
	}

	if (!negY) {
 8000dd6:	7cbb      	ldrb	r3, [r7, #18]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d106      	bne.n	8000dea <ILI9341_DrawFilledRectangleCoord+0x96>
		yLen = Y1 - Y0;
 8000ddc:	883a      	ldrh	r2, [r7, #0]
 8000dde:	88bb      	ldrh	r3, [r7, #4]
 8000de0:	1ad3      	subs	r3, r2, r3
 8000de2:	82bb      	strh	r3, [r7, #20]
		Y0True = Y0;
 8000de4:	88bb      	ldrh	r3, [r7, #4]
 8000de6:	81fb      	strh	r3, [r7, #14]
 8000de8:	e005      	b.n	8000df6 <ILI9341_DrawFilledRectangleCoord+0xa2>
	} else {
		yLen = Y0 - Y1;
 8000dea:	88ba      	ldrh	r2, [r7, #4]
 8000dec:	883b      	ldrh	r3, [r7, #0]
 8000dee:	1ad3      	subs	r3, r2, r3
 8000df0:	82bb      	strh	r3, [r7, #20]
		Y0True = Y1;
 8000df2:	883b      	ldrh	r3, [r7, #0]
 8000df4:	81fb      	strh	r3, [r7, #14]
	}

	ILI9341_DrawRectangle(X0True, Y0True, xLen, yLen, color);
 8000df6:	8abc      	ldrh	r4, [r7, #20]
 8000df8:	8afa      	ldrh	r2, [r7, #22]
 8000dfa:	89f9      	ldrh	r1, [r7, #14]
 8000dfc:	8a38      	ldrh	r0, [r7, #16]
 8000dfe:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000e00:	9300      	str	r3, [sp, #0]
 8000e02:	4623      	mov	r3, r4
 8000e04:	f001 fde6 	bl	80029d4 <ILI9341_DrawRectangle>
}
 8000e08:	bf00      	nop
 8000e0a:	371c      	adds	r7, #28
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd90      	pop	{r4, r7, pc}

08000e10 <ILI9341_DrawChar_Scaled>:
		DelayUs(1);
	}
}

void ILI9341_DrawChar_Scaled(char ch, const uint8_t font[], uint16_t X,
		uint16_t Y, uint16_t color, uint16_t bgcolor, uint8_t size) {
 8000e10:	b590      	push	{r4, r7, lr}
 8000e12:	b08d      	sub	sp, #52	@ 0x34
 8000e14:	af02      	add	r7, sp, #8
 8000e16:	60b9      	str	r1, [r7, #8]
 8000e18:	4611      	mov	r1, r2
 8000e1a:	461a      	mov	r2, r3
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	73fb      	strb	r3, [r7, #15]
 8000e20:	460b      	mov	r3, r1
 8000e22:	81bb      	strh	r3, [r7, #12]
 8000e24:	4613      	mov	r3, r2
 8000e26:	80fb      	strh	r3, [r7, #6]
	if ((ch < 31) || (ch > 127))
 8000e28:	7bfb      	ldrb	r3, [r7, #15]
 8000e2a:	2b1e      	cmp	r3, #30
 8000e2c:	f240 809f 	bls.w	8000f6e <ILI9341_DrawChar_Scaled+0x15e>
 8000e30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	f2c0 809a 	blt.w	8000f6e <ILI9341_DrawChar_Scaled+0x15e>
		return;

	uint8_t fOffset = font[0];
 8000e3a:	68bb      	ldr	r3, [r7, #8]
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	77fb      	strb	r3, [r7, #31]
	uint8_t fWidth = font[1];
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	3301      	adds	r3, #1
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	77bb      	strb	r3, [r7, #30]
	uint8_t fHeight = font[2];
 8000e48:	68bb      	ldr	r3, [r7, #8]
 8000e4a:	3302      	adds	r3, #2
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	777b      	strb	r3, [r7, #29]
	uint8_t fBPL = font[3];
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	3303      	adds	r3, #3
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	773b      	strb	r3, [r7, #28]

//    ILI9341_DrawRectangle(X, Y, fWidth * size, fHeight * size, bgcolor);

	uint8_t *tempChar = (uint8_t*) &font[((ch - 0x20) * fOffset) + 4];
 8000e58:	7bfb      	ldrb	r3, [r7, #15]
 8000e5a:	3b20      	subs	r3, #32
 8000e5c:	7ffa      	ldrb	r2, [r7, #31]
 8000e5e:	fb02 f303 	mul.w	r3, r2, r3
 8000e62:	3304      	adds	r3, #4
 8000e64:	68ba      	ldr	r2, [r7, #8]
 8000e66:	4413      	add	r3, r2
 8000e68:	61bb      	str	r3, [r7, #24]
	uint8_t realWidth = tempChar[0];
 8000e6a:	69bb      	ldr	r3, [r7, #24]
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	75fb      	strb	r3, [r7, #23]
	ILI9341_DrawRectangle(X, Y, (realWidth + 2) * size,
 8000e70:	7dfb      	ldrb	r3, [r7, #23]
 8000e72:	3302      	adds	r3, #2
 8000e74:	b29a      	uxth	r2, r3
 8000e76:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000e7a:	b29b      	uxth	r3, r3
 8000e7c:	fb12 f303 	smulbb	r3, r2, r3
 8000e80:	b29c      	uxth	r4, r3
			(fHeight * size) - 4 * size, bgcolor);
 8000e82:	7f7b      	ldrb	r3, [r7, #29]
 8000e84:	b29b      	uxth	r3, r3
 8000e86:	3b04      	subs	r3, #4
 8000e88:	b29a      	uxth	r2, r3
	ILI9341_DrawRectangle(X, Y, (realWidth + 2) * size,
 8000e8a:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000e8e:	b29b      	uxth	r3, r3
 8000e90:	fb12 f303 	smulbb	r3, r2, r3
 8000e94:	b29a      	uxth	r2, r3
 8000e96:	88f9      	ldrh	r1, [r7, #6]
 8000e98:	89b8      	ldrh	r0, [r7, #12]
 8000e9a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000e9c:	9300      	str	r3, [sp, #0]
 8000e9e:	4613      	mov	r3, r2
 8000ea0:	4622      	mov	r2, r4
 8000ea2:	f001 fd97 	bl	80029d4 <ILI9341_DrawRectangle>

	for (int j = 0; j < fHeight; j++) {
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	627b      	str	r3, [r7, #36]	@ 0x24
 8000eaa:	e05b      	b.n	8000f64 <ILI9341_DrawChar_Scaled+0x154>
		for (int i = 0; i < fWidth; i++) {
 8000eac:	2300      	movs	r3, #0
 8000eae:	623b      	str	r3, [r7, #32]
 8000eb0:	e051      	b.n	8000f56 <ILI9341_DrawChar_Scaled+0x146>
			uint8_t z = tempChar[fBPL * i + ((j & 0xF8) >> 3) + 1];
 8000eb2:	7f3b      	ldrb	r3, [r7, #28]
 8000eb4:	6a3a      	ldr	r2, [r7, #32]
 8000eb6:	fb03 f202 	mul.w	r2, r3, r2
 8000eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ebc:	10db      	asrs	r3, r3, #3
 8000ebe:	f003 031f 	and.w	r3, r3, #31
 8000ec2:	4413      	add	r3, r2
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	69ba      	ldr	r2, [r7, #24]
 8000ec8:	4413      	add	r3, r2
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	75bb      	strb	r3, [r7, #22]
			uint8_t b = 1 << (j & 0x07);
 8000ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ed0:	f003 0307 	and.w	r3, r3, #7
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eda:	757b      	strb	r3, [r7, #21]

			if ((z & b) != 0x00) {
 8000edc:	7dba      	ldrb	r2, [r7, #22]
 8000ede:	7d7b      	ldrb	r3, [r7, #21]
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d033      	beq.n	8000f50 <ILI9341_DrawChar_Scaled+0x140>
				if (size <= 1)
 8000ee8:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000eec:	2b01      	cmp	r3, #1
 8000eee:	d80e      	bhi.n	8000f0e <ILI9341_DrawChar_Scaled+0xfe>
					ILI9341_DrawPixel(X + i, Y + j, color);
 8000ef0:	6a3b      	ldr	r3, [r7, #32]
 8000ef2:	b29a      	uxth	r2, r3
 8000ef4:	89bb      	ldrh	r3, [r7, #12]
 8000ef6:	4413      	add	r3, r2
 8000ef8:	b298      	uxth	r0, r3
 8000efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000efc:	b29a      	uxth	r2, r3
 8000efe:	88fb      	ldrh	r3, [r7, #6]
 8000f00:	4413      	add	r3, r2
 8000f02:	b29b      	uxth	r3, r3
 8000f04:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8000f06:	4619      	mov	r1, r3
 8000f08:	f001 fcfe 	bl	8002908 <ILI9341_DrawPixel>
 8000f0c:	e020      	b.n	8000f50 <ILI9341_DrawChar_Scaled+0x140>
				else
					ILI9341_DrawRectangle(X + (i * size), Y + (j * size), size,
 8000f0e:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000f12:	b29a      	uxth	r2, r3
 8000f14:	6a3b      	ldr	r3, [r7, #32]
 8000f16:	b29b      	uxth	r3, r3
 8000f18:	fb12 f303 	smulbb	r3, r2, r3
 8000f1c:	b29a      	uxth	r2, r3
 8000f1e:	89bb      	ldrh	r3, [r7, #12]
 8000f20:	4413      	add	r3, r2
 8000f22:	b298      	uxth	r0, r3
 8000f24:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000f28:	b29a      	uxth	r2, r3
 8000f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f2c:	b29b      	uxth	r3, r3
 8000f2e:	fb12 f303 	smulbb	r3, r2, r3
 8000f32:	b29a      	uxth	r2, r3
 8000f34:	88fb      	ldrh	r3, [r7, #6]
 8000f36:	4413      	add	r3, r2
 8000f38:	b299      	uxth	r1, r3
 8000f3a:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000f3e:	b29a      	uxth	r2, r3
 8000f40:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000f44:	b29c      	uxth	r4, r3
 8000f46:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8000f48:	9300      	str	r3, [sp, #0]
 8000f4a:	4623      	mov	r3, r4
 8000f4c:	f001 fd42 	bl	80029d4 <ILI9341_DrawRectangle>
		for (int i = 0; i < fWidth; i++) {
 8000f50:	6a3b      	ldr	r3, [r7, #32]
 8000f52:	3301      	adds	r3, #1
 8000f54:	623b      	str	r3, [r7, #32]
 8000f56:	7fbb      	ldrb	r3, [r7, #30]
 8000f58:	6a3a      	ldr	r2, [r7, #32]
 8000f5a:	429a      	cmp	r2, r3
 8000f5c:	dba9      	blt.n	8000eb2 <ILI9341_DrawChar_Scaled+0xa2>
	for (int j = 0; j < fHeight; j++) {
 8000f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f60:	3301      	adds	r3, #1
 8000f62:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f64:	7f7b      	ldrb	r3, [r7, #29]
 8000f66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	db9f      	blt.n	8000eac <ILI9341_DrawChar_Scaled+0x9c>
 8000f6c:	e000      	b.n	8000f70 <ILI9341_DrawChar_Scaled+0x160>
		return;
 8000f6e:	bf00      	nop
							size, color);
			}
		}
	}
}
 8000f70:	372c      	adds	r7, #44	@ 0x2c
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd90      	pop	{r4, r7, pc}

08000f76 <ILI9341_DrawText_Scaled>:

void ILI9341_DrawText_Scaled(char *str, const uint8_t font[], uint16_t X,
		uint16_t Y, uint16_t color, uint16_t bgcolor, uint16_t size) {
 8000f76:	b580      	push	{r7, lr}
 8000f78:	b08c      	sub	sp, #48	@ 0x30
 8000f7a:	af04      	add	r7, sp, #16
 8000f7c:	60f8      	str	r0, [r7, #12]
 8000f7e:	60b9      	str	r1, [r7, #8]
 8000f80:	4611      	mov	r1, r2
 8000f82:	461a      	mov	r2, r3
 8000f84:	460b      	mov	r3, r1
 8000f86:	80fb      	strh	r3, [r7, #6]
 8000f88:	4613      	mov	r3, r2
 8000f8a:	80bb      	strh	r3, [r7, #4]
	uint8_t fOffset = font[0];
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	77fb      	strb	r3, [r7, #31]
	while (*str) {
 8000f92:	e028      	b.n	8000fe6 <ILI9341_DrawText_Scaled+0x70>
		ILI9341_DrawChar_Scaled(*str, font, X, Y, color, bgcolor, size);
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	7818      	ldrb	r0, [r3, #0]
 8000f98:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	88b9      	ldrh	r1, [r7, #4]
 8000f9e:	88fa      	ldrh	r2, [r7, #6]
 8000fa0:	9302      	str	r3, [sp, #8]
 8000fa2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000fa4:	9301      	str	r3, [sp, #4]
 8000fa6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000fa8:	9300      	str	r3, [sp, #0]
 8000faa:	460b      	mov	r3, r1
 8000fac:	68b9      	ldr	r1, [r7, #8]
 8000fae:	f7ff ff2f 	bl	8000e10 <ILI9341_DrawChar_Scaled>

		uint8_t *tempChar = (uint8_t*) &font[((*str - 0x20) * fOffset) + 4];
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	3b20      	subs	r3, #32
 8000fb8:	7ffa      	ldrb	r2, [r7, #31]
 8000fba:	fb02 f303 	mul.w	r3, r2, r3
 8000fbe:	3304      	adds	r3, #4
 8000fc0:	68ba      	ldr	r2, [r7, #8]
 8000fc2:	4413      	add	r3, r2
 8000fc4:	61bb      	str	r3, [r7, #24]
		uint8_t realWidth = tempChar[0];
 8000fc6:	69bb      	ldr	r3, [r7, #24]
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	75fb      	strb	r3, [r7, #23]

		X += (realWidth + 1) * size;
 8000fcc:	7dfb      	ldrb	r3, [r7, #23]
 8000fce:	3301      	adds	r3, #1
 8000fd0:	b29b      	uxth	r3, r3
 8000fd2:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8000fd4:	fb12 f303 	smulbb	r3, r2, r3
 8000fd8:	b29a      	uxth	r2, r3
 8000fda:	88fb      	ldrh	r3, [r7, #6]
 8000fdc:	4413      	add	r3, r2
 8000fde:	80fb      	strh	r3, [r7, #6]
		str++;
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	3301      	adds	r3, #1
 8000fe4:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d1d2      	bne.n	8000f94 <ILI9341_DrawText_Scaled+0x1e>
	}
}
 8000fee:	bf00      	nop
 8000ff0:	bf00      	nop
 8000ff2:	3720      	adds	r7, #32
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}

08000ff8 <DrawDataCentered_WithOffset>:

void DrawDataCentered_WithOffset(char *big, const uint8_t font[],
		uint8_t fontlarge, uint8_t offset, uint16_t color) {
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b08e      	sub	sp, #56	@ 0x38
 8000ffc:	af04      	add	r7, sp, #16
 8000ffe:	60f8      	str	r0, [r7, #12]
 8001000:	60b9      	str	r1, [r7, #8]
 8001002:	4611      	mov	r1, r2
 8001004:	461a      	mov	r2, r3
 8001006:	460b      	mov	r3, r1
 8001008:	71fb      	strb	r3, [r7, #7]
 800100a:	4613      	mov	r3, r2
 800100c:	71bb      	strb	r3, [r7, #6]
	uint8_t fOffset = font[0];
 800100e:	68bb      	ldr	r3, [r7, #8]
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	77fb      	strb	r3, [r7, #31]

	uint16_t width = 0;
 8001014:	2300      	movs	r3, #0
 8001016:	84fb      	strh	r3, [r7, #38]	@ 0x26

	for (int i = 0; big[i] != '\0'; i++) {
 8001018:	2300      	movs	r3, #0
 800101a:	623b      	str	r3, [r7, #32]
 800101c:	e01c      	b.n	8001058 <DrawDataCentered_WithOffset+0x60>
		uint32_t charIndex = ((big[i] - 0x20) * fOffset) + 4;
 800101e:	6a3b      	ldr	r3, [r7, #32]
 8001020:	68fa      	ldr	r2, [r7, #12]
 8001022:	4413      	add	r3, r2
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	3b20      	subs	r3, #32
 8001028:	7ffa      	ldrb	r2, [r7, #31]
 800102a:	fb02 f303 	mul.w	r3, r2, r3
 800102e:	3304      	adds	r3, #4
 8001030:	617b      	str	r3, [r7, #20]
		uint8_t charWidth = font[charIndex];
 8001032:	68ba      	ldr	r2, [r7, #8]
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	4413      	add	r3, r2
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	74fb      	strb	r3, [r7, #19]

		width += (charWidth + 1) * fontlarge;
 800103c:	7cfb      	ldrb	r3, [r7, #19]
 800103e:	3301      	adds	r3, #1
 8001040:	b29a      	uxth	r2, r3
 8001042:	79fb      	ldrb	r3, [r7, #7]
 8001044:	b29b      	uxth	r3, r3
 8001046:	fb12 f303 	smulbb	r3, r2, r3
 800104a:	b29a      	uxth	r2, r3
 800104c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800104e:	4413      	add	r3, r2
 8001050:	84fb      	strh	r3, [r7, #38]	@ 0x26
	for (int i = 0; big[i] != '\0'; i++) {
 8001052:	6a3b      	ldr	r3, [r7, #32]
 8001054:	3301      	adds	r3, #1
 8001056:	623b      	str	r3, [r7, #32]
 8001058:	6a3b      	ldr	r3, [r7, #32]
 800105a:	68fa      	ldr	r2, [r7, #12]
 800105c:	4413      	add	r3, r2
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d1dc      	bne.n	800101e <DrawDataCentered_WithOffset+0x26>
	}

	// stred
	uint16_t xStart = (320 - width) / 2;
 8001064:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001066:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 800106a:	0fda      	lsrs	r2, r3, #31
 800106c:	4413      	add	r3, r2
 800106e:	105b      	asrs	r3, r3, #1
 8001070:	83bb      	strh	r3, [r7, #28]
	uint16_t yStart = offset;
 8001072:	79bb      	ldrb	r3, [r7, #6]
 8001074:	837b      	strh	r3, [r7, #26]

	ILI9341_DrawText_Scaled(big, font, xStart, yStart, color, BGCOLOR,
 8001076:	79fb      	ldrb	r3, [r7, #7]
 8001078:	b29b      	uxth	r3, r3
 800107a:	8b79      	ldrh	r1, [r7, #26]
 800107c:	8bba      	ldrh	r2, [r7, #28]
 800107e:	9302      	str	r3, [sp, #8]
 8001080:	2300      	movs	r3, #0
 8001082:	9301      	str	r3, [sp, #4]
 8001084:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001086:	9300      	str	r3, [sp, #0]
 8001088:	460b      	mov	r3, r1
 800108a:	68b9      	ldr	r1, [r7, #8]
 800108c:	68f8      	ldr	r0, [r7, #12]
 800108e:	f7ff ff72 	bl	8000f76 <ILI9341_DrawText_Scaled>
			fontlarge);
}
 8001092:	bf00      	nop
 8001094:	3728      	adds	r7, #40	@ 0x28
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}

0800109a <DrawDataCentered2>:

void DrawDataCentered2(char *big, char *smaller, char *line2,
		const uint8_t font[], uint8_t fontlarge, uint8_t fontsmall,
		uint8_t line2size,
		bool drawBig, bool drawSmall, bool drawLine2) {
 800109a:	b590      	push	{r4, r7, lr}
 800109c:	b099      	sub	sp, #100	@ 0x64
 800109e:	af04      	add	r7, sp, #16
 80010a0:	60f8      	str	r0, [r7, #12]
 80010a2:	60b9      	str	r1, [r7, #8]
 80010a4:	607a      	str	r2, [r7, #4]
 80010a6:	603b      	str	r3, [r7, #0]
	uint8_t fOffset = font[0];
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
	uint8_t fWidth = font[1];
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	3301      	adds	r3, #1
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
	uint8_t fHeight = font[2] - 4;
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	3302      	adds	r3, #2
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	3b04      	subs	r3, #4
 80010c2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	uint8_t spacing = 20;
 80010c6:	2314      	movs	r3, #20
 80010c8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

	uint16_t widthLarge = 0;
 80010cc:	2300      	movs	r3, #0
 80010ce:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
	uint16_t widthSmall = 0;
 80010d2:	2300      	movs	r3, #0
 80010d4:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
	uint16_t widthLine2 = 0;
 80010d8:	2300      	movs	r3, #0
 80010da:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

	// sirka bigger
	for (int i = 0; big[i] != '\0'; i++) {
 80010de:	2300      	movs	r3, #0
 80010e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80010e2:	e020      	b.n	8001126 <DrawDataCentered2+0x8c>
		uint32_t charIndex = ((big[i] - 0x20) * fOffset) + 4;
 80010e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80010e6:	68fa      	ldr	r2, [r7, #12]
 80010e8:	4413      	add	r3, r2
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	3b20      	subs	r3, #32
 80010ee:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80010f2:	fb02 f303 	mul.w	r3, r2, r3
 80010f6:	3304      	adds	r3, #4
 80010f8:	61bb      	str	r3, [r7, #24]
		uint8_t charWidth = font[charIndex];
 80010fa:	683a      	ldr	r2, [r7, #0]
 80010fc:	69bb      	ldr	r3, [r7, #24]
 80010fe:	4413      	add	r3, r2
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	75fb      	strb	r3, [r7, #23]
		widthLarge += (charWidth + 1) * fontlarge;
 8001104:	7dfb      	ldrb	r3, [r7, #23]
 8001106:	3301      	adds	r3, #1
 8001108:	b29a      	uxth	r2, r3
 800110a:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 800110e:	b29b      	uxth	r3, r3
 8001110:	fb12 f303 	smulbb	r3, r2, r3
 8001114:	b29a      	uxth	r2, r3
 8001116:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800111a:	4413      	add	r3, r2
 800111c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
	for (int i = 0; big[i] != '\0'; i++) {
 8001120:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001122:	3301      	adds	r3, #1
 8001124:	647b      	str	r3, [r7, #68]	@ 0x44
 8001126:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001128:	68fa      	ldr	r2, [r7, #12]
 800112a:	4413      	add	r3, r2
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d1d8      	bne.n	80010e4 <DrawDataCentered2+0x4a>
	}

	// sirka smaller
	for (int i = 0; smaller[i] != '\0'; i++) {
 8001132:	2300      	movs	r3, #0
 8001134:	643b      	str	r3, [r7, #64]	@ 0x40
 8001136:	e020      	b.n	800117a <DrawDataCentered2+0xe0>
		uint32_t charIndex = ((smaller[i] - 0x20) * fOffset) + 4;
 8001138:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800113a:	68ba      	ldr	r2, [r7, #8]
 800113c:	4413      	add	r3, r2
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	3b20      	subs	r3, #32
 8001142:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8001146:	fb02 f303 	mul.w	r3, r2, r3
 800114a:	3304      	adds	r3, #4
 800114c:	623b      	str	r3, [r7, #32]
		uint8_t charWidth = font[charIndex];
 800114e:	683a      	ldr	r2, [r7, #0]
 8001150:	6a3b      	ldr	r3, [r7, #32]
 8001152:	4413      	add	r3, r2
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	77fb      	strb	r3, [r7, #31]

		widthSmall += (charWidth + 1) * fontsmall;
 8001158:	7ffb      	ldrb	r3, [r7, #31]
 800115a:	3301      	adds	r3, #1
 800115c:	b29a      	uxth	r2, r3
 800115e:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8001162:	b29b      	uxth	r3, r3
 8001164:	fb12 f303 	smulbb	r3, r2, r3
 8001168:	b29a      	uxth	r2, r3
 800116a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800116e:	4413      	add	r3, r2
 8001170:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
	for (int i = 0; smaller[i] != '\0'; i++) {
 8001174:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001176:	3301      	adds	r3, #1
 8001178:	643b      	str	r3, [r7, #64]	@ 0x40
 800117a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800117c:	68ba      	ldr	r2, [r7, #8]
 800117e:	4413      	add	r3, r2
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d1d8      	bne.n	8001138 <DrawDataCentered2+0x9e>
	}

	// sirka line2
	for (int i = 0; line2[i] != '\0'; i++) {
 8001186:	2300      	movs	r3, #0
 8001188:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800118a:	e01e      	b.n	80011ca <DrawDataCentered2+0x130>
		uint32_t charIndex = ((line2[i] - 0x20) * fOffset) + 4;
 800118c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	4413      	add	r3, r2
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	3b20      	subs	r3, #32
 8001196:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800119a:	fb02 f303 	mul.w	r3, r2, r3
 800119e:	3304      	adds	r3, #4
 80011a0:	627b      	str	r3, [r7, #36]	@ 0x24
		widthLine2 += (font[charIndex] + 1) * line2size;
 80011a2:	683a      	ldr	r2, [r7, #0]
 80011a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011a6:	4413      	add	r3, r2
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	3301      	adds	r3, #1
 80011ac:	b29a      	uxth	r2, r3
 80011ae:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 80011b2:	b29b      	uxth	r3, r3
 80011b4:	fb12 f303 	smulbb	r3, r2, r3
 80011b8:	b29a      	uxth	r2, r3
 80011ba:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80011be:	4413      	add	r3, r2
 80011c0:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
	for (int i = 0; line2[i] != '\0'; i++) {
 80011c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80011c6:	3301      	adds	r3, #1
 80011c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80011ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	4413      	add	r3, r2
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d1da      	bne.n	800118c <DrawDataCentered2+0xf2>
	}

	// stred
	uint16_t totalWidth1 = widthLarge + widthSmall;
 80011d6:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80011da:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80011de:	4413      	add	r3, r2
 80011e0:	86bb      	strh	r3, [r7, #52]	@ 0x34
	uint16_t totalHeight;
		if (line2[0] == '\0') {
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d109      	bne.n	80011fe <DrawDataCentered2+0x164>
			totalHeight = (fHeight * fontlarge);
 80011ea:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80011ee:	b29a      	uxth	r2, r3
 80011f0:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 80011f4:	b29b      	uxth	r3, r3
 80011f6:	fb12 f303 	smulbb	r3, r2, r3
 80011fa:	877b      	strh	r3, [r7, #58]	@ 0x3a
 80011fc:	e012      	b.n	8001224 <DrawDataCentered2+0x18a>
		} else {
			totalHeight = (fHeight * fontlarge) + spacing + (fHeight * line2size);
 80011fe:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001202:	b29a      	uxth	r2, r3
 8001204:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 8001208:	b29b      	uxth	r3, r3
 800120a:	4413      	add	r3, r2
 800120c:	b29a      	uxth	r2, r3
 800120e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001212:	b29b      	uxth	r3, r3
 8001214:	fb12 f303 	smulbb	r3, r2, r3
 8001218:	b29a      	uxth	r2, r3
 800121a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800121e:	b29b      	uxth	r3, r3
 8001220:	4413      	add	r3, r2
 8001222:	877b      	strh	r3, [r7, #58]	@ 0x3a
		}

	uint16_t xStart1 = (320 - totalWidth1) / 2;
 8001224:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001226:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 800122a:	0fda      	lsrs	r2, r3, #31
 800122c:	4413      	add	r3, r2
 800122e:	105b      	asrs	r3, r3, #1
 8001230:	867b      	strh	r3, [r7, #50]	@ 0x32
	uint16_t xStart2 = (320 - widthLine2) / 2;
 8001232:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001236:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 800123a:	0fda      	lsrs	r2, r3, #31
 800123c:	4413      	add	r3, r2
 800123e:	105b      	asrs	r3, r3, #1
 8001240:	863b      	strh	r3, [r7, #48]	@ 0x30
	uint16_t yStart = (240 - totalHeight) / 2;
 8001242:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001244:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8001248:	0fda      	lsrs	r2, r3, #31
 800124a:	4413      	add	r3, r2
 800124c:	105b      	asrs	r3, r3, #1
 800124e:	85fb      	strh	r3, [r7, #46]	@ 0x2e

	if (drawBig) {
 8001250:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 8001254:	2b00      	cmp	r3, #0
 8001256:	d02e      	beq.n	80012b6 <DrawDataCentered2+0x21c>
		ILI9341_DrawRectangle(xStart1 - 10, yStart, (fWidth) * fontlarge,
 8001258:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800125a:	3b0a      	subs	r3, #10
 800125c:	b298      	uxth	r0, r3
 800125e:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001262:	b29a      	uxth	r2, r3
 8001264:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001268:	b29b      	uxth	r3, r3
 800126a:	fb12 f303 	smulbb	r3, r2, r3
 800126e:	b29c      	uxth	r4, r3
				(fHeight * fontlarge) - 4 * fontlarge, BGCOLOR);
 8001270:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001274:	b29b      	uxth	r3, r3
 8001276:	3b04      	subs	r3, #4
 8001278:	b29a      	uxth	r2, r3
		ILI9341_DrawRectangle(xStart1 - 10, yStart, (fWidth) * fontlarge,
 800127a:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 800127e:	b29b      	uxth	r3, r3
 8001280:	fb12 f303 	smulbb	r3, r2, r3
 8001284:	b29b      	uxth	r3, r3
 8001286:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 8001288:	2200      	movs	r2, #0
 800128a:	9200      	str	r2, [sp, #0]
 800128c:	4622      	mov	r2, r4
 800128e:	f001 fba1 	bl	80029d4 <ILI9341_DrawRectangle>
		ILI9341_DrawText_Scaled(big, font, xStart1 - 3, yStart, FCOLOR, BGCOLOR, /////
 8001292:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001294:	3b03      	subs	r3, #3
 8001296:	b29a      	uxth	r2, r3
 8001298:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 800129c:	b29b      	uxth	r3, r3
 800129e:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 80012a0:	9302      	str	r3, [sp, #8]
 80012a2:	2300      	movs	r3, #0
 80012a4:	9301      	str	r3, [sp, #4]
 80012a6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80012aa:	9300      	str	r3, [sp, #0]
 80012ac:	460b      	mov	r3, r1
 80012ae:	6839      	ldr	r1, [r7, #0]
 80012b0:	68f8      	ldr	r0, [r7, #12]
 80012b2:	f7ff fe60 	bl	8000f76 <ILI9341_DrawText_Scaled>
				fontlarge);
	}

	if (drawSmall) {
 80012b6:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d04f      	beq.n	800135e <DrawDataCentered2+0x2c4>
		uint16_t ySmall = yStart + (fHeight * fontlarge)
 80012be:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80012c2:	b29a      	uxth	r2, r3
 80012c4:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 80012c8:	b29b      	uxth	r3, r3
 80012ca:	fb12 f303 	smulbb	r3, r2, r3
 80012ce:	b29a      	uxth	r2, r3
 80012d0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80012d2:	4413      	add	r3, r2
 80012d4:	b29a      	uxth	r2, r3
				- (fHeight * fontsmall);
 80012d6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80012da:	b299      	uxth	r1, r3
 80012dc:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80012e0:	b29b      	uxth	r3, r3
 80012e2:	fb11 f303 	smulbb	r3, r1, r3
 80012e6:	b29b      	uxth	r3, r3
		uint16_t ySmall = yStart + (fHeight * fontlarge)
 80012e8:	1ad3      	subs	r3, r2, r3
 80012ea:	85bb      	strh	r3, [r7, #44]	@ 0x2c
		ILI9341_DrawRectangle(xStart1 + widthLarge - 5, ySmall - 30,
 80012ec:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80012ee:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80012f2:	4413      	add	r3, r2
 80012f4:	b29b      	uxth	r3, r3
 80012f6:	3b05      	subs	r3, #5
 80012f8:	b298      	uxth	r0, r3
 80012fa:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80012fc:	3b1e      	subs	r3, #30
 80012fe:	b299      	uxth	r1, r3
				(fWidth) * fontsmall + 30, (fHeight * fontsmall) * 2, BGCOLOR);
 8001300:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001304:	b29a      	uxth	r2, r3
 8001306:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800130a:	b29b      	uxth	r3, r3
 800130c:	fb12 f303 	smulbb	r3, r2, r3
 8001310:	b29b      	uxth	r3, r3
		ILI9341_DrawRectangle(xStart1 + widthLarge - 5, ySmall - 30,
 8001312:	331e      	adds	r3, #30
 8001314:	b29c      	uxth	r4, r3
 8001316:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800131a:	b29a      	uxth	r2, r3
 800131c:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8001320:	b29b      	uxth	r3, r3
 8001322:	fb12 f303 	smulbb	r3, r2, r3
 8001326:	b29b      	uxth	r3, r3
 8001328:	005b      	lsls	r3, r3, #1
 800132a:	b29b      	uxth	r3, r3
 800132c:	2200      	movs	r2, #0
 800132e:	9200      	str	r2, [sp, #0]
 8001330:	4622      	mov	r2, r4
 8001332:	f001 fb4f 	bl	80029d4 <ILI9341_DrawRectangle>
		ILI9341_DrawText_Scaled(smaller, font, xStart1 + widthLarge, ySmall,
 8001336:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8001338:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800133c:	4413      	add	r3, r2
 800133e:	b29a      	uxth	r2, r3
 8001340:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8001344:	b29b      	uxth	r3, r3
 8001346:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 8001348:	9302      	str	r3, [sp, #8]
 800134a:	2300      	movs	r3, #0
 800134c:	9301      	str	r3, [sp, #4]
 800134e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001352:	9300      	str	r3, [sp, #0]
 8001354:	460b      	mov	r3, r1
 8001356:	6839      	ldr	r1, [r7, #0]
 8001358:	68b8      	ldr	r0, [r7, #8]
 800135a:	f7ff fe0c 	bl	8000f76 <ILI9341_DrawText_Scaled>
		FCOLOR, BGCOLOR, fontsmall);
	}

	if (drawLine2) {
 800135e:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 8001362:	2b00      	cmp	r3, #0
 8001364:	d020      	beq.n	80013a8 <DrawDataCentered2+0x30e>
		uint16_t yLine2 = yStart + (fHeight * fontlarge) + spacing;
 8001366:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800136a:	b29a      	uxth	r2, r3
 800136c:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001370:	b29b      	uxth	r3, r3
 8001372:	fb12 f303 	smulbb	r3, r2, r3
 8001376:	b29a      	uxth	r2, r3
 8001378:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800137a:	4413      	add	r3, r2
 800137c:	b29a      	uxth	r2, r3
 800137e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001382:	b29b      	uxth	r3, r3
 8001384:	4413      	add	r3, r2
 8001386:	857b      	strh	r3, [r7, #42]	@ 0x2a
		ILI9341_DrawText_Scaled(line2, font, xStart2, yLine2, FCOLOR, BGCOLOR,
 8001388:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 800138c:	b29b      	uxth	r3, r3
 800138e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8001390:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8001392:	9302      	str	r3, [sp, #8]
 8001394:	2300      	movs	r3, #0
 8001396:	9301      	str	r3, [sp, #4]
 8001398:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800139c:	9300      	str	r3, [sp, #0]
 800139e:	460b      	mov	r3, r1
 80013a0:	6839      	ldr	r1, [r7, #0]
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	f7ff fde7 	bl	8000f76 <ILI9341_DrawText_Scaled>
				line2size);
	}
}
 80013a8:	bf00      	nop
 80013aa:	3754      	adds	r7, #84	@ 0x54
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd90      	pop	{r4, r7, pc}

080013b0 <DrawDataInBox>:

void DrawDataInBox(char *big, char *smaller, char *line2, const uint8_t font[],
		uint8_t fontlarge, uint8_t fontsmall, uint8_t line2size, uint16_t boxX,
		uint16_t boxY,
		bool drawBig, bool drawSmall, bool drawLine2) {
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b098      	sub	sp, #96	@ 0x60
 80013b4:	af04      	add	r7, sp, #16
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	60b9      	str	r1, [r7, #8]
 80013ba:	607a      	str	r2, [r7, #4]
 80013bc:	603b      	str	r3, [r7, #0]

	uint16_t boxW = 160;
 80013be:	23a0      	movs	r3, #160	@ 0xa0
 80013c0:	873b      	strh	r3, [r7, #56]	@ 0x38
	uint16_t boxH = 120;
 80013c2:	2378      	movs	r3, #120	@ 0x78
 80013c4:	86fb      	strh	r3, [r7, #54]	@ 0x36

	uint8_t fOffset = font[0];
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
	uint8_t fHeight = font[2] - 4;
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	3302      	adds	r3, #2
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	3b04      	subs	r3, #4
 80013d6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
	uint8_t spacing = 10;
 80013da:	230a      	movs	r3, #10
 80013dc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	uint16_t widthLarge = 0;
 80013e0:	2300      	movs	r3, #0
 80013e2:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
	uint16_t widthSmall = 0;
 80013e6:	2300      	movs	r3, #0
 80013e8:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
	uint16_t widthLine2 = 0;
 80013ec:	2300      	movs	r3, #0
 80013ee:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

	// sirka bigger
	for (int i = 0; big[i] != '\0'; i++) {
 80013f2:	2300      	movs	r3, #0
 80013f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80013f6:	e020      	b.n	800143a <DrawDataInBox+0x8a>
		uint32_t charIndex = ((big[i] - 0x20) * fOffset) + 4;
 80013f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80013fa:	68fa      	ldr	r2, [r7, #12]
 80013fc:	4413      	add	r3, r2
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	3b20      	subs	r3, #32
 8001402:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 8001406:	fb02 f303 	mul.w	r3, r2, r3
 800140a:	3304      	adds	r3, #4
 800140c:	617b      	str	r3, [r7, #20]
		uint8_t charWidth = font[charIndex];
 800140e:	683a      	ldr	r2, [r7, #0]
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	4413      	add	r3, r2
 8001414:	781b      	ldrb	r3, [r3, #0]
 8001416:	74fb      	strb	r3, [r7, #19]
		widthLarge += (charWidth + 1) * fontlarge;
 8001418:	7cfb      	ldrb	r3, [r7, #19]
 800141a:	3301      	adds	r3, #1
 800141c:	b29a      	uxth	r2, r3
 800141e:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8001422:	b29b      	uxth	r3, r3
 8001424:	fb12 f303 	smulbb	r3, r2, r3
 8001428:	b29a      	uxth	r2, r3
 800142a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800142e:	4413      	add	r3, r2
 8001430:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
	for (int i = 0; big[i] != '\0'; i++) {
 8001434:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001436:	3301      	adds	r3, #1
 8001438:	647b      	str	r3, [r7, #68]	@ 0x44
 800143a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800143c:	68fa      	ldr	r2, [r7, #12]
 800143e:	4413      	add	r3, r2
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d1d8      	bne.n	80013f8 <DrawDataInBox+0x48>
	}

	// sirka
	for (int i = 0; smaller[i] != '\0'; i++) {
 8001446:	2300      	movs	r3, #0
 8001448:	643b      	str	r3, [r7, #64]	@ 0x40
 800144a:	e020      	b.n	800148e <DrawDataInBox+0xde>
		uint32_t charIndex = ((smaller[i] - 0x20) * fOffset) + 4;
 800144c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800144e:	68ba      	ldr	r2, [r7, #8]
 8001450:	4413      	add	r3, r2
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	3b20      	subs	r3, #32
 8001456:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 800145a:	fb02 f303 	mul.w	r3, r2, r3
 800145e:	3304      	adds	r3, #4
 8001460:	61fb      	str	r3, [r7, #28]
		uint8_t charWidth = font[charIndex];
 8001462:	683a      	ldr	r2, [r7, #0]
 8001464:	69fb      	ldr	r3, [r7, #28]
 8001466:	4413      	add	r3, r2
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	76fb      	strb	r3, [r7, #27]
		widthSmall += (charWidth + 1) * fontsmall;
 800146c:	7efb      	ldrb	r3, [r7, #27]
 800146e:	3301      	adds	r3, #1
 8001470:	b29a      	uxth	r2, r3
 8001472:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8001476:	b29b      	uxth	r3, r3
 8001478:	fb12 f303 	smulbb	r3, r2, r3
 800147c:	b29a      	uxth	r2, r3
 800147e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001482:	4413      	add	r3, r2
 8001484:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
	for (int i = 0; smaller[i] != '\0'; i++) {
 8001488:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800148a:	3301      	adds	r3, #1
 800148c:	643b      	str	r3, [r7, #64]	@ 0x40
 800148e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001490:	68ba      	ldr	r2, [r7, #8]
 8001492:	4413      	add	r3, r2
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d1d8      	bne.n	800144c <DrawDataInBox+0x9c>
	}

	// sirka line2
	for (int i = 0; line2[i] != '\0'; i++) {
 800149a:	2300      	movs	r3, #0
 800149c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800149e:	e01e      	b.n	80014de <DrawDataInBox+0x12e>
		uint32_t charIndex = ((line2[i] - 0x20) * fOffset) + 4;
 80014a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014a2:	687a      	ldr	r2, [r7, #4]
 80014a4:	4413      	add	r3, r2
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	3b20      	subs	r3, #32
 80014aa:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 80014ae:	fb02 f303 	mul.w	r3, r2, r3
 80014b2:	3304      	adds	r3, #4
 80014b4:	623b      	str	r3, [r7, #32]
		widthLine2 += (font[charIndex] + 1) * line2size;
 80014b6:	683a      	ldr	r2, [r7, #0]
 80014b8:	6a3b      	ldr	r3, [r7, #32]
 80014ba:	4413      	add	r3, r2
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	3301      	adds	r3, #1
 80014c0:	b29a      	uxth	r2, r3
 80014c2:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 80014c6:	b29b      	uxth	r3, r3
 80014c8:	fb12 f303 	smulbb	r3, r2, r3
 80014cc:	b29a      	uxth	r2, r3
 80014ce:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80014d2:	4413      	add	r3, r2
 80014d4:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
	for (int i = 0; line2[i] != '\0'; i++) {
 80014d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014da:	3301      	adds	r3, #1
 80014dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80014de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014e0:	687a      	ldr	r2, [r7, #4]
 80014e2:	4413      	add	r3, r2
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d1da      	bne.n	80014a0 <DrawDataInBox+0xf0>
	}

	uint16_t totalHeight;
	if (line2[0] == '\0') {
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d109      	bne.n	8001506 <DrawDataInBox+0x156>
		totalHeight = (fHeight * fontlarge);
 80014f2:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80014f6:	b29a      	uxth	r2, r3
 80014f8:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 80014fc:	b29b      	uxth	r3, r3
 80014fe:	fb12 f303 	smulbb	r3, r2, r3
 8001502:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8001504:	e012      	b.n	800152c <DrawDataInBox+0x17c>
	} else {
		totalHeight = (fHeight * fontlarge) + spacing + (fHeight * line2size);
 8001506:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 800150a:	b29a      	uxth	r2, r3
 800150c:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001510:	b29b      	uxth	r3, r3
 8001512:	4413      	add	r3, r2
 8001514:	b29a      	uxth	r2, r3
 8001516:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800151a:	b29b      	uxth	r3, r3
 800151c:	fb12 f303 	smulbb	r3, r2, r3
 8001520:	b29a      	uxth	r2, r3
 8001522:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001526:	b29b      	uxth	r3, r3
 8001528:	4413      	add	r3, r2
 800152a:	877b      	strh	r3, [r7, #58]	@ 0x3a
	}

	// stred
	uint16_t totalWidth1 = widthLarge + widthSmall;
 800152c:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8001530:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001534:	4413      	add	r3, r2
 8001536:	863b      	strh	r3, [r7, #48]	@ 0x30

	uint16_t xStart1 = boxX + (boxW - totalWidth1) / 2;
 8001538:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 800153a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	0fda      	lsrs	r2, r3, #31
 8001540:	4413      	add	r3, r2
 8001542:	105b      	asrs	r3, r3, #1
 8001544:	b29a      	uxth	r2, r3
 8001546:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800154a:	4413      	add	r3, r2
 800154c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint16_t xStart2 = boxX + (boxW - widthLine2) / 2;
 800154e:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8001550:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001554:	1ad3      	subs	r3, r2, r3
 8001556:	0fda      	lsrs	r2, r3, #31
 8001558:	4413      	add	r3, r2
 800155a:	105b      	asrs	r3, r3, #1
 800155c:	b29a      	uxth	r2, r3
 800155e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8001562:	4413      	add	r3, r2
 8001564:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	uint16_t yStart = boxY + (boxH - totalHeight) / 2;
 8001566:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8001568:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800156a:	1ad3      	subs	r3, r2, r3
 800156c:	0fda      	lsrs	r2, r3, #31
 800156e:	4413      	add	r3, r2
 8001570:	105b      	asrs	r3, r3, #1
 8001572:	b29a      	uxth	r2, r3
 8001574:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8001578:	4413      	add	r3, r2
 800157a:	857b      	strh	r3, [r7, #42]	@ 0x2a

	// line1
	if (drawBig) {
 800157c:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 8001580:	2b00      	cmp	r3, #0
 8001582:	d011      	beq.n	80015a8 <DrawDataInBox+0x1f8>
		ILI9341_DrawText_Scaled(big, font, xStart1-3, yStart, FCOLOR, BGCOLOR,
 8001584:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001586:	3b03      	subs	r3, #3
 8001588:	b29a      	uxth	r2, r3
 800158a:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 800158e:	b29b      	uxth	r3, r3
 8001590:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8001592:	9302      	str	r3, [sp, #8]
 8001594:	2300      	movs	r3, #0
 8001596:	9301      	str	r3, [sp, #4]
 8001598:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800159c:	9300      	str	r3, [sp, #0]
 800159e:	460b      	mov	r3, r1
 80015a0:	6839      	ldr	r1, [r7, #0]
 80015a2:	68f8      	ldr	r0, [r7, #12]
 80015a4:	f7ff fce7 	bl	8000f76 <ILI9341_DrawText_Scaled>
				fontlarge);
	}

	if (drawSmall) {
 80015a8:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d02a      	beq.n	8001606 <DrawDataInBox+0x256>
		uint16_t ySmall = yStart + (fHeight * fontlarge)
 80015b0:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80015b4:	b29a      	uxth	r2, r3
 80015b6:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 80015ba:	b29b      	uxth	r3, r3
 80015bc:	fb12 f303 	smulbb	r3, r2, r3
 80015c0:	b29a      	uxth	r2, r3
 80015c2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80015c4:	4413      	add	r3, r2
 80015c6:	b29a      	uxth	r2, r3
				- (fHeight * fontsmall);
 80015c8:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80015cc:	b299      	uxth	r1, r3
 80015ce:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 80015d2:	b29b      	uxth	r3, r3
 80015d4:	fb11 f303 	smulbb	r3, r1, r3
 80015d8:	b29b      	uxth	r3, r3
		uint16_t ySmall = yStart + (fHeight * fontlarge)
 80015da:	1ad3      	subs	r3, r2, r3
 80015dc:	853b      	strh	r3, [r7, #40]	@ 0x28
		ILI9341_DrawText_Scaled(smaller, font, xStart1 + widthLarge, ySmall,
 80015de:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80015e0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80015e4:	4413      	add	r3, r2
 80015e6:	b29a      	uxth	r2, r3
 80015e8:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 80015ec:	b29b      	uxth	r3, r3
 80015ee:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 80015f0:	9302      	str	r3, [sp, #8]
 80015f2:	2300      	movs	r3, #0
 80015f4:	9301      	str	r3, [sp, #4]
 80015f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80015fa:	9300      	str	r3, [sp, #0]
 80015fc:	460b      	mov	r3, r1
 80015fe:	6839      	ldr	r1, [r7, #0]
 8001600:	68b8      	ldr	r0, [r7, #8]
 8001602:	f7ff fcb8 	bl	8000f76 <ILI9341_DrawText_Scaled>
				FCOLOR,
				BGCOLOR, fontsmall);
	}

	// line2
	if (drawLine2) {
 8001606:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 800160a:	2b00      	cmp	r3, #0
 800160c:	d020      	beq.n	8001650 <DrawDataInBox+0x2a0>
		uint16_t yLine2 = yStart + (fHeight * fontlarge) + spacing;
 800160e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001612:	b29a      	uxth	r2, r3
 8001614:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8001618:	b29b      	uxth	r3, r3
 800161a:	fb12 f303 	smulbb	r3, r2, r3
 800161e:	b29a      	uxth	r2, r3
 8001620:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001622:	4413      	add	r3, r2
 8001624:	b29a      	uxth	r2, r3
 8001626:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800162a:	b29b      	uxth	r3, r3
 800162c:	4413      	add	r3, r2
 800162e:	84fb      	strh	r3, [r7, #38]	@ 0x26
		ILI9341_DrawText_Scaled(line2, font, xStart2, yLine2, FCOLOR, BGCOLOR,
 8001630:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001634:	b29b      	uxth	r3, r3
 8001636:	8cf9      	ldrh	r1, [r7, #38]	@ 0x26
 8001638:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800163a:	9302      	str	r3, [sp, #8]
 800163c:	2300      	movs	r3, #0
 800163e:	9301      	str	r3, [sp, #4]
 8001640:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001644:	9300      	str	r3, [sp, #0]
 8001646:	460b      	mov	r3, r1
 8001648:	6839      	ldr	r1, [r7, #0]
 800164a:	6878      	ldr	r0, [r7, #4]
 800164c:	f7ff fc93 	bl	8000f76 <ILI9341_DrawText_Scaled>
				line2size);
	}
}
 8001650:	bf00      	nop
 8001652:	3750      	adds	r7, #80	@ 0x50
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}

08001658 <DrawSun>:
//		DrawDataInBox_TwoLines(big[i], small[i], labels[i], font, 2, 1, 1,
//				xCoords[i], yCoords[i], qW, qH);
//	}
//}

void DrawSun(uint16_t color, uint8_t thickness) {
 8001658:	b590      	push	{r4, r7, lr}
 800165a:	b08b      	sub	sp, #44	@ 0x2c
 800165c:	af02      	add	r7, sp, #8
 800165e:	4603      	mov	r3, r0
 8001660:	460a      	mov	r2, r1
 8001662:	80fb      	strh	r3, [r7, #6]
 8001664:	4613      	mov	r3, r2
 8001666:	717b      	strb	r3, [r7, #5]
	uint16_t X = 160;
 8001668:	23a0      	movs	r3, #160	@ 0xa0
 800166a:	827b      	strh	r3, [r7, #18]
	uint16_t Y = 120 - 30;
 800166c:	235a      	movs	r3, #90	@ 0x5a
 800166e:	823b      	strh	r3, [r7, #16]
	uint16_t radius = 30;
 8001670:	231e      	movs	r3, #30
 8001672:	81fb      	strh	r3, [r7, #14]
	uint16_t len = 30;
 8001674:	231e      	movs	r3, #30
 8001676:	81bb      	strh	r3, [r7, #12]
	uint16_t diag = radius * 0.707; //hodnota pre sin(45)
 8001678:	89fb      	ldrh	r3, [r7, #14]
 800167a:	4618      	mov	r0, r3
 800167c:	f7fe ff52 	bl	8000524 <__aeabi_i2d>
 8001680:	a39d      	add	r3, pc, #628	@ (adr r3, 80018f8 <DrawSun+0x2a0>)
 8001682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001686:	f7fe ffb7 	bl	80005f8 <__aeabi_dmul>
 800168a:	4602      	mov	r2, r0
 800168c:	460b      	mov	r3, r1
 800168e:	4610      	mov	r0, r2
 8001690:	4619      	mov	r1, r3
 8001692:	f7ff fa89 	bl	8000ba8 <__aeabi_d2uiz>
 8001696:	4603      	mov	r3, r0
 8001698:	817b      	strh	r3, [r7, #10]

	for (uint8_t t = 0; t < thickness; t++) {
 800169a:	2300      	movs	r3, #0
 800169c:	77fb      	strb	r3, [r7, #31]
 800169e:	e00c      	b.n	80016ba <DrawSun+0x62>
		ILI9341_DrawHollowCircle(X, Y, radius - t, color);
 80016a0:	7ffb      	ldrb	r3, [r7, #31]
 80016a2:	b29b      	uxth	r3, r3
 80016a4:	89fa      	ldrh	r2, [r7, #14]
 80016a6:	1ad3      	subs	r3, r2, r3
 80016a8:	b29a      	uxth	r2, r3
 80016aa:	88fb      	ldrh	r3, [r7, #6]
 80016ac:	8a39      	ldrh	r1, [r7, #16]
 80016ae:	8a78      	ldrh	r0, [r7, #18]
 80016b0:	f7ff fa9a 	bl	8000be8 <ILI9341_DrawHollowCircle>
	for (uint8_t t = 0; t < thickness; t++) {
 80016b4:	7ffb      	ldrb	r3, [r7, #31]
 80016b6:	3301      	adds	r3, #1
 80016b8:	77fb      	strb	r3, [r7, #31]
 80016ba:	7ffa      	ldrb	r2, [r7, #31]
 80016bc:	797b      	ldrb	r3, [r7, #5]
 80016be:	429a      	cmp	r2, r3
 80016c0:	d3ee      	bcc.n	80016a0 <DrawSun+0x48>
	}

	uint8_t halfT = thickness / 2;
 80016c2:	797b      	ldrb	r3, [r7, #5]
 80016c4:	085b      	lsrs	r3, r3, #1
 80016c6:	727b      	strb	r3, [r7, #9]

	// Hore
	ILI9341_DrawFilledRectangleCoord(X - halfT, Y - radius - len,
 80016c8:	7a7b      	ldrb	r3, [r7, #9]
 80016ca:	b29b      	uxth	r3, r3
 80016cc:	8a7a      	ldrh	r2, [r7, #18]
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	b298      	uxth	r0, r3
 80016d2:	8a3a      	ldrh	r2, [r7, #16]
 80016d4:	89fb      	ldrh	r3, [r7, #14]
 80016d6:	1ad3      	subs	r3, r2, r3
 80016d8:	b29a      	uxth	r2, r3
 80016da:	89bb      	ldrh	r3, [r7, #12]
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	b299      	uxth	r1, r3
			X + (thickness - halfT - 1), Y - radius, color);
 80016e0:	797b      	ldrb	r3, [r7, #5]
 80016e2:	b29a      	uxth	r2, r3
 80016e4:	7a7b      	ldrb	r3, [r7, #9]
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	b29a      	uxth	r2, r3
 80016ec:	8a7b      	ldrh	r3, [r7, #18]
 80016ee:	4413      	add	r3, r2
 80016f0:	b29b      	uxth	r3, r3
	ILI9341_DrawFilledRectangleCoord(X - halfT, Y - radius - len,
 80016f2:	3b01      	subs	r3, #1
 80016f4:	b29c      	uxth	r4, r3
 80016f6:	8a3a      	ldrh	r2, [r7, #16]
 80016f8:	89fb      	ldrh	r3, [r7, #14]
 80016fa:	1ad3      	subs	r3, r2, r3
 80016fc:	b29a      	uxth	r2, r3
 80016fe:	88fb      	ldrh	r3, [r7, #6]
 8001700:	9300      	str	r3, [sp, #0]
 8001702:	4613      	mov	r3, r2
 8001704:	4622      	mov	r2, r4
 8001706:	f7ff fb25 	bl	8000d54 <ILI9341_DrawFilledRectangleCoord>
	// Dole
	ILI9341_DrawFilledRectangleCoord(X - halfT, Y + radius,
 800170a:	7a7b      	ldrb	r3, [r7, #9]
 800170c:	b29b      	uxth	r3, r3
 800170e:	8a7a      	ldrh	r2, [r7, #18]
 8001710:	1ad3      	subs	r3, r2, r3
 8001712:	b298      	uxth	r0, r3
 8001714:	8a3a      	ldrh	r2, [r7, #16]
 8001716:	89fb      	ldrh	r3, [r7, #14]
 8001718:	4413      	add	r3, r2
 800171a:	b299      	uxth	r1, r3
			X + (thickness - halfT - 1), Y + radius + len, color);
 800171c:	797b      	ldrb	r3, [r7, #5]
 800171e:	b29a      	uxth	r2, r3
 8001720:	7a7b      	ldrb	r3, [r7, #9]
 8001722:	b29b      	uxth	r3, r3
 8001724:	1ad3      	subs	r3, r2, r3
 8001726:	b29a      	uxth	r2, r3
 8001728:	8a7b      	ldrh	r3, [r7, #18]
 800172a:	4413      	add	r3, r2
 800172c:	b29b      	uxth	r3, r3
	ILI9341_DrawFilledRectangleCoord(X - halfT, Y + radius,
 800172e:	3b01      	subs	r3, #1
 8001730:	b29c      	uxth	r4, r3
			X + (thickness - halfT - 1), Y + radius + len, color);
 8001732:	8a3a      	ldrh	r2, [r7, #16]
 8001734:	89fb      	ldrh	r3, [r7, #14]
 8001736:	4413      	add	r3, r2
 8001738:	b29a      	uxth	r2, r3
	ILI9341_DrawFilledRectangleCoord(X - halfT, Y + radius,
 800173a:	89bb      	ldrh	r3, [r7, #12]
 800173c:	4413      	add	r3, r2
 800173e:	b29a      	uxth	r2, r3
 8001740:	88fb      	ldrh	r3, [r7, #6]
 8001742:	9300      	str	r3, [sp, #0]
 8001744:	4613      	mov	r3, r2
 8001746:	4622      	mov	r2, r4
 8001748:	f7ff fb04 	bl	8000d54 <ILI9341_DrawFilledRectangleCoord>
	// Vavo
	ILI9341_DrawFilledRectangleCoord(X - radius - len, Y - halfT, X - radius,
 800174c:	8a7a      	ldrh	r2, [r7, #18]
 800174e:	89fb      	ldrh	r3, [r7, #14]
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	b29a      	uxth	r2, r3
 8001754:	89bb      	ldrh	r3, [r7, #12]
 8001756:	1ad3      	subs	r3, r2, r3
 8001758:	b298      	uxth	r0, r3
 800175a:	7a7b      	ldrb	r3, [r7, #9]
 800175c:	b29b      	uxth	r3, r3
 800175e:	8a3a      	ldrh	r2, [r7, #16]
 8001760:	1ad3      	subs	r3, r2, r3
 8001762:	b299      	uxth	r1, r3
 8001764:	8a7a      	ldrh	r2, [r7, #18]
 8001766:	89fb      	ldrh	r3, [r7, #14]
 8001768:	1ad3      	subs	r3, r2, r3
 800176a:	b29c      	uxth	r4, r3
			Y + (thickness - halfT - 1), color);
 800176c:	797b      	ldrb	r3, [r7, #5]
 800176e:	b29a      	uxth	r2, r3
 8001770:	7a7b      	ldrb	r3, [r7, #9]
 8001772:	b29b      	uxth	r3, r3
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	b29a      	uxth	r2, r3
 8001778:	8a3b      	ldrh	r3, [r7, #16]
 800177a:	4413      	add	r3, r2
 800177c:	b29b      	uxth	r3, r3
	ILI9341_DrawFilledRectangleCoord(X - radius - len, Y - halfT, X - radius,
 800177e:	3b01      	subs	r3, #1
 8001780:	b29a      	uxth	r2, r3
 8001782:	88fb      	ldrh	r3, [r7, #6]
 8001784:	9300      	str	r3, [sp, #0]
 8001786:	4613      	mov	r3, r2
 8001788:	4622      	mov	r2, r4
 800178a:	f7ff fae3 	bl	8000d54 <ILI9341_DrawFilledRectangleCoord>
	// Vpravo
	ILI9341_DrawFilledRectangleCoord(X + radius, Y - halfT, X + radius + len,
 800178e:	8a7a      	ldrh	r2, [r7, #18]
 8001790:	89fb      	ldrh	r3, [r7, #14]
 8001792:	4413      	add	r3, r2
 8001794:	b298      	uxth	r0, r3
 8001796:	7a7b      	ldrb	r3, [r7, #9]
 8001798:	b29b      	uxth	r3, r3
 800179a:	8a3a      	ldrh	r2, [r7, #16]
 800179c:	1ad3      	subs	r3, r2, r3
 800179e:	b299      	uxth	r1, r3
 80017a0:	8a7a      	ldrh	r2, [r7, #18]
 80017a2:	89fb      	ldrh	r3, [r7, #14]
 80017a4:	4413      	add	r3, r2
 80017a6:	b29a      	uxth	r2, r3
 80017a8:	89bb      	ldrh	r3, [r7, #12]
 80017aa:	4413      	add	r3, r2
 80017ac:	b29c      	uxth	r4, r3
			Y + (thickness - halfT - 1), color);
 80017ae:	797b      	ldrb	r3, [r7, #5]
 80017b0:	b29a      	uxth	r2, r3
 80017b2:	7a7b      	ldrb	r3, [r7, #9]
 80017b4:	b29b      	uxth	r3, r3
 80017b6:	1ad3      	subs	r3, r2, r3
 80017b8:	b29a      	uxth	r2, r3
 80017ba:	8a3b      	ldrh	r3, [r7, #16]
 80017bc:	4413      	add	r3, r2
 80017be:	b29b      	uxth	r3, r3
	ILI9341_DrawFilledRectangleCoord(X + radius, Y - halfT, X + radius + len,
 80017c0:	3b01      	subs	r3, #1
 80017c2:	b29a      	uxth	r2, r3
 80017c4:	88fb      	ldrh	r3, [r7, #6]
 80017c6:	9300      	str	r3, [sp, #0]
 80017c8:	4613      	mov	r3, r2
 80017ca:	4622      	mov	r2, r4
 80017cc:	f7ff fac2 	bl	8000d54 <ILI9341_DrawFilledRectangleCoord>

	for (int i = 0; i < len / 2; i++) {
 80017d0:	2300      	movs	r3, #0
 80017d2:	61bb      	str	r3, [r7, #24]
 80017d4:	e06c      	b.n	80018b0 <DrawSun+0x258>
		for (int t = 0; t < thickness; t++) {
 80017d6:	2300      	movs	r3, #0
 80017d8:	617b      	str	r3, [r7, #20]
 80017da:	e062      	b.n	80018a2 <DrawSun+0x24a>
			// Hore vpravo
			ILI9341_DrawPixel(X + diag + i, Y - diag - i + t, color);
 80017dc:	8a7a      	ldrh	r2, [r7, #18]
 80017de:	897b      	ldrh	r3, [r7, #10]
 80017e0:	4413      	add	r3, r2
 80017e2:	b29a      	uxth	r2, r3
 80017e4:	69bb      	ldr	r3, [r7, #24]
 80017e6:	b29b      	uxth	r3, r3
 80017e8:	4413      	add	r3, r2
 80017ea:	b298      	uxth	r0, r3
 80017ec:	8a3a      	ldrh	r2, [r7, #16]
 80017ee:	897b      	ldrh	r3, [r7, #10]
 80017f0:	1ad3      	subs	r3, r2, r3
 80017f2:	b29a      	uxth	r2, r3
 80017f4:	69bb      	ldr	r3, [r7, #24]
 80017f6:	b29b      	uxth	r3, r3
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	b29a      	uxth	r2, r3
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	b29b      	uxth	r3, r3
 8001800:	4413      	add	r3, r2
 8001802:	b29b      	uxth	r3, r3
 8001804:	88fa      	ldrh	r2, [r7, #6]
 8001806:	4619      	mov	r1, r3
 8001808:	f001 f87e 	bl	8002908 <ILI9341_DrawPixel>
			// Hore vavo
			ILI9341_DrawPixel(X - diag - i, Y - diag - i + t, color);
 800180c:	8a7a      	ldrh	r2, [r7, #18]
 800180e:	897b      	ldrh	r3, [r7, #10]
 8001810:	1ad3      	subs	r3, r2, r3
 8001812:	b29a      	uxth	r2, r3
 8001814:	69bb      	ldr	r3, [r7, #24]
 8001816:	b29b      	uxth	r3, r3
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	b298      	uxth	r0, r3
 800181c:	8a3a      	ldrh	r2, [r7, #16]
 800181e:	897b      	ldrh	r3, [r7, #10]
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	b29a      	uxth	r2, r3
 8001824:	69bb      	ldr	r3, [r7, #24]
 8001826:	b29b      	uxth	r3, r3
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	b29a      	uxth	r2, r3
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	b29b      	uxth	r3, r3
 8001830:	4413      	add	r3, r2
 8001832:	b29b      	uxth	r3, r3
 8001834:	88fa      	ldrh	r2, [r7, #6]
 8001836:	4619      	mov	r1, r3
 8001838:	f001 f866 	bl	8002908 <ILI9341_DrawPixel>
			// Dole vpravo
			ILI9341_DrawPixel(X + diag + i, Y + diag + i + t, color);
 800183c:	8a7a      	ldrh	r2, [r7, #18]
 800183e:	897b      	ldrh	r3, [r7, #10]
 8001840:	4413      	add	r3, r2
 8001842:	b29a      	uxth	r2, r3
 8001844:	69bb      	ldr	r3, [r7, #24]
 8001846:	b29b      	uxth	r3, r3
 8001848:	4413      	add	r3, r2
 800184a:	b298      	uxth	r0, r3
 800184c:	8a3a      	ldrh	r2, [r7, #16]
 800184e:	897b      	ldrh	r3, [r7, #10]
 8001850:	4413      	add	r3, r2
 8001852:	b29a      	uxth	r2, r3
 8001854:	69bb      	ldr	r3, [r7, #24]
 8001856:	b29b      	uxth	r3, r3
 8001858:	4413      	add	r3, r2
 800185a:	b29a      	uxth	r2, r3
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	b29b      	uxth	r3, r3
 8001860:	4413      	add	r3, r2
 8001862:	b29b      	uxth	r3, r3
 8001864:	88fa      	ldrh	r2, [r7, #6]
 8001866:	4619      	mov	r1, r3
 8001868:	f001 f84e 	bl	8002908 <ILI9341_DrawPixel>
			// Dole vlavo
			ILI9341_DrawPixel(X - diag - i, Y + diag + i + t, color);
 800186c:	8a7a      	ldrh	r2, [r7, #18]
 800186e:	897b      	ldrh	r3, [r7, #10]
 8001870:	1ad3      	subs	r3, r2, r3
 8001872:	b29a      	uxth	r2, r3
 8001874:	69bb      	ldr	r3, [r7, #24]
 8001876:	b29b      	uxth	r3, r3
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	b298      	uxth	r0, r3
 800187c:	8a3a      	ldrh	r2, [r7, #16]
 800187e:	897b      	ldrh	r3, [r7, #10]
 8001880:	4413      	add	r3, r2
 8001882:	b29a      	uxth	r2, r3
 8001884:	69bb      	ldr	r3, [r7, #24]
 8001886:	b29b      	uxth	r3, r3
 8001888:	4413      	add	r3, r2
 800188a:	b29a      	uxth	r2, r3
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	b29b      	uxth	r3, r3
 8001890:	4413      	add	r3, r2
 8001892:	b29b      	uxth	r3, r3
 8001894:	88fa      	ldrh	r2, [r7, #6]
 8001896:	4619      	mov	r1, r3
 8001898:	f001 f836 	bl	8002908 <ILI9341_DrawPixel>
		for (int t = 0; t < thickness; t++) {
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	3301      	adds	r3, #1
 80018a0:	617b      	str	r3, [r7, #20]
 80018a2:	797b      	ldrb	r3, [r7, #5]
 80018a4:	697a      	ldr	r2, [r7, #20]
 80018a6:	429a      	cmp	r2, r3
 80018a8:	db98      	blt.n	80017dc <DrawSun+0x184>
	for (int i = 0; i < len / 2; i++) {
 80018aa:	69bb      	ldr	r3, [r7, #24]
 80018ac:	3301      	adds	r3, #1
 80018ae:	61bb      	str	r3, [r7, #24]
 80018b0:	89bb      	ldrh	r3, [r7, #12]
 80018b2:	085b      	lsrs	r3, r3, #1
 80018b4:	b29b      	uxth	r3, r3
 80018b6:	461a      	mov	r2, r3
 80018b8:	69bb      	ldr	r3, [r7, #24]
 80018ba:	4293      	cmp	r3, r2
 80018bc:	db8b      	blt.n	80017d6 <DrawSun+0x17e>
		}
	}
	DrawDataCentered_WithOffset("SUNNY", FONT4, 3, Y + radius + len + 15,
 80018be:	8a3b      	ldrh	r3, [r7, #16]
 80018c0:	b2da      	uxtb	r2, r3
 80018c2:	89fb      	ldrh	r3, [r7, #14]
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	4413      	add	r3, r2
 80018c8:	b2da      	uxtb	r2, r3
 80018ca:	89bb      	ldrh	r3, [r7, #12]
 80018cc:	b2db      	uxtb	r3, r3
 80018ce:	4413      	add	r3, r2
 80018d0:	b2db      	uxtb	r3, r3
 80018d2:	330f      	adds	r3, #15
 80018d4:	b2db      	uxtb	r3, r3
 80018d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018da:	9200      	str	r2, [sp, #0]
 80018dc:	2203      	movs	r2, #3
 80018de:	4904      	ldr	r1, [pc, #16]	@ (80018f0 <DrawSun+0x298>)
 80018e0:	4804      	ldr	r0, [pc, #16]	@ (80018f4 <DrawSun+0x29c>)
 80018e2:	f7ff fb89 	bl	8000ff8 <DrawDataCentered_WithOffset>
	WHITE);
}
 80018e6:	bf00      	nop
 80018e8:	3724      	adds	r7, #36	@ 0x24
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd90      	pop	{r4, r7, pc}
 80018ee:	bf00      	nop
 80018f0:	0800ae80 	.word	0x0800ae80
 80018f4:	0800ad78 	.word	0x0800ad78
 80018f8:	76c8b439 	.word	0x76c8b439
 80018fc:	3fe69fbe 	.word	0x3fe69fbe

08001900 <DrawCloud>:

void DrawCloud(uint16_t color, uint8_t thickness) {
 8001900:	b580      	push	{r7, lr}
 8001902:	b090      	sub	sp, #64	@ 0x40
 8001904:	af02      	add	r7, sp, #8
 8001906:	4603      	mov	r3, r0
 8001908:	460a      	mov	r2, r1
 800190a:	80fb      	strh	r3, [r7, #6]
 800190c:	4613      	mov	r3, r2
 800190e:	717b      	strb	r3, [r7, #5]
	uint16_t X = 160;
 8001910:	23a0      	movs	r3, #160	@ 0xa0
 8001912:	837b      	strh	r3, [r7, #26]
	uint16_t Y = 120 - 20;
 8001914:	2364      	movs	r3, #100	@ 0x64
 8001916:	833b      	strh	r3, [r7, #24]
	uint16_t rMain = 40;
 8001918:	2328      	movs	r3, #40	@ 0x28
 800191a:	82fb      	strh	r3, [r7, #22]
	uint16_t rSide = 30;
 800191c:	231e      	movs	r3, #30
 800191e:	82bb      	strh	r3, [r7, #20]
	uint16_t offset = 45;
 8001920:	232d      	movs	r3, #45	@ 0x2d
 8001922:	827b      	strh	r3, [r7, #18]

	for (uint8_t t = 0; t < thickness; t++) {
 8001924:	2300      	movs	r3, #0
 8001926:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800192a:	e1a4      	b.n	8001c76 <DrawCloud+0x376>

		uint16_t rm = rMain + t;
 800192c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001930:	b29a      	uxth	r2, r3
 8001932:	8afb      	ldrh	r3, [r7, #22]
 8001934:	4413      	add	r3, r2
 8001936:	823b      	strh	r3, [r7, #16]
		int x = rm - 1;
 8001938:	8a3b      	ldrh	r3, [r7, #16]
 800193a:	3b01      	subs	r3, #1
 800193c:	633b      	str	r3, [r7, #48]	@ 0x30
		int y = 0;
 800193e:	2300      	movs	r3, #0
 8001940:	62fb      	str	r3, [r7, #44]	@ 0x2c
		int dx = 1;
 8001942:	2301      	movs	r3, #1
 8001944:	62bb      	str	r3, [r7, #40]	@ 0x28
		int dy = 1;
 8001946:	2301      	movs	r3, #1
 8001948:	627b      	str	r3, [r7, #36]	@ 0x24
		int err = dx - (rm << 1);
 800194a:	8a3b      	ldrh	r3, [r7, #16]
 800194c:	005b      	lsls	r3, r3, #1
 800194e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	623b      	str	r3, [r7, #32]
		while (x >= y) {
 8001954:	e039      	b.n	80019ca <DrawCloud+0xca>
			ILI9341_DrawPixel(X + y, Y - x, color);
 8001956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001958:	b29a      	uxth	r2, r3
 800195a:	8b7b      	ldrh	r3, [r7, #26]
 800195c:	4413      	add	r3, r2
 800195e:	b298      	uxth	r0, r3
 8001960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001962:	b29b      	uxth	r3, r3
 8001964:	8b3a      	ldrh	r2, [r7, #24]
 8001966:	1ad3      	subs	r3, r2, r3
 8001968:	b29b      	uxth	r3, r3
 800196a:	88fa      	ldrh	r2, [r7, #6]
 800196c:	4619      	mov	r1, r3
 800196e:	f000 ffcb 	bl	8002908 <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X - y, Y - x, color);
 8001972:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001974:	b29b      	uxth	r3, r3
 8001976:	8b7a      	ldrh	r2, [r7, #26]
 8001978:	1ad3      	subs	r3, r2, r3
 800197a:	b298      	uxth	r0, r3
 800197c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800197e:	b29b      	uxth	r3, r3
 8001980:	8b3a      	ldrh	r2, [r7, #24]
 8001982:	1ad3      	subs	r3, r2, r3
 8001984:	b29b      	uxth	r3, r3
 8001986:	88fa      	ldrh	r2, [r7, #6]
 8001988:	4619      	mov	r1, r3
 800198a:	f000 ffbd 	bl	8002908 <ILI9341_DrawPixel>
			if (err <= 0) {
 800198e:	6a3b      	ldr	r3, [r7, #32]
 8001990:	2b00      	cmp	r3, #0
 8001992:	dc09      	bgt.n	80019a8 <DrawCloud+0xa8>
				y++;
 8001994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001996:	3301      	adds	r3, #1
 8001998:	62fb      	str	r3, [r7, #44]	@ 0x2c
				err += dy;
 800199a:	6a3a      	ldr	r2, [r7, #32]
 800199c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800199e:	4413      	add	r3, r2
 80019a0:	623b      	str	r3, [r7, #32]
				dy += 2;
 80019a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019a4:	3302      	adds	r3, #2
 80019a6:	627b      	str	r3, [r7, #36]	@ 0x24
			}
			if (err > 0) {
 80019a8:	6a3b      	ldr	r3, [r7, #32]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	dd0d      	ble.n	80019ca <DrawCloud+0xca>
				x--;
 80019ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019b0:	3b01      	subs	r3, #1
 80019b2:	633b      	str	r3, [r7, #48]	@ 0x30
				dx += 2;
 80019b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019b6:	3302      	adds	r3, #2
 80019b8:	62bb      	str	r3, [r7, #40]	@ 0x28
				err += (-rm << 1) + dx;
 80019ba:	8a3b      	ldrh	r3, [r7, #16]
 80019bc:	425b      	negs	r3, r3
 80019be:	005a      	lsls	r2, r3, #1
 80019c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019c2:	4413      	add	r3, r2
 80019c4:	6a3a      	ldr	r2, [r7, #32]
 80019c6:	4413      	add	r3, r2
 80019c8:	623b      	str	r3, [r7, #32]
		while (x >= y) {
 80019ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80019cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019ce:	429a      	cmp	r2, r3
 80019d0:	dac1      	bge.n	8001956 <DrawCloud+0x56>
			}
		}

		uint16_t rl = rSide - t;
 80019d2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80019d6:	b29b      	uxth	r3, r3
 80019d8:	8aba      	ldrh	r2, [r7, #20]
 80019da:	1ad3      	subs	r3, r2, r3
 80019dc:	81fb      	strh	r3, [r7, #14]
		x = rl - 1;
 80019de:	89fb      	ldrh	r3, [r7, #14]
 80019e0:	3b01      	subs	r3, #1
 80019e2:	633b      	str	r3, [r7, #48]	@ 0x30
		y = 0;
 80019e4:	2300      	movs	r3, #0
 80019e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
		dx = 1;
 80019e8:	2301      	movs	r3, #1
 80019ea:	62bb      	str	r3, [r7, #40]	@ 0x28
		dy = 1;
 80019ec:	2301      	movs	r3, #1
 80019ee:	627b      	str	r3, [r7, #36]	@ 0x24
		err = dx - (rl << 1);
 80019f0:	89fb      	ldrh	r3, [r7, #14]
 80019f2:	005b      	lsls	r3, r3, #1
 80019f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80019f6:	1ad3      	subs	r3, r2, r3
 80019f8:	623b      	str	r3, [r7, #32]
		while (x >= y) {
 80019fa:	e07c      	b.n	8001af6 <DrawCloud+0x1f6>
			ILI9341_DrawPixel(X - offset + y, Y + 5 - x, color); // Hore vpravo
 80019fc:	8b7a      	ldrh	r2, [r7, #26]
 80019fe:	8a7b      	ldrh	r3, [r7, #18]
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	b29a      	uxth	r2, r3
 8001a04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a06:	b29b      	uxth	r3, r3
 8001a08:	4413      	add	r3, r2
 8001a0a:	b298      	uxth	r0, r3
 8001a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a0e:	b29b      	uxth	r3, r3
 8001a10:	8b3a      	ldrh	r2, [r7, #24]
 8001a12:	1ad3      	subs	r3, r2, r3
 8001a14:	b29b      	uxth	r3, r3
 8001a16:	3305      	adds	r3, #5
 8001a18:	b29b      	uxth	r3, r3
 8001a1a:	88fa      	ldrh	r2, [r7, #6]
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	f000 ff73 	bl	8002908 <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X - offset - y, Y + 5 - x, color); // Hore vavo
 8001a22:	8b7a      	ldrh	r2, [r7, #26]
 8001a24:	8a7b      	ldrh	r3, [r7, #18]
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	b29a      	uxth	r2, r3
 8001a2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a2c:	b29b      	uxth	r3, r3
 8001a2e:	1ad3      	subs	r3, r2, r3
 8001a30:	b298      	uxth	r0, r3
 8001a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a34:	b29b      	uxth	r3, r3
 8001a36:	8b3a      	ldrh	r2, [r7, #24]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	b29b      	uxth	r3, r3
 8001a3c:	3305      	adds	r3, #5
 8001a3e:	b29b      	uxth	r3, r3
 8001a40:	88fa      	ldrh	r2, [r7, #6]
 8001a42:	4619      	mov	r1, r3
 8001a44:	f000 ff60 	bl	8002908 <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X - offset - x, Y + 5 - y, color); // Stred vavo hore
 8001a48:	8b7a      	ldrh	r2, [r7, #26]
 8001a4a:	8a7b      	ldrh	r3, [r7, #18]
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	b29a      	uxth	r2, r3
 8001a50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a52:	b29b      	uxth	r3, r3
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	b298      	uxth	r0, r3
 8001a58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a5a:	b29b      	uxth	r3, r3
 8001a5c:	8b3a      	ldrh	r2, [r7, #24]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	b29b      	uxth	r3, r3
 8001a62:	3305      	adds	r3, #5
 8001a64:	b29b      	uxth	r3, r3
 8001a66:	88fa      	ldrh	r2, [r7, #6]
 8001a68:	4619      	mov	r1, r3
 8001a6a:	f000 ff4d 	bl	8002908 <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X - offset - x, Y + 5 + y, color); // Stred vavo dole
 8001a6e:	8b7a      	ldrh	r2, [r7, #26]
 8001a70:	8a7b      	ldrh	r3, [r7, #18]
 8001a72:	1ad3      	subs	r3, r2, r3
 8001a74:	b29a      	uxth	r2, r3
 8001a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a78:	b29b      	uxth	r3, r3
 8001a7a:	1ad3      	subs	r3, r2, r3
 8001a7c:	b298      	uxth	r0, r3
 8001a7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a80:	b29a      	uxth	r2, r3
 8001a82:	8b3b      	ldrh	r3, [r7, #24]
 8001a84:	4413      	add	r3, r2
 8001a86:	b29b      	uxth	r3, r3
 8001a88:	3305      	adds	r3, #5
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	88fa      	ldrh	r2, [r7, #6]
 8001a8e:	4619      	mov	r1, r3
 8001a90:	f000 ff3a 	bl	8002908 <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X - offset - y, Y + 5 + x, color); // Dole vavo
 8001a94:	8b7a      	ldrh	r2, [r7, #26]
 8001a96:	8a7b      	ldrh	r3, [r7, #18]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	b29a      	uxth	r2, r3
 8001a9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a9e:	b29b      	uxth	r3, r3
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	b298      	uxth	r0, r3
 8001aa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001aa6:	b29a      	uxth	r2, r3
 8001aa8:	8b3b      	ldrh	r3, [r7, #24]
 8001aaa:	4413      	add	r3, r2
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	3305      	adds	r3, #5
 8001ab0:	b29b      	uxth	r3, r3
 8001ab2:	88fa      	ldrh	r2, [r7, #6]
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	f000 ff27 	bl	8002908 <ILI9341_DrawPixel>
			if (err <= 0) {
 8001aba:	6a3b      	ldr	r3, [r7, #32]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	dc09      	bgt.n	8001ad4 <DrawCloud+0x1d4>
				y++;
 8001ac0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ac2:	3301      	adds	r3, #1
 8001ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
				err += dy;
 8001ac6:	6a3a      	ldr	r2, [r7, #32]
 8001ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aca:	4413      	add	r3, r2
 8001acc:	623b      	str	r3, [r7, #32]
				dy += 2;
 8001ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ad0:	3302      	adds	r3, #2
 8001ad2:	627b      	str	r3, [r7, #36]	@ 0x24
			}
			if (err > 0) {
 8001ad4:	6a3b      	ldr	r3, [r7, #32]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	dd0d      	ble.n	8001af6 <DrawCloud+0x1f6>
				x--;
 8001ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001adc:	3b01      	subs	r3, #1
 8001ade:	633b      	str	r3, [r7, #48]	@ 0x30
				dx += 2;
 8001ae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ae2:	3302      	adds	r3, #2
 8001ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
				err += (-rl << 1) + dx;
 8001ae6:	89fb      	ldrh	r3, [r7, #14]
 8001ae8:	425b      	negs	r3, r3
 8001aea:	005a      	lsls	r2, r3, #1
 8001aec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001aee:	4413      	add	r3, r2
 8001af0:	6a3a      	ldr	r2, [r7, #32]
 8001af2:	4413      	add	r3, r2
 8001af4:	623b      	str	r3, [r7, #32]
		while (x >= y) {
 8001af6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001af8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001afa:	429a      	cmp	r2, r3
 8001afc:	f6bf af7e 	bge.w	80019fc <DrawCloud+0xfc>
			}
		}

		uint16_t rr = rSide - t;
 8001b00:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001b04:	b29b      	uxth	r3, r3
 8001b06:	8aba      	ldrh	r2, [r7, #20]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	81bb      	strh	r3, [r7, #12]
		x = rr - 1;
 8001b0c:	89bb      	ldrh	r3, [r7, #12]
 8001b0e:	3b01      	subs	r3, #1
 8001b10:	633b      	str	r3, [r7, #48]	@ 0x30
		y = 0;
 8001b12:	2300      	movs	r3, #0
 8001b14:	62fb      	str	r3, [r7, #44]	@ 0x2c
		dx = 1;
 8001b16:	2301      	movs	r3, #1
 8001b18:	62bb      	str	r3, [r7, #40]	@ 0x28
		dy = 1;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	627b      	str	r3, [r7, #36]	@ 0x24
		err = dx - (rr << 1);
 8001b1e:	89bb      	ldrh	r3, [r7, #12]
 8001b20:	005b      	lsls	r3, r3, #1
 8001b22:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001b24:	1ad3      	subs	r3, r2, r3
 8001b26:	623b      	str	r3, [r7, #32]
		while (x >= y) {
 8001b28:	e07c      	b.n	8001c24 <DrawCloud+0x324>
			ILI9341_DrawPixel(X + offset + y, Y + 5 - x, color);
 8001b2a:	8b7a      	ldrh	r2, [r7, #26]
 8001b2c:	8a7b      	ldrh	r3, [r7, #18]
 8001b2e:	4413      	add	r3, r2
 8001b30:	b29a      	uxth	r2, r3
 8001b32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b34:	b29b      	uxth	r3, r3
 8001b36:	4413      	add	r3, r2
 8001b38:	b298      	uxth	r0, r3
 8001b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b3c:	b29b      	uxth	r3, r3
 8001b3e:	8b3a      	ldrh	r2, [r7, #24]
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	b29b      	uxth	r3, r3
 8001b44:	3305      	adds	r3, #5
 8001b46:	b29b      	uxth	r3, r3
 8001b48:	88fa      	ldrh	r2, [r7, #6]
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	f000 fedc 	bl	8002908 <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X + offset - y, Y + 5 - x, color);
 8001b50:	8b7a      	ldrh	r2, [r7, #26]
 8001b52:	8a7b      	ldrh	r3, [r7, #18]
 8001b54:	4413      	add	r3, r2
 8001b56:	b29a      	uxth	r2, r3
 8001b58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	b298      	uxth	r0, r3
 8001b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b62:	b29b      	uxth	r3, r3
 8001b64:	8b3a      	ldrh	r2, [r7, #24]
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	b29b      	uxth	r3, r3
 8001b6a:	3305      	adds	r3, #5
 8001b6c:	b29b      	uxth	r3, r3
 8001b6e:	88fa      	ldrh	r2, [r7, #6]
 8001b70:	4619      	mov	r1, r3
 8001b72:	f000 fec9 	bl	8002908 <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X + offset + x, Y + 5 - y, color);
 8001b76:	8b7a      	ldrh	r2, [r7, #26]
 8001b78:	8a7b      	ldrh	r3, [r7, #18]
 8001b7a:	4413      	add	r3, r2
 8001b7c:	b29a      	uxth	r2, r3
 8001b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b80:	b29b      	uxth	r3, r3
 8001b82:	4413      	add	r3, r2
 8001b84:	b298      	uxth	r0, r3
 8001b86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b88:	b29b      	uxth	r3, r3
 8001b8a:	8b3a      	ldrh	r2, [r7, #24]
 8001b8c:	1ad3      	subs	r3, r2, r3
 8001b8e:	b29b      	uxth	r3, r3
 8001b90:	3305      	adds	r3, #5
 8001b92:	b29b      	uxth	r3, r3
 8001b94:	88fa      	ldrh	r2, [r7, #6]
 8001b96:	4619      	mov	r1, r3
 8001b98:	f000 feb6 	bl	8002908 <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X + offset + x, Y + 5 + y, color);
 8001b9c:	8b7a      	ldrh	r2, [r7, #26]
 8001b9e:	8a7b      	ldrh	r3, [r7, #18]
 8001ba0:	4413      	add	r3, r2
 8001ba2:	b29a      	uxth	r2, r3
 8001ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ba6:	b29b      	uxth	r3, r3
 8001ba8:	4413      	add	r3, r2
 8001baa:	b298      	uxth	r0, r3
 8001bac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bae:	b29a      	uxth	r2, r3
 8001bb0:	8b3b      	ldrh	r3, [r7, #24]
 8001bb2:	4413      	add	r3, r2
 8001bb4:	b29b      	uxth	r3, r3
 8001bb6:	3305      	adds	r3, #5
 8001bb8:	b29b      	uxth	r3, r3
 8001bba:	88fa      	ldrh	r2, [r7, #6]
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	f000 fea3 	bl	8002908 <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X + offset + y, Y + 5 + x, color);
 8001bc2:	8b7a      	ldrh	r2, [r7, #26]
 8001bc4:	8a7b      	ldrh	r3, [r7, #18]
 8001bc6:	4413      	add	r3, r2
 8001bc8:	b29a      	uxth	r2, r3
 8001bca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bcc:	b29b      	uxth	r3, r3
 8001bce:	4413      	add	r3, r2
 8001bd0:	b298      	uxth	r0, r3
 8001bd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001bd4:	b29a      	uxth	r2, r3
 8001bd6:	8b3b      	ldrh	r3, [r7, #24]
 8001bd8:	4413      	add	r3, r2
 8001bda:	b29b      	uxth	r3, r3
 8001bdc:	3305      	adds	r3, #5
 8001bde:	b29b      	uxth	r3, r3
 8001be0:	88fa      	ldrh	r2, [r7, #6]
 8001be2:	4619      	mov	r1, r3
 8001be4:	f000 fe90 	bl	8002908 <ILI9341_DrawPixel>
			if (err <= 0) {
 8001be8:	6a3b      	ldr	r3, [r7, #32]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	dc09      	bgt.n	8001c02 <DrawCloud+0x302>
				y++;
 8001bee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bf0:	3301      	adds	r3, #1
 8001bf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
				err += dy;
 8001bf4:	6a3a      	ldr	r2, [r7, #32]
 8001bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf8:	4413      	add	r3, r2
 8001bfa:	623b      	str	r3, [r7, #32]
				dy += 2;
 8001bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bfe:	3302      	adds	r3, #2
 8001c00:	627b      	str	r3, [r7, #36]	@ 0x24
			}
			if (err > 0) {
 8001c02:	6a3b      	ldr	r3, [r7, #32]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	dd0d      	ble.n	8001c24 <DrawCloud+0x324>
				x--;
 8001c08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c0a:	3b01      	subs	r3, #1
 8001c0c:	633b      	str	r3, [r7, #48]	@ 0x30
				dx += 2;
 8001c0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c10:	3302      	adds	r3, #2
 8001c12:	62bb      	str	r3, [r7, #40]	@ 0x28
				err += (-rr << 1) + dx;
 8001c14:	89bb      	ldrh	r3, [r7, #12]
 8001c16:	425b      	negs	r3, r3
 8001c18:	005a      	lsls	r2, r3, #1
 8001c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c1c:	4413      	add	r3, r2
 8001c1e:	6a3a      	ldr	r2, [r7, #32]
 8001c20:	4413      	add	r3, r2
 8001c22:	623b      	str	r3, [r7, #32]
		while (x >= y) {
 8001c24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001c26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	f6bf af7e 	bge.w	8001b2a <DrawCloud+0x22a>
			}
		}

		for (int i = (X - offset); i <= (X + offset); i++) {
 8001c2e:	8b7a      	ldrh	r2, [r7, #26]
 8001c30:	8a7b      	ldrh	r3, [r7, #18]
 8001c32:	1ad3      	subs	r3, r2, r3
 8001c34:	61fb      	str	r3, [r7, #28]
 8001c36:	e013      	b.n	8001c60 <DrawCloud+0x360>
			ILI9341_DrawPixel(i, Y + 5 + rSide - t, color);
 8001c38:	69fb      	ldr	r3, [r7, #28]
 8001c3a:	b298      	uxth	r0, r3
 8001c3c:	8b3a      	ldrh	r2, [r7, #24]
 8001c3e:	8abb      	ldrh	r3, [r7, #20]
 8001c40:	4413      	add	r3, r2
 8001c42:	b29a      	uxth	r2, r3
 8001c44:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001c48:	b29b      	uxth	r3, r3
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	b29b      	uxth	r3, r3
 8001c4e:	3305      	adds	r3, #5
 8001c50:	b29b      	uxth	r3, r3
 8001c52:	88fa      	ldrh	r2, [r7, #6]
 8001c54:	4619      	mov	r1, r3
 8001c56:	f000 fe57 	bl	8002908 <ILI9341_DrawPixel>
		for (int i = (X - offset); i <= (X + offset); i++) {
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	3301      	adds	r3, #1
 8001c5e:	61fb      	str	r3, [r7, #28]
 8001c60:	8b7a      	ldrh	r2, [r7, #26]
 8001c62:	8a7b      	ldrh	r3, [r7, #18]
 8001c64:	4413      	add	r3, r2
 8001c66:	69fa      	ldr	r2, [r7, #28]
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	dde5      	ble.n	8001c38 <DrawCloud+0x338>
	for (uint8_t t = 0; t < thickness; t++) {
 8001c6c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001c70:	3301      	adds	r3, #1
 8001c72:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001c76:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001c7a:	797b      	ldrb	r3, [r7, #5]
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	f4ff ae55 	bcc.w	800192c <DrawCloud+0x2c>
		}
	}
	DrawDataCentered_WithOffset("CLOUDY", FONT4, 3, Y + rMain + 15, DARKGREY);
 8001c82:	8b3b      	ldrh	r3, [r7, #24]
 8001c84:	b2da      	uxtb	r2, r3
 8001c86:	8afb      	ldrh	r3, [r7, #22]
 8001c88:	b2db      	uxtb	r3, r3
 8001c8a:	4413      	add	r3, r2
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	330f      	adds	r3, #15
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	f647 32ef 	movw	r2, #31727	@ 0x7bef
 8001c96:	9200      	str	r2, [sp, #0]
 8001c98:	2203      	movs	r2, #3
 8001c9a:	4904      	ldr	r1, [pc, #16]	@ (8001cac <DrawCloud+0x3ac>)
 8001c9c:	4804      	ldr	r0, [pc, #16]	@ (8001cb0 <DrawCloud+0x3b0>)
 8001c9e:	f7ff f9ab 	bl	8000ff8 <DrawDataCentered_WithOffset>
}
 8001ca2:	bf00      	nop
 8001ca4:	3738      	adds	r7, #56	@ 0x38
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	0800ae80 	.word	0x0800ae80
 8001cb0:	0800ad80 	.word	0x0800ad80

08001cb4 <DrawRain>:

void DrawRain(uint16_t color, uint8_t thickness) {
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b096      	sub	sp, #88	@ 0x58
 8001cb8:	af02      	add	r7, sp, #8
 8001cba:	4603      	mov	r3, r0
 8001cbc:	460a      	mov	r2, r1
 8001cbe:	80fb      	strh	r3, [r7, #6]
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	717b      	strb	r3, [r7, #5]
	uint16_t rMain = 40;
 8001cc4:	2328      	movs	r3, #40	@ 0x28
 8001cc6:	857b      	strh	r3, [r7, #42]	@ 0x2a
	uint16_t rSide = 30;
 8001cc8:	231e      	movs	r3, #30
 8001cca:	853b      	strh	r3, [r7, #40]	@ 0x28
	uint16_t offset = 45;
 8001ccc:	232d      	movs	r3, #45	@ 0x2d
 8001cce:	84fb      	strh	r3, [r7, #38]	@ 0x26
	uint16_t X = 160;
 8001cd0:	23a0      	movs	r3, #160	@ 0xa0
 8001cd2:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint16_t Y = 120 - rSide / 2 - 20 / 2;
 8001cd4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001cd6:	085b      	lsrs	r3, r3, #1
 8001cd8:	b29b      	uxth	r3, r3
 8001cda:	f1c3 036e 	rsb	r3, r3, #110	@ 0x6e
 8001cde:	847b      	strh	r3, [r7, #34]	@ 0x22

	for (uint8_t t = 0; t < thickness; t++) {
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8001ce6:	e1a4      	b.n	8002032 <DrawRain+0x37e>

		uint16_t rm = rMain + t;
 8001ce8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001cec:	b29a      	uxth	r2, r3
 8001cee:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001cf0:	4413      	add	r3, r2
 8001cf2:	827b      	strh	r3, [r7, #18]
		int x = rm - 1;
 8001cf4:	8a7b      	ldrh	r3, [r7, #18]
 8001cf6:	3b01      	subs	r3, #1
 8001cf8:	64bb      	str	r3, [r7, #72]	@ 0x48
		int y = 0;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	647b      	str	r3, [r7, #68]	@ 0x44
		int dx = 1;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	643b      	str	r3, [r7, #64]	@ 0x40
		int dy = 1;
 8001d02:	2301      	movs	r3, #1
 8001d04:	63fb      	str	r3, [r7, #60]	@ 0x3c
		int err = dx - (rm << 1);
 8001d06:	8a7b      	ldrh	r3, [r7, #18]
 8001d08:	005b      	lsls	r3, r3, #1
 8001d0a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	63bb      	str	r3, [r7, #56]	@ 0x38
		while (x >= y) {
 8001d10:	e039      	b.n	8001d86 <DrawRain+0xd2>
			ILI9341_DrawPixel(X + y, Y - x, color);
 8001d12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d14:	b29a      	uxth	r2, r3
 8001d16:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001d18:	4413      	add	r3, r2
 8001d1a:	b298      	uxth	r0, r3
 8001d1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d1e:	b29b      	uxth	r3, r3
 8001d20:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8001d22:	1ad3      	subs	r3, r2, r3
 8001d24:	b29b      	uxth	r3, r3
 8001d26:	88fa      	ldrh	r2, [r7, #6]
 8001d28:	4619      	mov	r1, r3
 8001d2a:	f000 fded 	bl	8002908 <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X - y, Y - x, color);
 8001d2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d30:	b29b      	uxth	r3, r3
 8001d32:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	b298      	uxth	r0, r3
 8001d38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d3a:	b29b      	uxth	r3, r3
 8001d3c:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8001d3e:	1ad3      	subs	r3, r2, r3
 8001d40:	b29b      	uxth	r3, r3
 8001d42:	88fa      	ldrh	r2, [r7, #6]
 8001d44:	4619      	mov	r1, r3
 8001d46:	f000 fddf 	bl	8002908 <ILI9341_DrawPixel>
			if (err <= 0) {
 8001d4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	dc09      	bgt.n	8001d64 <DrawRain+0xb0>
				y++;
 8001d50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d52:	3301      	adds	r3, #1
 8001d54:	647b      	str	r3, [r7, #68]	@ 0x44
				err += dy;
 8001d56:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001d58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d5a:	4413      	add	r3, r2
 8001d5c:	63bb      	str	r3, [r7, #56]	@ 0x38
				dy += 2;
 8001d5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d60:	3302      	adds	r3, #2
 8001d62:	63fb      	str	r3, [r7, #60]	@ 0x3c
			}
			if (err > 0) {
 8001d64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	dd0d      	ble.n	8001d86 <DrawRain+0xd2>
				x--;
 8001d6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d6c:	3b01      	subs	r3, #1
 8001d6e:	64bb      	str	r3, [r7, #72]	@ 0x48
				dx += 2;
 8001d70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d72:	3302      	adds	r3, #2
 8001d74:	643b      	str	r3, [r7, #64]	@ 0x40
				err += (-rm << 1) + dx;
 8001d76:	8a7b      	ldrh	r3, [r7, #18]
 8001d78:	425b      	negs	r3, r3
 8001d7a:	005a      	lsls	r2, r3, #1
 8001d7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d7e:	4413      	add	r3, r2
 8001d80:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001d82:	4413      	add	r3, r2
 8001d84:	63bb      	str	r3, [r7, #56]	@ 0x38
		while (x >= y) {
 8001d86:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001d88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d8a:	429a      	cmp	r2, r3
 8001d8c:	dac1      	bge.n	8001d12 <DrawRain+0x5e>
			}
		}

		uint16_t rl = rSide - t;
 8001d8e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001d92:	b29b      	uxth	r3, r3
 8001d94:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	823b      	strh	r3, [r7, #16]
		x = rl - 1;
 8001d9a:	8a3b      	ldrh	r3, [r7, #16]
 8001d9c:	3b01      	subs	r3, #1
 8001d9e:	64bb      	str	r3, [r7, #72]	@ 0x48
		y = 0;
 8001da0:	2300      	movs	r3, #0
 8001da2:	647b      	str	r3, [r7, #68]	@ 0x44
		dx = 1;
 8001da4:	2301      	movs	r3, #1
 8001da6:	643b      	str	r3, [r7, #64]	@ 0x40
		dy = 1;
 8001da8:	2301      	movs	r3, #1
 8001daa:	63fb      	str	r3, [r7, #60]	@ 0x3c
		err = dx - (rl << 1);
 8001dac:	8a3b      	ldrh	r3, [r7, #16]
 8001dae:	005b      	lsls	r3, r3, #1
 8001db0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001db2:	1ad3      	subs	r3, r2, r3
 8001db4:	63bb      	str	r3, [r7, #56]	@ 0x38
		while (x >= y) {
 8001db6:	e07c      	b.n	8001eb2 <DrawRain+0x1fe>
			ILI9341_DrawPixel(X - offset + y, Y + 5 - x, color); // Hore vpravo
 8001db8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001dba:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001dbc:	1ad3      	subs	r3, r2, r3
 8001dbe:	b29a      	uxth	r2, r3
 8001dc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001dc2:	b29b      	uxth	r3, r3
 8001dc4:	4413      	add	r3, r2
 8001dc6:	b298      	uxth	r0, r3
 8001dc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001dca:	b29b      	uxth	r3, r3
 8001dcc:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8001dce:	1ad3      	subs	r3, r2, r3
 8001dd0:	b29b      	uxth	r3, r3
 8001dd2:	3305      	adds	r3, #5
 8001dd4:	b29b      	uxth	r3, r3
 8001dd6:	88fa      	ldrh	r2, [r7, #6]
 8001dd8:	4619      	mov	r1, r3
 8001dda:	f000 fd95 	bl	8002908 <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X - offset - y, Y + 5 - x, color); // Hore vavo
 8001dde:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001de0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001de2:	1ad3      	subs	r3, r2, r3
 8001de4:	b29a      	uxth	r2, r3
 8001de6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001de8:	b29b      	uxth	r3, r3
 8001dea:	1ad3      	subs	r3, r2, r3
 8001dec:	b298      	uxth	r0, r3
 8001dee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001df0:	b29b      	uxth	r3, r3
 8001df2:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	b29b      	uxth	r3, r3
 8001df8:	3305      	adds	r3, #5
 8001dfa:	b29b      	uxth	r3, r3
 8001dfc:	88fa      	ldrh	r2, [r7, #6]
 8001dfe:	4619      	mov	r1, r3
 8001e00:	f000 fd82 	bl	8002908 <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X - offset - x, Y + 5 - y, color); // Stred vavo hore
 8001e04:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001e06:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	b29a      	uxth	r2, r3
 8001e0c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e0e:	b29b      	uxth	r3, r3
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	b298      	uxth	r0, r3
 8001e14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e16:	b29b      	uxth	r3, r3
 8001e18:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8001e1a:	1ad3      	subs	r3, r2, r3
 8001e1c:	b29b      	uxth	r3, r3
 8001e1e:	3305      	adds	r3, #5
 8001e20:	b29b      	uxth	r3, r3
 8001e22:	88fa      	ldrh	r2, [r7, #6]
 8001e24:	4619      	mov	r1, r3
 8001e26:	f000 fd6f 	bl	8002908 <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X - offset - x, Y + 5 + y, color); // Stred vavo dole
 8001e2a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001e2c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001e2e:	1ad3      	subs	r3, r2, r3
 8001e30:	b29a      	uxth	r2, r3
 8001e32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e34:	b29b      	uxth	r3, r3
 8001e36:	1ad3      	subs	r3, r2, r3
 8001e38:	b298      	uxth	r0, r3
 8001e3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e3c:	b29a      	uxth	r2, r3
 8001e3e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001e40:	4413      	add	r3, r2
 8001e42:	b29b      	uxth	r3, r3
 8001e44:	3305      	adds	r3, #5
 8001e46:	b29b      	uxth	r3, r3
 8001e48:	88fa      	ldrh	r2, [r7, #6]
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	f000 fd5c 	bl	8002908 <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X - offset - y, Y + 5 + x, color); // Dole vavo
 8001e50:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001e52:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001e54:	1ad3      	subs	r3, r2, r3
 8001e56:	b29a      	uxth	r2, r3
 8001e58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e5a:	b29b      	uxth	r3, r3
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	b298      	uxth	r0, r3
 8001e60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e62:	b29a      	uxth	r2, r3
 8001e64:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001e66:	4413      	add	r3, r2
 8001e68:	b29b      	uxth	r3, r3
 8001e6a:	3305      	adds	r3, #5
 8001e6c:	b29b      	uxth	r3, r3
 8001e6e:	88fa      	ldrh	r2, [r7, #6]
 8001e70:	4619      	mov	r1, r3
 8001e72:	f000 fd49 	bl	8002908 <ILI9341_DrawPixel>
			if (err <= 0) {
 8001e76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	dc09      	bgt.n	8001e90 <DrawRain+0x1dc>
				y++;
 8001e7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e7e:	3301      	adds	r3, #1
 8001e80:	647b      	str	r3, [r7, #68]	@ 0x44
				err += dy;
 8001e82:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001e84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e86:	4413      	add	r3, r2
 8001e88:	63bb      	str	r3, [r7, #56]	@ 0x38
				dy += 2;
 8001e8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e8c:	3302      	adds	r3, #2
 8001e8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
			}
			if (err > 0) {
 8001e90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	dd0d      	ble.n	8001eb2 <DrawRain+0x1fe>
				x--;
 8001e96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e98:	3b01      	subs	r3, #1
 8001e9a:	64bb      	str	r3, [r7, #72]	@ 0x48
				dx += 2;
 8001e9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e9e:	3302      	adds	r3, #2
 8001ea0:	643b      	str	r3, [r7, #64]	@ 0x40
				err += (-rl << 1) + dx;
 8001ea2:	8a3b      	ldrh	r3, [r7, #16]
 8001ea4:	425b      	negs	r3, r3
 8001ea6:	005a      	lsls	r2, r3, #1
 8001ea8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001eaa:	4413      	add	r3, r2
 8001eac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001eae:	4413      	add	r3, r2
 8001eb0:	63bb      	str	r3, [r7, #56]	@ 0x38
		while (x >= y) {
 8001eb2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001eb4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001eb6:	429a      	cmp	r2, r3
 8001eb8:	f6bf af7e 	bge.w	8001db8 <DrawRain+0x104>
			}
		}

		uint16_t rr = rSide - t;
 8001ebc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001ec0:	b29b      	uxth	r3, r3
 8001ec2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	81fb      	strh	r3, [r7, #14]
		x = rr - 1;
 8001ec8:	89fb      	ldrh	r3, [r7, #14]
 8001eca:	3b01      	subs	r3, #1
 8001ecc:	64bb      	str	r3, [r7, #72]	@ 0x48
		y = 0;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	647b      	str	r3, [r7, #68]	@ 0x44
		dx = 1;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	643b      	str	r3, [r7, #64]	@ 0x40
		dy = 1;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	63fb      	str	r3, [r7, #60]	@ 0x3c
		err = dx - (rr << 1);
 8001eda:	89fb      	ldrh	r3, [r7, #14]
 8001edc:	005b      	lsls	r3, r3, #1
 8001ede:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	63bb      	str	r3, [r7, #56]	@ 0x38
		while (x >= y) {
 8001ee4:	e07c      	b.n	8001fe0 <DrawRain+0x32c>
			ILI9341_DrawPixel(X + offset + y, Y + 5 - x, color);
 8001ee6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001ee8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001eea:	4413      	add	r3, r2
 8001eec:	b29a      	uxth	r2, r3
 8001eee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ef0:	b29b      	uxth	r3, r3
 8001ef2:	4413      	add	r3, r2
 8001ef4:	b298      	uxth	r0, r3
 8001ef6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ef8:	b29b      	uxth	r3, r3
 8001efa:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8001efc:	1ad3      	subs	r3, r2, r3
 8001efe:	b29b      	uxth	r3, r3
 8001f00:	3305      	adds	r3, #5
 8001f02:	b29b      	uxth	r3, r3
 8001f04:	88fa      	ldrh	r2, [r7, #6]
 8001f06:	4619      	mov	r1, r3
 8001f08:	f000 fcfe 	bl	8002908 <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X + offset - y, Y + 5 - x, color);
 8001f0c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001f0e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001f10:	4413      	add	r3, r2
 8001f12:	b29a      	uxth	r2, r3
 8001f14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f16:	b29b      	uxth	r3, r3
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	b298      	uxth	r0, r3
 8001f1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f1e:	b29b      	uxth	r3, r3
 8001f20:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8001f22:	1ad3      	subs	r3, r2, r3
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	3305      	adds	r3, #5
 8001f28:	b29b      	uxth	r3, r3
 8001f2a:	88fa      	ldrh	r2, [r7, #6]
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	f000 fceb 	bl	8002908 <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X + offset + x, Y + 5 - y, color);
 8001f32:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001f34:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001f36:	4413      	add	r3, r2
 8001f38:	b29a      	uxth	r2, r3
 8001f3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f3c:	b29b      	uxth	r3, r3
 8001f3e:	4413      	add	r3, r2
 8001f40:	b298      	uxth	r0, r3
 8001f42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f44:	b29b      	uxth	r3, r3
 8001f46:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	b29b      	uxth	r3, r3
 8001f4c:	3305      	adds	r3, #5
 8001f4e:	b29b      	uxth	r3, r3
 8001f50:	88fa      	ldrh	r2, [r7, #6]
 8001f52:	4619      	mov	r1, r3
 8001f54:	f000 fcd8 	bl	8002908 <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X + offset + x, Y + 5 + y, color);
 8001f58:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001f5a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001f5c:	4413      	add	r3, r2
 8001f5e:	b29a      	uxth	r2, r3
 8001f60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f62:	b29b      	uxth	r3, r3
 8001f64:	4413      	add	r3, r2
 8001f66:	b298      	uxth	r0, r3
 8001f68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f6a:	b29a      	uxth	r2, r3
 8001f6c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001f6e:	4413      	add	r3, r2
 8001f70:	b29b      	uxth	r3, r3
 8001f72:	3305      	adds	r3, #5
 8001f74:	b29b      	uxth	r3, r3
 8001f76:	88fa      	ldrh	r2, [r7, #6]
 8001f78:	4619      	mov	r1, r3
 8001f7a:	f000 fcc5 	bl	8002908 <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X + offset + y, Y + 5 + x, color);
 8001f7e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001f80:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001f82:	4413      	add	r3, r2
 8001f84:	b29a      	uxth	r2, r3
 8001f86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f88:	b29b      	uxth	r3, r3
 8001f8a:	4413      	add	r3, r2
 8001f8c:	b298      	uxth	r0, r3
 8001f8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f90:	b29a      	uxth	r2, r3
 8001f92:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001f94:	4413      	add	r3, r2
 8001f96:	b29b      	uxth	r3, r3
 8001f98:	3305      	adds	r3, #5
 8001f9a:	b29b      	uxth	r3, r3
 8001f9c:	88fa      	ldrh	r2, [r7, #6]
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	f000 fcb2 	bl	8002908 <ILI9341_DrawPixel>
			if (err <= 0) {
 8001fa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	dc09      	bgt.n	8001fbe <DrawRain+0x30a>
				y++;
 8001faa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001fac:	3301      	adds	r3, #1
 8001fae:	647b      	str	r3, [r7, #68]	@ 0x44
				err += dy;
 8001fb0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001fb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001fb4:	4413      	add	r3, r2
 8001fb6:	63bb      	str	r3, [r7, #56]	@ 0x38
				dy += 2;
 8001fb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001fba:	3302      	adds	r3, #2
 8001fbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
			}
			if (err > 0) {
 8001fbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	dd0d      	ble.n	8001fe0 <DrawRain+0x32c>
				x--;
 8001fc4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001fc6:	3b01      	subs	r3, #1
 8001fc8:	64bb      	str	r3, [r7, #72]	@ 0x48
				dx += 2;
 8001fca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fcc:	3302      	adds	r3, #2
 8001fce:	643b      	str	r3, [r7, #64]	@ 0x40
				err += (-rr << 1) + dx;
 8001fd0:	89fb      	ldrh	r3, [r7, #14]
 8001fd2:	425b      	negs	r3, r3
 8001fd4:	005a      	lsls	r2, r3, #1
 8001fd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fd8:	4413      	add	r3, r2
 8001fda:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001fdc:	4413      	add	r3, r2
 8001fde:	63bb      	str	r3, [r7, #56]	@ 0x38
		while (x >= y) {
 8001fe0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001fe2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001fe4:	429a      	cmp	r2, r3
 8001fe6:	f6bf af7e 	bge.w	8001ee6 <DrawRain+0x232>
			}
		}

		for (int i = (X - offset); i <= (X + offset); i++) {
 8001fea:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001fec:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	637b      	str	r3, [r7, #52]	@ 0x34
 8001ff2:	e013      	b.n	800201c <DrawRain+0x368>
			ILI9341_DrawPixel(i, Y + 5 + rSide - t, color);
 8001ff4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ff6:	b298      	uxth	r0, r3
 8001ff8:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8001ffa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001ffc:	4413      	add	r3, r2
 8001ffe:	b29a      	uxth	r2, r3
 8002000:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002004:	b29b      	uxth	r3, r3
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	b29b      	uxth	r3, r3
 800200a:	3305      	adds	r3, #5
 800200c:	b29b      	uxth	r3, r3
 800200e:	88fa      	ldrh	r2, [r7, #6]
 8002010:	4619      	mov	r1, r3
 8002012:	f000 fc79 	bl	8002908 <ILI9341_DrawPixel>
		for (int i = (X - offset); i <= (X + offset); i++) {
 8002016:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002018:	3301      	adds	r3, #1
 800201a:	637b      	str	r3, [r7, #52]	@ 0x34
 800201c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800201e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002020:	4413      	add	r3, r2
 8002022:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002024:	429a      	cmp	r2, r3
 8002026:	dde5      	ble.n	8001ff4 <DrawRain+0x340>
	for (uint8_t t = 0; t < thickness; t++) {
 8002028:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800202c:	3301      	adds	r3, #1
 800202e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8002032:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8002036:	797b      	ldrb	r3, [r7, #5]
 8002038:	429a      	cmp	r2, r3
 800203a:	f4ff ae55 	bcc.w	8001ce8 <DrawRain+0x34>
		}
	}

	uint16_t rainColor = NAVY;
 800203e:	230f      	movs	r3, #15
 8002040:	843b      	strh	r3, [r7, #32]
	uint8_t rainCount = 5;
 8002042:	2305      	movs	r3, #5
 8002044:	77fb      	strb	r3, [r7, #31]
	uint8_t rainLen = 15;
 8002046:	230f      	movs	r3, #15
 8002048:	77bb      	strb	r3, [r7, #30]

	uint16_t rainY = Y + rSide + 20;
 800204a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800204c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800204e:	4413      	add	r3, r2
 8002050:	b29b      	uxth	r3, r3
 8002052:	3314      	adds	r3, #20
 8002054:	83bb      	strh	r3, [r7, #28]
	uint16_t startX = X - offset;
 8002056:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002058:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800205a:	1ad3      	subs	r3, r2, r3
 800205c:	837b      	strh	r3, [r7, #26]
	uint16_t spacing = (offset * 2) / (rainCount - 1);
 800205e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002060:	005a      	lsls	r2, r3, #1
 8002062:	7ffb      	ldrb	r3, [r7, #31]
 8002064:	3b01      	subs	r3, #1
 8002066:	fb92 f3f3 	sdiv	r3, r2, r3
 800206a:	833b      	strh	r3, [r7, #24]

	for (int j = 0; j < rainCount; j++) {
 800206c:	2300      	movs	r3, #0
 800206e:	633b      	str	r3, [r7, #48]	@ 0x30
 8002070:	e04a      	b.n	8002108 <DrawRain+0x454>
		uint16_t curX = startX + (j * spacing);
 8002072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002074:	b29b      	uxth	r3, r3
 8002076:	8b3a      	ldrh	r2, [r7, #24]
 8002078:	fb12 f303 	smulbb	r3, r2, r3
 800207c:	b29a      	uxth	r2, r3
 800207e:	8b7b      	ldrh	r3, [r7, #26]
 8002080:	4413      	add	r3, r2
 8002082:	82fb      	strh	r3, [r7, #22]
		uint16_t curY = rainY + (j % 2 * 4);
 8002084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002086:	2b00      	cmp	r3, #0
 8002088:	f003 0301 	and.w	r3, r3, #1
 800208c:	bfb8      	it	lt
 800208e:	425b      	neglt	r3, r3
 8002090:	b29b      	uxth	r3, r3
 8002092:	009b      	lsls	r3, r3, #2
 8002094:	b29a      	uxth	r2, r3
 8002096:	8bbb      	ldrh	r3, [r7, #28]
 8002098:	4413      	add	r3, r2
 800209a:	82bb      	strh	r3, [r7, #20]

		for (int l = 0; l < rainLen; l++) {
 800209c:	2300      	movs	r3, #0
 800209e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80020a0:	e02b      	b.n	80020fa <DrawRain+0x446>
			ILI9341_DrawPixel(curX - (l / 2), curY + l, rainColor);
 80020a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020a4:	0fda      	lsrs	r2, r3, #31
 80020a6:	4413      	add	r3, r2
 80020a8:	105b      	asrs	r3, r3, #1
 80020aa:	425b      	negs	r3, r3
 80020ac:	b29a      	uxth	r2, r3
 80020ae:	8afb      	ldrh	r3, [r7, #22]
 80020b0:	4413      	add	r3, r2
 80020b2:	b298      	uxth	r0, r3
 80020b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020b6:	b29a      	uxth	r2, r3
 80020b8:	8abb      	ldrh	r3, [r7, #20]
 80020ba:	4413      	add	r3, r2
 80020bc:	b29b      	uxth	r3, r3
 80020be:	8c3a      	ldrh	r2, [r7, #32]
 80020c0:	4619      	mov	r1, r3
 80020c2:	f000 fc21 	bl	8002908 <ILI9341_DrawPixel>

			if (thickness > 1) {
 80020c6:	797b      	ldrb	r3, [r7, #5]
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d913      	bls.n	80020f4 <DrawRain+0x440>
				ILI9341_DrawPixel(curX - (l / 2) + 1, curY + l, rainColor);
 80020cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020ce:	0fda      	lsrs	r2, r3, #31
 80020d0:	4413      	add	r3, r2
 80020d2:	105b      	asrs	r3, r3, #1
 80020d4:	425b      	negs	r3, r3
 80020d6:	b29a      	uxth	r2, r3
 80020d8:	8afb      	ldrh	r3, [r7, #22]
 80020da:	4413      	add	r3, r2
 80020dc:	b29b      	uxth	r3, r3
 80020de:	3301      	adds	r3, #1
 80020e0:	b298      	uxth	r0, r3
 80020e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020e4:	b29a      	uxth	r2, r3
 80020e6:	8abb      	ldrh	r3, [r7, #20]
 80020e8:	4413      	add	r3, r2
 80020ea:	b29b      	uxth	r3, r3
 80020ec:	8c3a      	ldrh	r2, [r7, #32]
 80020ee:	4619      	mov	r1, r3
 80020f0:	f000 fc0a 	bl	8002908 <ILI9341_DrawPixel>
		for (int l = 0; l < rainLen; l++) {
 80020f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020f6:	3301      	adds	r3, #1
 80020f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80020fa:	7fbb      	ldrb	r3, [r7, #30]
 80020fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80020fe:	429a      	cmp	r2, r3
 8002100:	dbcf      	blt.n	80020a2 <DrawRain+0x3ee>
	for (int j = 0; j < rainCount; j++) {
 8002102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002104:	3301      	adds	r3, #1
 8002106:	633b      	str	r3, [r7, #48]	@ 0x30
 8002108:	7ffb      	ldrb	r3, [r7, #31]
 800210a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800210c:	429a      	cmp	r2, r3
 800210e:	dbb0      	blt.n	8002072 <DrawRain+0x3be>
			}
		}
	}
	DrawDataCentered_WithOffset("RAINY", FONT4, 3, rainY + rainLen + 15,
 8002110:	8bbb      	ldrh	r3, [r7, #28]
 8002112:	b2da      	uxtb	r2, r3
 8002114:	7fbb      	ldrb	r3, [r7, #30]
 8002116:	4413      	add	r3, r2
 8002118:	b2db      	uxtb	r3, r3
 800211a:	330f      	adds	r3, #15
 800211c:	b2db      	uxtb	r3, r3
 800211e:	f647 32ef 	movw	r2, #31727	@ 0x7bef
 8002122:	9200      	str	r2, [sp, #0]
 8002124:	2203      	movs	r2, #3
 8002126:	4904      	ldr	r1, [pc, #16]	@ (8002138 <DrawRain+0x484>)
 8002128:	4804      	ldr	r0, [pc, #16]	@ (800213c <DrawRain+0x488>)
 800212a:	f7fe ff65 	bl	8000ff8 <DrawDataCentered_WithOffset>
	DARKGREY);
}
 800212e:	bf00      	nop
 8002130:	3750      	adds	r7, #80	@ 0x50
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	0800ae80 	.word	0x0800ae80
 800213c:	0800ad88 	.word	0x0800ad88

08002140 <DrawFog>:

void DrawFog(uint16_t color, uint8_t thickness) {
 8002140:	b580      	push	{r7, lr}
 8002142:	b086      	sub	sp, #24
 8002144:	af02      	add	r7, sp, #8
 8002146:	4603      	mov	r3, r0
 8002148:	460a      	mov	r2, r1
 800214a:	80fb      	strh	r3, [r7, #6]
 800214c:	4613      	mov	r3, r2
 800214e:	717b      	strb	r3, [r7, #5]
	uint16_t Y = 100;
 8002150:	2364      	movs	r3, #100	@ 0x64
 8002152:	817b      	strh	r3, [r7, #10]

	for (int i = 0; i < thickness; i++) {
 8002154:	2300      	movs	r3, #0
 8002156:	60fb      	str	r3, [r7, #12]
 8002158:	e084      	b.n	8002264 <DrawFog+0x124>
		ILI9341_DrawHLine((320 - 30) / 2, Y + i - 30, 30, color);
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	b29a      	uxth	r2, r3
 800215e:	897b      	ldrh	r3, [r7, #10]
 8002160:	4413      	add	r3, r2
 8002162:	b29b      	uxth	r3, r3
 8002164:	3b1e      	subs	r3, #30
 8002166:	b299      	uxth	r1, r3
 8002168:	88fb      	ldrh	r3, [r7, #6]
 800216a:	221e      	movs	r2, #30
 800216c:	2091      	movs	r0, #145	@ 0x91
 800216e:	f000 fc8d 	bl	8002a8c <ILI9341_DrawHLine>

		ILI9341_DrawHLine((320 - 50) / 2 + 40, Y + i - 20, 10, color);
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	b29a      	uxth	r2, r3
 8002176:	897b      	ldrh	r3, [r7, #10]
 8002178:	4413      	add	r3, r2
 800217a:	b29b      	uxth	r3, r3
 800217c:	3b14      	subs	r3, #20
 800217e:	b299      	uxth	r1, r3
 8002180:	88fb      	ldrh	r3, [r7, #6]
 8002182:	220a      	movs	r2, #10
 8002184:	20af      	movs	r0, #175	@ 0xaf
 8002186:	f000 fc81 	bl	8002a8c <ILI9341_DrawHLine>
		ILI9341_DrawHLine((320 - 50) / 2, Y + i - 20, 30, color);
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	b29a      	uxth	r2, r3
 800218e:	897b      	ldrh	r3, [r7, #10]
 8002190:	4413      	add	r3, r2
 8002192:	b29b      	uxth	r3, r3
 8002194:	3b14      	subs	r3, #20
 8002196:	b299      	uxth	r1, r3
 8002198:	88fb      	ldrh	r3, [r7, #6]
 800219a:	221e      	movs	r2, #30
 800219c:	2087      	movs	r0, #135	@ 0x87
 800219e:	f000 fc75 	bl	8002a8c <ILI9341_DrawHLine>

		ILI9341_DrawHLine((320 - 70) / 2, Y + i - 10, 20, color);
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	b29a      	uxth	r2, r3
 80021a6:	897b      	ldrh	r3, [r7, #10]
 80021a8:	4413      	add	r3, r2
 80021aa:	b29b      	uxth	r3, r3
 80021ac:	3b0a      	subs	r3, #10
 80021ae:	b299      	uxth	r1, r3
 80021b0:	88fb      	ldrh	r3, [r7, #6]
 80021b2:	2214      	movs	r2, #20
 80021b4:	207d      	movs	r0, #125	@ 0x7d
 80021b6:	f000 fc69 	bl	8002a8c <ILI9341_DrawHLine>
		ILI9341_DrawHLine((320 - 70) / 2 + 30, Y + i - 10, 40, color);
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	b29a      	uxth	r2, r3
 80021be:	897b      	ldrh	r3, [r7, #10]
 80021c0:	4413      	add	r3, r2
 80021c2:	b29b      	uxth	r3, r3
 80021c4:	3b0a      	subs	r3, #10
 80021c6:	b299      	uxth	r1, r3
 80021c8:	88fb      	ldrh	r3, [r7, #6]
 80021ca:	2228      	movs	r2, #40	@ 0x28
 80021cc:	209b      	movs	r0, #155	@ 0x9b
 80021ce:	f000 fc5d 	bl	8002a8c <ILI9341_DrawHLine>

		ILI9341_DrawHLine((320 - 80) / 2, Y + i, 80, color);
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	b29a      	uxth	r2, r3
 80021d6:	897b      	ldrh	r3, [r7, #10]
 80021d8:	4413      	add	r3, r2
 80021da:	b299      	uxth	r1, r3
 80021dc:	88fb      	ldrh	r3, [r7, #6]
 80021de:	2250      	movs	r2, #80	@ 0x50
 80021e0:	2078      	movs	r0, #120	@ 0x78
 80021e2:	f000 fc53 	bl	8002a8c <ILI9341_DrawHLine>

		ILI9341_DrawHLine((320 - 70) / 2, Y + i + 10, 20, color);
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	b29a      	uxth	r2, r3
 80021ea:	897b      	ldrh	r3, [r7, #10]
 80021ec:	4413      	add	r3, r2
 80021ee:	b29b      	uxth	r3, r3
 80021f0:	330a      	adds	r3, #10
 80021f2:	b299      	uxth	r1, r3
 80021f4:	88fb      	ldrh	r3, [r7, #6]
 80021f6:	2214      	movs	r2, #20
 80021f8:	207d      	movs	r0, #125	@ 0x7d
 80021fa:	f000 fc47 	bl	8002a8c <ILI9341_DrawHLine>
		ILI9341_DrawHLine((320 - 70) / 2 + 30, Y + i + 10, 40, color);
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	b29a      	uxth	r2, r3
 8002202:	897b      	ldrh	r3, [r7, #10]
 8002204:	4413      	add	r3, r2
 8002206:	b29b      	uxth	r3, r3
 8002208:	330a      	adds	r3, #10
 800220a:	b299      	uxth	r1, r3
 800220c:	88fb      	ldrh	r3, [r7, #6]
 800220e:	2228      	movs	r2, #40	@ 0x28
 8002210:	209b      	movs	r0, #155	@ 0x9b
 8002212:	f000 fc3b 	bl	8002a8c <ILI9341_DrawHLine>

		ILI9341_DrawHLine((320 - 50) / 2 + 40, Y + i + 20, 10, color);
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	b29a      	uxth	r2, r3
 800221a:	897b      	ldrh	r3, [r7, #10]
 800221c:	4413      	add	r3, r2
 800221e:	b29b      	uxth	r3, r3
 8002220:	3314      	adds	r3, #20
 8002222:	b299      	uxth	r1, r3
 8002224:	88fb      	ldrh	r3, [r7, #6]
 8002226:	220a      	movs	r2, #10
 8002228:	20af      	movs	r0, #175	@ 0xaf
 800222a:	f000 fc2f 	bl	8002a8c <ILI9341_DrawHLine>
		ILI9341_DrawHLine((320 - 50) / 2, Y + i + 20, 30, color);
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	b29a      	uxth	r2, r3
 8002232:	897b      	ldrh	r3, [r7, #10]
 8002234:	4413      	add	r3, r2
 8002236:	b29b      	uxth	r3, r3
 8002238:	3314      	adds	r3, #20
 800223a:	b299      	uxth	r1, r3
 800223c:	88fb      	ldrh	r3, [r7, #6]
 800223e:	221e      	movs	r2, #30
 8002240:	2087      	movs	r0, #135	@ 0x87
 8002242:	f000 fc23 	bl	8002a8c <ILI9341_DrawHLine>
		ILI9341_DrawHLine((320 - 30) / 2, Y + i + 30, 30, color);
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	b29a      	uxth	r2, r3
 800224a:	897b      	ldrh	r3, [r7, #10]
 800224c:	4413      	add	r3, r2
 800224e:	b29b      	uxth	r3, r3
 8002250:	331e      	adds	r3, #30
 8002252:	b299      	uxth	r1, r3
 8002254:	88fb      	ldrh	r3, [r7, #6]
 8002256:	221e      	movs	r2, #30
 8002258:	2091      	movs	r0, #145	@ 0x91
 800225a:	f000 fc17 	bl	8002a8c <ILI9341_DrawHLine>
	for (int i = 0; i < thickness; i++) {
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	3301      	adds	r3, #1
 8002262:	60fb      	str	r3, [r7, #12]
 8002264:	797b      	ldrb	r3, [r7, #5]
 8002266:	68fa      	ldr	r2, [r7, #12]
 8002268:	429a      	cmp	r2, r3
 800226a:	f6ff af76 	blt.w	800215a <DrawFog+0x1a>
	}
	DrawDataCentered_WithOffset("FOGGY", FONT4, 3, Y + 30 + 15, DARKGREY);
 800226e:	897b      	ldrh	r3, [r7, #10]
 8002270:	b2db      	uxtb	r3, r3
 8002272:	332d      	adds	r3, #45	@ 0x2d
 8002274:	b2db      	uxtb	r3, r3
 8002276:	f647 32ef 	movw	r2, #31727	@ 0x7bef
 800227a:	9200      	str	r2, [sp, #0]
 800227c:	2203      	movs	r2, #3
 800227e:	4904      	ldr	r1, [pc, #16]	@ (8002290 <DrawFog+0x150>)
 8002280:	4804      	ldr	r0, [pc, #16]	@ (8002294 <DrawFog+0x154>)
 8002282:	f7fe feb9 	bl	8000ff8 <DrawDataCentered_WithOffset>
}
 8002286:	bf00      	nop
 8002288:	3710      	adds	r7, #16
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	0800ae80 	.word	0x0800ae80
 8002294:	0800ad90 	.word	0x0800ad90

08002298 <HAL_SPI_TxCpltCallback>:

volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  /* Deselect when Tx Complete */
  if(hspi == HSPI_INSTANCE)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	4a07      	ldr	r2, [pc, #28]	@ (80022c0 <HAL_SPI_TxCpltCallback+0x28>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d106      	bne.n	80022b6 <HAL_SPI_TxCpltCallback+0x1e>
  {
	  HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80022a8:	2201      	movs	r2, #1
 80022aa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80022ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022b2:	f002 fe4d 	bl	8004f50 <HAL_GPIO_WritePin>
  }
}
 80022b6:	bf00      	nop
 80022b8:	3708      	adds	r7, #8
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	20000308 	.word	0x20000308

080022c4 <ILI9341_SPI_Tx>:

static void ILI9341_SPI_Tx(uint8_t data)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	4603      	mov	r3, r0
 80022cc:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 80022ce:	bf00      	nop
 80022d0:	4b08      	ldr	r3, [pc, #32]	@ (80022f4 <ILI9341_SPI_Tx+0x30>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	f003 0302 	and.w	r3, r3, #2
 80022da:	2b02      	cmp	r3, #2
 80022dc:	d1f8      	bne.n	80022d0 <ILI9341_SPI_Tx+0xc>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, &data, 1);
 80022de:	1dfb      	adds	r3, r7, #7
 80022e0:	2201      	movs	r2, #1
 80022e2:	4619      	mov	r1, r3
 80022e4:	4803      	ldr	r0, [pc, #12]	@ (80022f4 <ILI9341_SPI_Tx+0x30>)
 80022e6:	f004 fd0b 	bl	8006d00 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, &data, 1, 10);
}
 80022ea:	bf00      	nop
 80022ec:	3708      	adds	r7, #8
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	20000308 	.word	0x20000308

080022f8 <ILI9341_SPI_TxBuffer>:

static void ILI9341_SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
 8002300:	460b      	mov	r3, r1
 8002302:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 8002304:	bf00      	nop
 8002306:	4b08      	ldr	r3, [pc, #32]	@ (8002328 <ILI9341_SPI_TxBuffer+0x30>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	f003 0302 	and.w	r3, r3, #2
 8002310:	2b02      	cmp	r3, #2
 8002312:	d1f8      	bne.n	8002306 <ILI9341_SPI_TxBuffer+0xe>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, buffer, len);
 8002314:	887b      	ldrh	r3, [r7, #2]
 8002316:	461a      	mov	r2, r3
 8002318:	6879      	ldr	r1, [r7, #4]
 800231a:	4803      	ldr	r0, [pc, #12]	@ (8002328 <ILI9341_SPI_TxBuffer+0x30>)
 800231c:	f004 fcf0 	bl	8006d00 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, buffer, len, 10);
}
 8002320:	bf00      	nop
 8002322:	3708      	adds	r7, #8
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	20000308 	.word	0x20000308

0800232c <ILI9341_WriteCommand>:

void ILI9341_WriteCommand(uint8_t cmd)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	4603      	mov	r3, r0
 8002334:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	//command
 8002336:	2200      	movs	r2, #0
 8002338:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800233c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002340:	f002 fe06 	bl	8004f50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 8002344:	2200      	movs	r2, #0
 8002346:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800234a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800234e:	f002 fdff 	bl	8004f50 <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(cmd);
 8002352:	79fb      	ldrb	r3, [r7, #7]
 8002354:	4618      	mov	r0, r3
 8002356:	f7ff ffb5 	bl	80022c4 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 800235a:	bf00      	nop
 800235c:	3708      	adds	r7, #8
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}

08002362 <ILI9341_WriteData>:

void ILI9341_WriteData(uint8_t data)
{
 8002362:	b580      	push	{r7, lr}
 8002364:	b082      	sub	sp, #8
 8002366:	af00      	add	r7, sp, #0
 8002368:	4603      	mov	r3, r0
 800236a:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 800236c:	2201      	movs	r2, #1
 800236e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002372:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002376:	f002 fdeb 	bl	8004f50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 800237a:	2200      	movs	r2, #0
 800237c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002380:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002384:	f002 fde4 	bl	8004f50 <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(data);
 8002388:	79fb      	ldrb	r3, [r7, #7]
 800238a:	4618      	mov	r0, r3
 800238c:	f7ff ff9a 	bl	80022c4 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 8002390:	bf00      	nop
 8002392:	3708      	adds	r7, #8
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}

08002398 <ILI9341_WriteBuffer>:

void ILI9341_WriteBuffer(uint8_t *buffer, uint16_t len)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	460b      	mov	r3, r1
 80023a2:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 80023a4:	2201      	movs	r2, #1
 80023a6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80023aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023ae:	f002 fdcf 	bl	8004f50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 80023b2:	2200      	movs	r2, #0
 80023b4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80023b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023bc:	f002 fdc8 	bl	8004f50 <HAL_GPIO_WritePin>
	ILI9341_SPI_TxBuffer(buffer, len);
 80023c0:	887b      	ldrh	r3, [r7, #2]
 80023c2:	4619      	mov	r1, r3
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f7ff ff97 	bl	80022f8 <ILI9341_SPI_TxBuffer>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 80023ca:	bf00      	nop
 80023cc:	3708      	adds	r7, #8
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}

080023d2 <ILI9341_SetAddress>:

void ILI9341_SetAddress(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 80023d2:	b590      	push	{r4, r7, lr}
 80023d4:	b085      	sub	sp, #20
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	4604      	mov	r4, r0
 80023da:	4608      	mov	r0, r1
 80023dc:	4611      	mov	r1, r2
 80023de:	461a      	mov	r2, r3
 80023e0:	4623      	mov	r3, r4
 80023e2:	80fb      	strh	r3, [r7, #6]
 80023e4:	4603      	mov	r3, r0
 80023e6:	80bb      	strh	r3, [r7, #4]
 80023e8:	460b      	mov	r3, r1
 80023ea:	807b      	strh	r3, [r7, #2]
 80023ec:	4613      	mov	r3, r2
 80023ee:	803b      	strh	r3, [r7, #0]
	uint8_t buffer[4];
	buffer[0] = x1 >> 8;
 80023f0:	88fb      	ldrh	r3, [r7, #6]
 80023f2:	0a1b      	lsrs	r3, r3, #8
 80023f4:	b29b      	uxth	r3, r3
 80023f6:	b2db      	uxtb	r3, r3
 80023f8:	733b      	strb	r3, [r7, #12]
	buffer[1] = x1;
 80023fa:	88fb      	ldrh	r3, [r7, #6]
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	737b      	strb	r3, [r7, #13]
	buffer[2] = x2 >> 8;
 8002400:	887b      	ldrh	r3, [r7, #2]
 8002402:	0a1b      	lsrs	r3, r3, #8
 8002404:	b29b      	uxth	r3, r3
 8002406:	b2db      	uxtb	r3, r3
 8002408:	73bb      	strb	r3, [r7, #14]
	buffer[3] = x2;
 800240a:	887b      	ldrh	r3, [r7, #2]
 800240c:	b2db      	uxtb	r3, r3
 800240e:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2B); //povodne 0x2A
 8002410:	202b      	movs	r0, #43	@ 0x2b
 8002412:	f7ff ff8b 	bl	800232c <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 8002416:	f107 030c 	add.w	r3, r7, #12
 800241a:	2104      	movs	r1, #4
 800241c:	4618      	mov	r0, r3
 800241e:	f7ff ffbb 	bl	8002398 <ILI9341_WriteBuffer>

	buffer[0] = y1 >> 8;
 8002422:	88bb      	ldrh	r3, [r7, #4]
 8002424:	0a1b      	lsrs	r3, r3, #8
 8002426:	b29b      	uxth	r3, r3
 8002428:	b2db      	uxtb	r3, r3
 800242a:	733b      	strb	r3, [r7, #12]
	buffer[1] = y1;
 800242c:	88bb      	ldrh	r3, [r7, #4]
 800242e:	b2db      	uxtb	r3, r3
 8002430:	737b      	strb	r3, [r7, #13]
	buffer[2] = y2 >> 8;
 8002432:	883b      	ldrh	r3, [r7, #0]
 8002434:	0a1b      	lsrs	r3, r3, #8
 8002436:	b29b      	uxth	r3, r3
 8002438:	b2db      	uxtb	r3, r3
 800243a:	73bb      	strb	r3, [r7, #14]
	buffer[3] = y2;
 800243c:	883b      	ldrh	r3, [r7, #0]
 800243e:	b2db      	uxtb	r3, r3
 8002440:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2A); //povodne 0x2B
 8002442:	202a      	movs	r0, #42	@ 0x2a
 8002444:	f7ff ff72 	bl	800232c <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 8002448:	f107 030c 	add.w	r3, r7, #12
 800244c:	2104      	movs	r1, #4
 800244e:	4618      	mov	r0, r3
 8002450:	f7ff ffa2 	bl	8002398 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);
 8002454:	202c      	movs	r0, #44	@ 0x2c
 8002456:	f7ff ff69 	bl	800232c <ILI9341_WriteCommand>
}
 800245a:	bf00      	nop
 800245c:	3714      	adds	r7, #20
 800245e:	46bd      	mov	sp, r7
 8002460:	bd90      	pop	{r4, r7, pc}

08002462 <ILI9341_Reset>:

void ILI9341_Reset(void)
{
 8002462:	b580      	push	{r7, lr}
 8002464:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);	//Disable
 8002466:	2200      	movs	r2, #0
 8002468:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800246c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002470:	f002 fd6e 	bl	8004f50 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8002474:	200a      	movs	r0, #10
 8002476:	f002 f915 	bl	80046a4 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);		//Select
 800247a:	2200      	movs	r2, #0
 800247c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002480:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002484:	f002 fd64 	bl	8004f50 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8002488:	200a      	movs	r0, #10
 800248a:	f002 f90b 	bl	80046a4 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 800248e:	2201      	movs	r2, #1
 8002490:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002494:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002498:	f002 fd5a 	bl	8004f50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET); 		//Deselect
 800249c:	2201      	movs	r2, #1
 800249e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80024a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80024a6:	f002 fd53 	bl	8004f50 <HAL_GPIO_WritePin>
}
 80024aa:	bf00      	nop
 80024ac:	bd80      	pop	{r7, pc}

080024ae <ILI9341_Enable>:

void ILI9341_Enable(void)
{
 80024ae:	b580      	push	{r7, lr}
 80024b0:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 80024b2:	2201      	movs	r2, #1
 80024b4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80024b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80024bc:	f002 fd48 	bl	8004f50 <HAL_GPIO_WritePin>
}
 80024c0:	bf00      	nop
 80024c2:	bd80      	pop	{r7, pc}

080024c4 <ILI9341_Init>:

void ILI9341_Init(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0
	ILI9341_Enable();
 80024c8:	f7ff fff1 	bl	80024ae <ILI9341_Enable>
	HAL_Delay(10);
 80024cc:	200a      	movs	r0, #10
 80024ce:	f002 f8e9 	bl	80046a4 <HAL_Delay>
	ILI9341_Reset();
 80024d2:	f7ff ffc6 	bl	8002462 <ILI9341_Reset>

	//SOFTWARE RESET
	ILI9341_WriteCommand(0x01);
 80024d6:	2001      	movs	r0, #1
 80024d8:	f7ff ff28 	bl	800232c <ILI9341_WriteCommand>
	HAL_Delay(10);
 80024dc:	200a      	movs	r0, #10
 80024de:	f002 f8e1 	bl	80046a4 <HAL_Delay>

	//POWER CONTROL A
	ILI9341_WriteCommand(0xCB);
 80024e2:	20cb      	movs	r0, #203	@ 0xcb
 80024e4:	f7ff ff22 	bl	800232c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x39);
 80024e8:	2039      	movs	r0, #57	@ 0x39
 80024ea:	f7ff ff3a 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x2C);
 80024ee:	202c      	movs	r0, #44	@ 0x2c
 80024f0:	f7ff ff37 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 80024f4:	2000      	movs	r0, #0
 80024f6:	f7ff ff34 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x34);
 80024fa:	2034      	movs	r0, #52	@ 0x34
 80024fc:	f7ff ff31 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x02);
 8002500:	2002      	movs	r0, #2
 8002502:	f7ff ff2e 	bl	8002362 <ILI9341_WriteData>

	//POWER CONTROL B
	ILI9341_WriteCommand(0xCF);
 8002506:	20cf      	movs	r0, #207	@ 0xcf
 8002508:	f7ff ff10 	bl	800232c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 800250c:	2000      	movs	r0, #0
 800250e:	f7ff ff28 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 8002512:	20c1      	movs	r0, #193	@ 0xc1
 8002514:	f7ff ff25 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x30);
 8002518:	2030      	movs	r0, #48	@ 0x30
 800251a:	f7ff ff22 	bl	8002362 <ILI9341_WriteData>

	//DRIVER TIMING CONTROL A
	ILI9341_WriteCommand(0xE8);
 800251e:	20e8      	movs	r0, #232	@ 0xe8
 8002520:	f7ff ff04 	bl	800232c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x85);
 8002524:	2085      	movs	r0, #133	@ 0x85
 8002526:	f7ff ff1c 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 800252a:	2000      	movs	r0, #0
 800252c:	f7ff ff19 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x78);
 8002530:	2078      	movs	r0, #120	@ 0x78
 8002532:	f7ff ff16 	bl	8002362 <ILI9341_WriteData>

	//DRIVER TIMING CONTROL B
	ILI9341_WriteCommand(0xEA);
 8002536:	20ea      	movs	r0, #234	@ 0xea
 8002538:	f7ff fef8 	bl	800232c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 800253c:	2000      	movs	r0, #0
 800253e:	f7ff ff10 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8002542:	2000      	movs	r0, #0
 8002544:	f7ff ff0d 	bl	8002362 <ILI9341_WriteData>

	//POWER ON SEQUENCE CONTROL
	ILI9341_WriteCommand(0xED);
 8002548:	20ed      	movs	r0, #237	@ 0xed
 800254a:	f7ff feef 	bl	800232c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x64);
 800254e:	2064      	movs	r0, #100	@ 0x64
 8002550:	f7ff ff07 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8002554:	2003      	movs	r0, #3
 8002556:	f7ff ff04 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x12);
 800255a:	2012      	movs	r0, #18
 800255c:	f7ff ff01 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x81);
 8002560:	2081      	movs	r0, #129	@ 0x81
 8002562:	f7ff fefe 	bl	8002362 <ILI9341_WriteData>

	//PUMP RATIO CONTROL
	ILI9341_WriteCommand(0xF7);
 8002566:	20f7      	movs	r0, #247	@ 0xf7
 8002568:	f7ff fee0 	bl	800232c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x20);
 800256c:	2020      	movs	r0, #32
 800256e:	f7ff fef8 	bl	8002362 <ILI9341_WriteData>

	//POWER CONTROL,VRH[5:0]
	ILI9341_WriteCommand(0xC0);
 8002572:	20c0      	movs	r0, #192	@ 0xc0
 8002574:	f7ff feda 	bl	800232c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x23);
 8002578:	2023      	movs	r0, #35	@ 0x23
 800257a:	f7ff fef2 	bl	8002362 <ILI9341_WriteData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_WriteCommand(0xC1);
 800257e:	20c1      	movs	r0, #193	@ 0xc1
 8002580:	f7ff fed4 	bl	800232c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x10);
 8002584:	2010      	movs	r0, #16
 8002586:	f7ff feec 	bl	8002362 <ILI9341_WriteData>

	//VCM CONTROL
	ILI9341_WriteCommand(0xC5);
 800258a:	20c5      	movs	r0, #197	@ 0xc5
 800258c:	f7ff fece 	bl	800232c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x3E);
 8002590:	203e      	movs	r0, #62	@ 0x3e
 8002592:	f7ff fee6 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x28);
 8002596:	2028      	movs	r0, #40	@ 0x28
 8002598:	f7ff fee3 	bl	8002362 <ILI9341_WriteData>

	//VCM CONTROL 2
	ILI9341_WriteCommand(0xC7);
 800259c:	20c7      	movs	r0, #199	@ 0xc7
 800259e:	f7ff fec5 	bl	800232c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x86);
 80025a2:	2086      	movs	r0, #134	@ 0x86
 80025a4:	f7ff fedd 	bl	8002362 <ILI9341_WriteData>

	//MEMORY ACCESS CONTROL
	ILI9341_WriteCommand(0x36);
 80025a8:	2036      	movs	r0, #54	@ 0x36
 80025aa:	f7ff febf 	bl	800232c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x48);
 80025ae:	2048      	movs	r0, #72	@ 0x48
 80025b0:	f7ff fed7 	bl	8002362 <ILI9341_WriteData>

	//PIXEL FORMAT
	ILI9341_WriteCommand(0x3A);
 80025b4:	203a      	movs	r0, #58	@ 0x3a
 80025b6:	f7ff feb9 	bl	800232c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x55);
 80025ba:	2055      	movs	r0, #85	@ 0x55
 80025bc:	f7ff fed1 	bl	8002362 <ILI9341_WriteData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_WriteCommand(0xB1);
 80025c0:	20b1      	movs	r0, #177	@ 0xb1
 80025c2:	f7ff feb3 	bl	800232c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80025c6:	2000      	movs	r0, #0
 80025c8:	f7ff fecb 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x18);
 80025cc:	2018      	movs	r0, #24
 80025ce:	f7ff fec8 	bl	8002362 <ILI9341_WriteData>

	//DISPLAY FUNCTION CONTROL
	ILI9341_WriteCommand(0xB6);
 80025d2:	20b6      	movs	r0, #182	@ 0xb6
 80025d4:	f7ff feaa 	bl	800232c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x08);
 80025d8:	2008      	movs	r0, #8
 80025da:	f7ff fec2 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x82);
 80025de:	2082      	movs	r0, #130	@ 0x82
 80025e0:	f7ff febf 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x27);
 80025e4:	2027      	movs	r0, #39	@ 0x27
 80025e6:	f7ff febc 	bl	8002362 <ILI9341_WriteData>

	//3GAMMA FUNCTION DISABLE
	ILI9341_WriteCommand(0xF2);
 80025ea:	20f2      	movs	r0, #242	@ 0xf2
 80025ec:	f7ff fe9e 	bl	800232c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80025f0:	2000      	movs	r0, #0
 80025f2:	f7ff feb6 	bl	8002362 <ILI9341_WriteData>

	//GAMMA CURVE SELECTED
	ILI9341_WriteCommand(0x26);
 80025f6:	2026      	movs	r0, #38	@ 0x26
 80025f8:	f7ff fe98 	bl	800232c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x01);
 80025fc:	2001      	movs	r0, #1
 80025fe:	f7ff feb0 	bl	8002362 <ILI9341_WriteData>

	//POSITIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE0);
 8002602:	20e0      	movs	r0, #224	@ 0xe0
 8002604:	f7ff fe92 	bl	800232c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x0F);
 8002608:	200f      	movs	r0, #15
 800260a:	f7ff feaa 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 800260e:	2031      	movs	r0, #49	@ 0x31
 8002610:	f7ff fea7 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x2B);
 8002614:	202b      	movs	r0, #43	@ 0x2b
 8002616:	f7ff fea4 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 800261a:	200c      	movs	r0, #12
 800261c:	f7ff fea1 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8002620:	200e      	movs	r0, #14
 8002622:	f7ff fe9e 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 8002626:	2008      	movs	r0, #8
 8002628:	f7ff fe9b 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x4E);
 800262c:	204e      	movs	r0, #78	@ 0x4e
 800262e:	f7ff fe98 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0xF1);
 8002632:	20f1      	movs	r0, #241	@ 0xf1
 8002634:	f7ff fe95 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x37);
 8002638:	2037      	movs	r0, #55	@ 0x37
 800263a:	f7ff fe92 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 800263e:	2007      	movs	r0, #7
 8002640:	f7ff fe8f 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x10);
 8002644:	2010      	movs	r0, #16
 8002646:	f7ff fe8c 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 800264a:	2003      	movs	r0, #3
 800264c:	f7ff fe89 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8002650:	200e      	movs	r0, #14
 8002652:	f7ff fe86 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x09);
 8002656:	2009      	movs	r0, #9
 8002658:	f7ff fe83 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 800265c:	2000      	movs	r0, #0
 800265e:	f7ff fe80 	bl	8002362 <ILI9341_WriteData>

	//NEGATIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE1);
 8002662:	20e1      	movs	r0, #225	@ 0xe1
 8002664:	f7ff fe62 	bl	800232c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8002668:	2000      	movs	r0, #0
 800266a:	f7ff fe7a 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 800266e:	200e      	movs	r0, #14
 8002670:	f7ff fe77 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x14);
 8002674:	2014      	movs	r0, #20
 8002676:	f7ff fe74 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 800267a:	2003      	movs	r0, #3
 800267c:	f7ff fe71 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x11);
 8002680:	2011      	movs	r0, #17
 8002682:	f7ff fe6e 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 8002686:	2007      	movs	r0, #7
 8002688:	f7ff fe6b 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 800268c:	2031      	movs	r0, #49	@ 0x31
 800268e:	f7ff fe68 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 8002692:	20c1      	movs	r0, #193	@ 0xc1
 8002694:	f7ff fe65 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x48);
 8002698:	2048      	movs	r0, #72	@ 0x48
 800269a:	f7ff fe62 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 800269e:	2008      	movs	r0, #8
 80026a0:	f7ff fe5f 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 80026a4:	200f      	movs	r0, #15
 80026a6:	f7ff fe5c 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 80026aa:	200c      	movs	r0, #12
 80026ac:	f7ff fe59 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 80026b0:	2031      	movs	r0, #49	@ 0x31
 80026b2:	f7ff fe56 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x36);
 80026b6:	2036      	movs	r0, #54	@ 0x36
 80026b8:	f7ff fe53 	bl	8002362 <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 80026bc:	200f      	movs	r0, #15
 80026be:	f7ff fe50 	bl	8002362 <ILI9341_WriteData>

	//EXIT SLEEP
	ILI9341_WriteCommand(0x11);
 80026c2:	2011      	movs	r0, #17
 80026c4:	f7ff fe32 	bl	800232c <ILI9341_WriteCommand>
	HAL_Delay(100);
 80026c8:	2064      	movs	r0, #100	@ 0x64
 80026ca:	f001 ffeb 	bl	80046a4 <HAL_Delay>

	//TURN ON DISPLAY
	ILI9341_WriteCommand(0x29);
 80026ce:	2029      	movs	r0, #41	@ 0x29
 80026d0:	f7ff fe2c 	bl	800232c <ILI9341_WriteCommand>

	//STARTING ROTATION
	//ILI9341_SetRotation(SCREEN_VERTICAL_1);
	ILI9341_SetRotation(SCREEN_HORIZONTAL_2);
 80026d4:	2003      	movs	r0, #3
 80026d6:	f000 f803 	bl	80026e0 <ILI9341_SetRotation>
}
 80026da:	bf00      	nop
 80026dc:	bd80      	pop	{r7, pc}
	...

080026e0 <ILI9341_SetRotation>:

void ILI9341_SetRotation(uint8_t rotation)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	4603      	mov	r3, r0
 80026e8:	71fb      	strb	r3, [r7, #7]
	ILI9341_WriteCommand(0x36);
 80026ea:	2036      	movs	r0, #54	@ 0x36
 80026ec:	f7ff fe1e 	bl	800232c <ILI9341_WriteCommand>
	HAL_Delay(1);
 80026f0:	2001      	movs	r0, #1
 80026f2:	f001 ffd7 	bl	80046a4 <HAL_Delay>

	switch(rotation)
 80026f6:	79fb      	ldrb	r3, [r7, #7]
 80026f8:	2b03      	cmp	r3, #3
 80026fa:	d837      	bhi.n	800276c <ILI9341_SetRotation+0x8c>
 80026fc:	a201      	add	r2, pc, #4	@ (adr r2, 8002704 <ILI9341_SetRotation+0x24>)
 80026fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002702:	bf00      	nop
 8002704:	08002715 	.word	0x08002715
 8002708:	0800272b 	.word	0x0800272b
 800270c:	08002741 	.word	0x08002741
 8002710:	08002757 	.word	0x08002757
	{
	case SCREEN_VERTICAL_1:
		ILI9341_WriteData(0x40);
 8002714:	2040      	movs	r0, #64	@ 0x40
 8002716:	f7ff fe24 	bl	8002362 <ILI9341_WriteData>
		LCD_WIDTH = 240;
 800271a:	4b17      	ldr	r3, [pc, #92]	@ (8002778 <ILI9341_SetRotation+0x98>)
 800271c:	22f0      	movs	r2, #240	@ 0xf0
 800271e:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8002720:	4b16      	ldr	r3, [pc, #88]	@ (800277c <ILI9341_SetRotation+0x9c>)
 8002722:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8002726:	801a      	strh	r2, [r3, #0]
		break;
 8002728:	e021      	b.n	800276e <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_1:
		ILI9341_WriteData(0x60); //povodne 0x20
 800272a:	2060      	movs	r0, #96	@ 0x60
 800272c:	f7ff fe19 	bl	8002362 <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 8002730:	4b11      	ldr	r3, [pc, #68]	@ (8002778 <ILI9341_SetRotation+0x98>)
 8002732:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8002736:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8002738:	4b10      	ldr	r3, [pc, #64]	@ (800277c <ILI9341_SetRotation+0x9c>)
 800273a:	22f0      	movs	r2, #240	@ 0xf0
 800273c:	801a      	strh	r2, [r3, #0]
		break;
 800273e:	e016      	b.n	800276e <ILI9341_SetRotation+0x8e>
	case SCREEN_VERTICAL_2:
		ILI9341_WriteData(0x80);
 8002740:	2080      	movs	r0, #128	@ 0x80
 8002742:	f7ff fe0e 	bl	8002362 <ILI9341_WriteData>
		LCD_WIDTH  = 240;
 8002746:	4b0c      	ldr	r3, [pc, #48]	@ (8002778 <ILI9341_SetRotation+0x98>)
 8002748:	22f0      	movs	r2, #240	@ 0xf0
 800274a:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 800274c:	4b0b      	ldr	r3, [pc, #44]	@ (800277c <ILI9341_SetRotation+0x9c>)
 800274e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8002752:	801a      	strh	r2, [r3, #0]
		break;
 8002754:	e00b      	b.n	800276e <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_2:
		ILI9341_WriteData(0x80|0x20); //povodne 0x40|0x80|0x20
 8002756:	20a0      	movs	r0, #160	@ 0xa0
 8002758:	f7ff fe03 	bl	8002362 <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 800275c:	4b06      	ldr	r3, [pc, #24]	@ (8002778 <ILI9341_SetRotation+0x98>)
 800275e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8002762:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8002764:	4b05      	ldr	r3, [pc, #20]	@ (800277c <ILI9341_SetRotation+0x9c>)
 8002766:	22f0      	movs	r2, #240	@ 0xf0
 8002768:	801a      	strh	r2, [r3, #0]
		break;
 800276a:	e000      	b.n	800276e <ILI9341_SetRotation+0x8e>
	default:
		break;
 800276c:	bf00      	nop
	}
}
 800276e:	bf00      	nop
 8002770:	3708      	adds	r7, #8
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	20000002 	.word	0x20000002
 800277c:	20000000 	.word	0x20000000

08002780 <ILI9341_DrawColorBurst>:
	uint8_t buffer[2] = {color>>8, color};
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
}

void ILI9341_DrawColorBurst(uint16_t color, uint32_t size)
{
 8002780:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002784:	b08d      	sub	sp, #52	@ 0x34
 8002786:	af00      	add	r7, sp, #0
 8002788:	4603      	mov	r3, r0
 800278a:	6039      	str	r1, [r7, #0]
 800278c:	80fb      	strh	r3, [r7, #6]
 800278e:	466b      	mov	r3, sp
 8002790:	461e      	mov	r6, r3
	uint32_t BufferSize = 0;
 8002792:	2300      	movs	r3, #0
 8002794:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if((size*2) < BURST_MAX_SIZE)
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	005b      	lsls	r3, r3, #1
 800279a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800279e:	d202      	bcs.n	80027a6 <ILI9341_DrawColorBurst+0x26>
	{
		BufferSize = size;
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027a4:	e002      	b.n	80027ac <ILI9341_DrawColorBurst+0x2c>
	}
	else
	{
		BufferSize = BURST_MAX_SIZE;
 80027a6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80027aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 80027ac:	2201      	movs	r2, #1
 80027ae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80027b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80027b6:	f002 fbcb 	bl	8004f50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80027ba:	2200      	movs	r2, #0
 80027bc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80027c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80027c4:	f002 fbc4 	bl	8004f50 <HAL_GPIO_WritePin>

	uint8_t chifted = color>>8;
 80027c8:	88fb      	ldrh	r3, [r7, #6]
 80027ca:	0a1b      	lsrs	r3, r3, #8
 80027cc:	b29b      	uxth	r3, r3
 80027ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint8_t BurstBuffer[BufferSize];
 80027d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80027d4:	460b      	mov	r3, r1
 80027d6:	3b01      	subs	r3, #1
 80027d8:	61fb      	str	r3, [r7, #28]
 80027da:	2300      	movs	r3, #0
 80027dc:	4688      	mov	r8, r1
 80027de:	4699      	mov	r9, r3
 80027e0:	f04f 0200 	mov.w	r2, #0
 80027e4:	f04f 0300 	mov.w	r3, #0
 80027e8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80027ec:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80027f0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80027f4:	2300      	movs	r3, #0
 80027f6:	460c      	mov	r4, r1
 80027f8:	461d      	mov	r5, r3
 80027fa:	f04f 0200 	mov.w	r2, #0
 80027fe:	f04f 0300 	mov.w	r3, #0
 8002802:	00eb      	lsls	r3, r5, #3
 8002804:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002808:	00e2      	lsls	r2, r4, #3
 800280a:	1dcb      	adds	r3, r1, #7
 800280c:	08db      	lsrs	r3, r3, #3
 800280e:	00db      	lsls	r3, r3, #3
 8002810:	ebad 0d03 	sub.w	sp, sp, r3
 8002814:	466b      	mov	r3, sp
 8002816:	3300      	adds	r3, #0
 8002818:	61bb      	str	r3, [r7, #24]

	for(uint32_t j = 0; j < BufferSize; j+=2)
 800281a:	2300      	movs	r3, #0
 800281c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800281e:	e00e      	b.n	800283e <ILI9341_DrawColorBurst+0xbe>
	{
		BurstBuffer[j] = chifted;
 8002820:	69ba      	ldr	r2, [r7, #24]
 8002822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002824:	4413      	add	r3, r2
 8002826:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800282a:	701a      	strb	r2, [r3, #0]
		BurstBuffer[j+1] = color;
 800282c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800282e:	3301      	adds	r3, #1
 8002830:	88fa      	ldrh	r2, [r7, #6]
 8002832:	b2d1      	uxtb	r1, r2
 8002834:	69ba      	ldr	r2, [r7, #24]
 8002836:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < BufferSize; j+=2)
 8002838:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800283a:	3302      	adds	r3, #2
 800283c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800283e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002840:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002842:	429a      	cmp	r2, r3
 8002844:	d3ec      	bcc.n	8002820 <ILI9341_DrawColorBurst+0xa0>
	}

	uint32_t SendingSize = size * 2;
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	005b      	lsls	r3, r3, #1
 800284a:	617b      	str	r3, [r7, #20]
	uint32_t SendingInBlock = SendingSize / BufferSize;
 800284c:	697a      	ldr	r2, [r7, #20]
 800284e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002850:	fbb2 f3f3 	udiv	r3, r2, r3
 8002854:	613b      	str	r3, [r7, #16]
	uint32_t RemainderFromBlock = SendingSize % BufferSize;
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800285a:	fbb3 f2f2 	udiv	r2, r3, r2
 800285e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002860:	fb01 f202 	mul.w	r2, r1, r2
 8002864:	1a9b      	subs	r3, r3, r2
 8002866:	60fb      	str	r3, [r7, #12]

	if(SendingInBlock != 0)
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d010      	beq.n	8002890 <ILI9341_DrawColorBurst+0x110>
	{
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 800286e:	2300      	movs	r3, #0
 8002870:	627b      	str	r3, [r7, #36]	@ 0x24
 8002872:	e009      	b.n	8002888 <ILI9341_DrawColorBurst+0x108>
		{
			HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, BufferSize, 10);
 8002874:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002876:	b29a      	uxth	r2, r3
 8002878:	230a      	movs	r3, #10
 800287a:	69b9      	ldr	r1, [r7, #24]
 800287c:	480e      	ldr	r0, [pc, #56]	@ (80028b8 <ILI9341_DrawColorBurst+0x138>)
 800287e:	f004 f8ca 	bl	8006a16 <HAL_SPI_Transmit>
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 8002882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002884:	3301      	adds	r3, #1
 8002886:	627b      	str	r3, [r7, #36]	@ 0x24
 8002888:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	429a      	cmp	r2, r3
 800288e:	d3f1      	bcc.n	8002874 <ILI9341_DrawColorBurst+0xf4>
		}
	}

	HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, RemainderFromBlock, 10);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	b29a      	uxth	r2, r3
 8002894:	230a      	movs	r3, #10
 8002896:	69b9      	ldr	r1, [r7, #24]
 8002898:	4807      	ldr	r0, [pc, #28]	@ (80028b8 <ILI9341_DrawColorBurst+0x138>)
 800289a:	f004 f8bc 	bl	8006a16 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800289e:	2201      	movs	r2, #1
 80028a0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80028a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028a8:	f002 fb52 	bl	8004f50 <HAL_GPIO_WritePin>
 80028ac:	46b5      	mov	sp, r6
}
 80028ae:	bf00      	nop
 80028b0:	3734      	adds	r7, #52	@ 0x34
 80028b2:	46bd      	mov	sp, r7
 80028b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80028b8:	20000308 	.word	0x20000308

080028bc <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b082      	sub	sp, #8
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	4603      	mov	r3, r0
 80028c4:	80fb      	strh	r3, [r7, #6]
	ILI9341_SetAddress(0, 0, LCD_WIDTH, LCD_HEIGHT);
 80028c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002900 <ILI9341_FillScreen+0x44>)
 80028c8:	881b      	ldrh	r3, [r3, #0]
 80028ca:	b29a      	uxth	r2, r3
 80028cc:	4b0d      	ldr	r3, [pc, #52]	@ (8002904 <ILI9341_FillScreen+0x48>)
 80028ce:	881b      	ldrh	r3, [r3, #0]
 80028d0:	b29b      	uxth	r3, r3
 80028d2:	2100      	movs	r1, #0
 80028d4:	2000      	movs	r0, #0
 80028d6:	f7ff fd7c 	bl	80023d2 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, LCD_WIDTH*LCD_HEIGHT);
 80028da:	4b09      	ldr	r3, [pc, #36]	@ (8002900 <ILI9341_FillScreen+0x44>)
 80028dc:	881b      	ldrh	r3, [r3, #0]
 80028de:	b29b      	uxth	r3, r3
 80028e0:	461a      	mov	r2, r3
 80028e2:	4b08      	ldr	r3, [pc, #32]	@ (8002904 <ILI9341_FillScreen+0x48>)
 80028e4:	881b      	ldrh	r3, [r3, #0]
 80028e6:	b29b      	uxth	r3, r3
 80028e8:	fb02 f303 	mul.w	r3, r2, r3
 80028ec:	461a      	mov	r2, r3
 80028ee:	88fb      	ldrh	r3, [r7, #6]
 80028f0:	4611      	mov	r1, r2
 80028f2:	4618      	mov	r0, r3
 80028f4:	f7ff ff44 	bl	8002780 <ILI9341_DrawColorBurst>
}
 80028f8:	bf00      	nop
 80028fa:	3708      	adds	r7, #8
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}
 8002900:	20000002 	.word	0x20000002
 8002904:	20000000 	.word	0x20000000

08002908 <ILI9341_DrawPixel>:

void ILI9341_DrawPixel(uint16_t x,uint16_t y,uint16_t color)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b086      	sub	sp, #24
 800290c:	af00      	add	r7, sp, #0
 800290e:	4603      	mov	r3, r0
 8002910:	80fb      	strh	r3, [r7, #6]
 8002912:	460b      	mov	r3, r1
 8002914:	80bb      	strh	r3, [r7, #4]
 8002916:	4613      	mov	r3, r2
 8002918:	807b      	strh	r3, [r7, #2]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 800291a:	4b2c      	ldr	r3, [pc, #176]	@ (80029cc <ILI9341_DrawPixel+0xc4>)
 800291c:	881b      	ldrh	r3, [r3, #0]
 800291e:	b29b      	uxth	r3, r3
 8002920:	88fa      	ldrh	r2, [r7, #6]
 8002922:	429a      	cmp	r2, r3
 8002924:	d24d      	bcs.n	80029c2 <ILI9341_DrawPixel+0xba>
 8002926:	4b2a      	ldr	r3, [pc, #168]	@ (80029d0 <ILI9341_DrawPixel+0xc8>)
 8002928:	881b      	ldrh	r3, [r3, #0]
 800292a:	b29b      	uxth	r3, r3
 800292c:	88ba      	ldrh	r2, [r7, #4]
 800292e:	429a      	cmp	r2, r3
 8002930:	d247      	bcs.n	80029c2 <ILI9341_DrawPixel+0xba>

	uint8_t bufferX[4] = {x>>8, x, (x+1)>>8, (x+1)};
 8002932:	88fb      	ldrh	r3, [r7, #6]
 8002934:	0a1b      	lsrs	r3, r3, #8
 8002936:	b29b      	uxth	r3, r3
 8002938:	b2db      	uxtb	r3, r3
 800293a:	753b      	strb	r3, [r7, #20]
 800293c:	88fb      	ldrh	r3, [r7, #6]
 800293e:	b2db      	uxtb	r3, r3
 8002940:	757b      	strb	r3, [r7, #21]
 8002942:	88fb      	ldrh	r3, [r7, #6]
 8002944:	3301      	adds	r3, #1
 8002946:	121b      	asrs	r3, r3, #8
 8002948:	b2db      	uxtb	r3, r3
 800294a:	75bb      	strb	r3, [r7, #22]
 800294c:	88fb      	ldrh	r3, [r7, #6]
 800294e:	b2db      	uxtb	r3, r3
 8002950:	3301      	adds	r3, #1
 8002952:	b2db      	uxtb	r3, r3
 8002954:	75fb      	strb	r3, [r7, #23]
	uint8_t bufferY[4] = {y>>8, y, (y+1)>>8, (y+1)};
 8002956:	88bb      	ldrh	r3, [r7, #4]
 8002958:	0a1b      	lsrs	r3, r3, #8
 800295a:	b29b      	uxth	r3, r3
 800295c:	b2db      	uxtb	r3, r3
 800295e:	743b      	strb	r3, [r7, #16]
 8002960:	88bb      	ldrh	r3, [r7, #4]
 8002962:	b2db      	uxtb	r3, r3
 8002964:	747b      	strb	r3, [r7, #17]
 8002966:	88bb      	ldrh	r3, [r7, #4]
 8002968:	3301      	adds	r3, #1
 800296a:	121b      	asrs	r3, r3, #8
 800296c:	b2db      	uxtb	r3, r3
 800296e:	74bb      	strb	r3, [r7, #18]
 8002970:	88bb      	ldrh	r3, [r7, #4]
 8002972:	b2db      	uxtb	r3, r3
 8002974:	3301      	adds	r3, #1
 8002976:	b2db      	uxtb	r3, r3
 8002978:	74fb      	strb	r3, [r7, #19]
	uint8_t bufferC[2] = {color>>8, color};
 800297a:	887b      	ldrh	r3, [r7, #2]
 800297c:	0a1b      	lsrs	r3, r3, #8
 800297e:	b29b      	uxth	r3, r3
 8002980:	b2db      	uxtb	r3, r3
 8002982:	733b      	strb	r3, [r7, #12]
 8002984:	887b      	ldrh	r3, [r7, #2]
 8002986:	b2db      	uxtb	r3, r3
 8002988:	737b      	strb	r3, [r7, #13]

	ILI9341_WriteCommand(0x2B);	  //povodne 0x2A	//ADDRESS
 800298a:	202b      	movs	r0, #43	@ 0x2b
 800298c:	f7ff fcce 	bl	800232c <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferX, sizeof(bufferX));	//XDATA
 8002990:	f107 0314 	add.w	r3, r7, #20
 8002994:	2104      	movs	r1, #4
 8002996:	4618      	mov	r0, r3
 8002998:	f7ff fcfe 	bl	8002398 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2A);	  //povodne 0x2B	//ADDRESS
 800299c:	202a      	movs	r0, #42	@ 0x2a
 800299e:	f7ff fcc5 	bl	800232c <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferY, sizeof(bufferY));	//YDATA
 80029a2:	f107 0310 	add.w	r3, r7, #16
 80029a6:	2104      	movs	r1, #4
 80029a8:	4618      	mov	r0, r3
 80029aa:	f7ff fcf5 	bl	8002398 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);						//ADDRESS
 80029ae:	202c      	movs	r0, #44	@ 0x2c
 80029b0:	f7ff fcbc 	bl	800232c <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferC, sizeof(bufferC));	//COLOR
 80029b4:	f107 030c 	add.w	r3, r7, #12
 80029b8:	2102      	movs	r1, #2
 80029ba:	4618      	mov	r0, r3
 80029bc:	f7ff fcec 	bl	8002398 <ILI9341_WriteBuffer>
 80029c0:	e000      	b.n	80029c4 <ILI9341_DrawPixel+0xbc>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 80029c2:	bf00      	nop
}
 80029c4:	3718      	adds	r7, #24
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	20000002 	.word	0x20000002
 80029d0:	20000000 	.word	0x20000000

080029d4 <ILI9341_DrawRectangle>:

void ILI9341_DrawRectangle(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color)
{
 80029d4:	b590      	push	{r4, r7, lr}
 80029d6:	b083      	sub	sp, #12
 80029d8:	af00      	add	r7, sp, #0
 80029da:	4604      	mov	r4, r0
 80029dc:	4608      	mov	r0, r1
 80029de:	4611      	mov	r1, r2
 80029e0:	461a      	mov	r2, r3
 80029e2:	4623      	mov	r3, r4
 80029e4:	80fb      	strh	r3, [r7, #6]
 80029e6:	4603      	mov	r3, r0
 80029e8:	80bb      	strh	r3, [r7, #4]
 80029ea:	460b      	mov	r3, r1
 80029ec:	807b      	strh	r3, [r7, #2]
 80029ee:	4613      	mov	r3, r2
 80029f0:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 80029f2:	4b24      	ldr	r3, [pc, #144]	@ (8002a84 <ILI9341_DrawRectangle+0xb0>)
 80029f4:	881b      	ldrh	r3, [r3, #0]
 80029f6:	b29b      	uxth	r3, r3
 80029f8:	88fa      	ldrh	r2, [r7, #6]
 80029fa:	429a      	cmp	r2, r3
 80029fc:	d23d      	bcs.n	8002a7a <ILI9341_DrawRectangle+0xa6>
 80029fe:	4b22      	ldr	r3, [pc, #136]	@ (8002a88 <ILI9341_DrawRectangle+0xb4>)
 8002a00:	881b      	ldrh	r3, [r3, #0]
 8002a02:	b29b      	uxth	r3, r3
 8002a04:	88ba      	ldrh	r2, [r7, #4]
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d237      	bcs.n	8002a7a <ILI9341_DrawRectangle+0xa6>

	if((x+width-1)>=LCD_WIDTH)
 8002a0a:	88fa      	ldrh	r2, [r7, #6]
 8002a0c:	887b      	ldrh	r3, [r7, #2]
 8002a0e:	4413      	add	r3, r2
 8002a10:	4a1c      	ldr	r2, [pc, #112]	@ (8002a84 <ILI9341_DrawRectangle+0xb0>)
 8002a12:	8812      	ldrh	r2, [r2, #0]
 8002a14:	b292      	uxth	r2, r2
 8002a16:	4293      	cmp	r3, r2
 8002a18:	dd05      	ble.n	8002a26 <ILI9341_DrawRectangle+0x52>
	{
		width=LCD_WIDTH-x;
 8002a1a:	4b1a      	ldr	r3, [pc, #104]	@ (8002a84 <ILI9341_DrawRectangle+0xb0>)
 8002a1c:	881b      	ldrh	r3, [r3, #0]
 8002a1e:	b29a      	uxth	r2, r3
 8002a20:	88fb      	ldrh	r3, [r7, #6]
 8002a22:	1ad3      	subs	r3, r2, r3
 8002a24:	807b      	strh	r3, [r7, #2]
	}

	if((y+height-1)>=LCD_HEIGHT)
 8002a26:	88ba      	ldrh	r2, [r7, #4]
 8002a28:	883b      	ldrh	r3, [r7, #0]
 8002a2a:	4413      	add	r3, r2
 8002a2c:	4a16      	ldr	r2, [pc, #88]	@ (8002a88 <ILI9341_DrawRectangle+0xb4>)
 8002a2e:	8812      	ldrh	r2, [r2, #0]
 8002a30:	b292      	uxth	r2, r2
 8002a32:	4293      	cmp	r3, r2
 8002a34:	dd05      	ble.n	8002a42 <ILI9341_DrawRectangle+0x6e>
	{
		height=LCD_HEIGHT-y;
 8002a36:	4b14      	ldr	r3, [pc, #80]	@ (8002a88 <ILI9341_DrawRectangle+0xb4>)
 8002a38:	881b      	ldrh	r3, [r3, #0]
 8002a3a:	b29a      	uxth	r2, r3
 8002a3c:	88bb      	ldrh	r3, [r7, #4]
 8002a3e:	1ad3      	subs	r3, r2, r3
 8002a40:	803b      	strh	r3, [r7, #0]
	}

	ILI9341_SetAddress(x, y, x+width-1, y+height-1);
 8002a42:	88fa      	ldrh	r2, [r7, #6]
 8002a44:	887b      	ldrh	r3, [r7, #2]
 8002a46:	4413      	add	r3, r2
 8002a48:	b29b      	uxth	r3, r3
 8002a4a:	3b01      	subs	r3, #1
 8002a4c:	b29c      	uxth	r4, r3
 8002a4e:	88ba      	ldrh	r2, [r7, #4]
 8002a50:	883b      	ldrh	r3, [r7, #0]
 8002a52:	4413      	add	r3, r2
 8002a54:	b29b      	uxth	r3, r3
 8002a56:	3b01      	subs	r3, #1
 8002a58:	b29b      	uxth	r3, r3
 8002a5a:	88b9      	ldrh	r1, [r7, #4]
 8002a5c:	88f8      	ldrh	r0, [r7, #6]
 8002a5e:	4622      	mov	r2, r4
 8002a60:	f7ff fcb7 	bl	80023d2 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height*width);
 8002a64:	883b      	ldrh	r3, [r7, #0]
 8002a66:	887a      	ldrh	r2, [r7, #2]
 8002a68:	fb02 f303 	mul.w	r3, r2, r3
 8002a6c:	461a      	mov	r2, r3
 8002a6e:	8b3b      	ldrh	r3, [r7, #24]
 8002a70:	4611      	mov	r1, r2
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7ff fe84 	bl	8002780 <ILI9341_DrawColorBurst>
 8002a78:	e000      	b.n	8002a7c <ILI9341_DrawRectangle+0xa8>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8002a7a:	bf00      	nop
}
 8002a7c:	370c      	adds	r7, #12
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd90      	pop	{r4, r7, pc}
 8002a82:	bf00      	nop
 8002a84:	20000002 	.word	0x20000002
 8002a88:	20000000 	.word	0x20000000

08002a8c <ILI9341_DrawHLine>:

void ILI9341_DrawHLine(uint16_t x, uint16_t y, uint16_t width, uint16_t color)
{
 8002a8c:	b590      	push	{r4, r7, lr}
 8002a8e:	b083      	sub	sp, #12
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	4604      	mov	r4, r0
 8002a94:	4608      	mov	r0, r1
 8002a96:	4611      	mov	r1, r2
 8002a98:	461a      	mov	r2, r3
 8002a9a:	4623      	mov	r3, r4
 8002a9c:	80fb      	strh	r3, [r7, #6]
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	80bb      	strh	r3, [r7, #4]
 8002aa2:	460b      	mov	r3, r1
 8002aa4:	807b      	strh	r3, [r7, #2]
 8002aa6:	4613      	mov	r3, r2
 8002aa8:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8002aaa:	4b18      	ldr	r3, [pc, #96]	@ (8002b0c <ILI9341_DrawHLine+0x80>)
 8002aac:	881b      	ldrh	r3, [r3, #0]
 8002aae:	b29b      	uxth	r3, r3
 8002ab0:	88fa      	ldrh	r2, [r7, #6]
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	d225      	bcs.n	8002b02 <ILI9341_DrawHLine+0x76>
 8002ab6:	4b16      	ldr	r3, [pc, #88]	@ (8002b10 <ILI9341_DrawHLine+0x84>)
 8002ab8:	881b      	ldrh	r3, [r3, #0]
 8002aba:	b29b      	uxth	r3, r3
 8002abc:	88ba      	ldrh	r2, [r7, #4]
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d21f      	bcs.n	8002b02 <ILI9341_DrawHLine+0x76>

	if((x+width-1)>=LCD_WIDTH)
 8002ac2:	88fa      	ldrh	r2, [r7, #6]
 8002ac4:	887b      	ldrh	r3, [r7, #2]
 8002ac6:	4413      	add	r3, r2
 8002ac8:	4a10      	ldr	r2, [pc, #64]	@ (8002b0c <ILI9341_DrawHLine+0x80>)
 8002aca:	8812      	ldrh	r2, [r2, #0]
 8002acc:	b292      	uxth	r2, r2
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	dd05      	ble.n	8002ade <ILI9341_DrawHLine+0x52>
	{
		width=LCD_WIDTH-x;
 8002ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8002b0c <ILI9341_DrawHLine+0x80>)
 8002ad4:	881b      	ldrh	r3, [r3, #0]
 8002ad6:	b29a      	uxth	r2, r3
 8002ad8:	88fb      	ldrh	r3, [r7, #6]
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_SetAddress(x, y, x+width-1, y);
 8002ade:	88fa      	ldrh	r2, [r7, #6]
 8002ae0:	887b      	ldrh	r3, [r7, #2]
 8002ae2:	4413      	add	r3, r2
 8002ae4:	b29b      	uxth	r3, r3
 8002ae6:	3b01      	subs	r3, #1
 8002ae8:	b29a      	uxth	r2, r3
 8002aea:	88bb      	ldrh	r3, [r7, #4]
 8002aec:	88b9      	ldrh	r1, [r7, #4]
 8002aee:	88f8      	ldrh	r0, [r7, #6]
 8002af0:	f7ff fc6f 	bl	80023d2 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, width);
 8002af4:	887a      	ldrh	r2, [r7, #2]
 8002af6:	883b      	ldrh	r3, [r7, #0]
 8002af8:	4611      	mov	r1, r2
 8002afa:	4618      	mov	r0, r3
 8002afc:	f7ff fe40 	bl	8002780 <ILI9341_DrawColorBurst>
 8002b00:	e000      	b.n	8002b04 <ILI9341_DrawHLine+0x78>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8002b02:	bf00      	nop
}
 8002b04:	370c      	adds	r7, #12
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd90      	pop	{r4, r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	20000002 	.word	0x20000002
 8002b10:	20000000 	.word	0x20000000

08002b14 <ILI9341_DrawVLine>:

void ILI9341_DrawVLine(uint16_t x, uint16_t y, uint16_t height, uint16_t color)
{
 8002b14:	b590      	push	{r4, r7, lr}
 8002b16:	b083      	sub	sp, #12
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	4604      	mov	r4, r0
 8002b1c:	4608      	mov	r0, r1
 8002b1e:	4611      	mov	r1, r2
 8002b20:	461a      	mov	r2, r3
 8002b22:	4623      	mov	r3, r4
 8002b24:	80fb      	strh	r3, [r7, #6]
 8002b26:	4603      	mov	r3, r0
 8002b28:	80bb      	strh	r3, [r7, #4]
 8002b2a:	460b      	mov	r3, r1
 8002b2c:	807b      	strh	r3, [r7, #2]
 8002b2e:	4613      	mov	r3, r2
 8002b30:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8002b32:	4b18      	ldr	r3, [pc, #96]	@ (8002b94 <ILI9341_DrawVLine+0x80>)
 8002b34:	881b      	ldrh	r3, [r3, #0]
 8002b36:	b29b      	uxth	r3, r3
 8002b38:	88fa      	ldrh	r2, [r7, #6]
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d225      	bcs.n	8002b8a <ILI9341_DrawVLine+0x76>
 8002b3e:	4b16      	ldr	r3, [pc, #88]	@ (8002b98 <ILI9341_DrawVLine+0x84>)
 8002b40:	881b      	ldrh	r3, [r3, #0]
 8002b42:	b29b      	uxth	r3, r3
 8002b44:	88ba      	ldrh	r2, [r7, #4]
 8002b46:	429a      	cmp	r2, r3
 8002b48:	d21f      	bcs.n	8002b8a <ILI9341_DrawVLine+0x76>

	if((y+height-1)>=LCD_HEIGHT)
 8002b4a:	88ba      	ldrh	r2, [r7, #4]
 8002b4c:	887b      	ldrh	r3, [r7, #2]
 8002b4e:	4413      	add	r3, r2
 8002b50:	4a11      	ldr	r2, [pc, #68]	@ (8002b98 <ILI9341_DrawVLine+0x84>)
 8002b52:	8812      	ldrh	r2, [r2, #0]
 8002b54:	b292      	uxth	r2, r2
 8002b56:	4293      	cmp	r3, r2
 8002b58:	dd05      	ble.n	8002b66 <ILI9341_DrawVLine+0x52>
	{
		height=LCD_HEIGHT-y;
 8002b5a:	4b0f      	ldr	r3, [pc, #60]	@ (8002b98 <ILI9341_DrawVLine+0x84>)
 8002b5c:	881b      	ldrh	r3, [r3, #0]
 8002b5e:	b29a      	uxth	r2, r3
 8002b60:	88bb      	ldrh	r3, [r7, #4]
 8002b62:	1ad3      	subs	r3, r2, r3
 8002b64:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_SetAddress(x, y, x, y+height-1);
 8002b66:	88ba      	ldrh	r2, [r7, #4]
 8002b68:	887b      	ldrh	r3, [r7, #2]
 8002b6a:	4413      	add	r3, r2
 8002b6c:	b29b      	uxth	r3, r3
 8002b6e:	3b01      	subs	r3, #1
 8002b70:	b29b      	uxth	r3, r3
 8002b72:	88fa      	ldrh	r2, [r7, #6]
 8002b74:	88b9      	ldrh	r1, [r7, #4]
 8002b76:	88f8      	ldrh	r0, [r7, #6]
 8002b78:	f7ff fc2b 	bl	80023d2 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height);
 8002b7c:	887a      	ldrh	r2, [r7, #2]
 8002b7e:	883b      	ldrh	r3, [r7, #0]
 8002b80:	4611      	mov	r1, r2
 8002b82:	4618      	mov	r0, r3
 8002b84:	f7ff fdfc 	bl	8002780 <ILI9341_DrawColorBurst>
 8002b88:	e000      	b.n	8002b8c <ILI9341_DrawVLine+0x78>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8002b8a:	bf00      	nop
}
 8002b8c:	370c      	adds	r7, #12
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd90      	pop	{r4, r7, pc}
 8002b92:	bf00      	nop
 8002b94:	20000002 	.word	0x20000002
 8002b98:	20000000 	.word	0x20000000

08002b9c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b082      	sub	sp, #8
 8002ba0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002ba2:	4b14      	ldr	r3, [pc, #80]	@ (8002bf4 <MX_DMA_Init+0x58>)
 8002ba4:	695b      	ldr	r3, [r3, #20]
 8002ba6:	4a13      	ldr	r2, [pc, #76]	@ (8002bf4 <MX_DMA_Init+0x58>)
 8002ba8:	f043 0301 	orr.w	r3, r3, #1
 8002bac:	6153      	str	r3, [r2, #20]
 8002bae:	4b11      	ldr	r3, [pc, #68]	@ (8002bf4 <MX_DMA_Init+0x58>)
 8002bb0:	695b      	ldr	r3, [r3, #20]
 8002bb2:	f003 0301 	and.w	r3, r3, #1
 8002bb6:	607b      	str	r3, [r7, #4]
 8002bb8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002bba:	2200      	movs	r2, #0
 8002bbc:	2100      	movs	r1, #0
 8002bbe:	200c      	movs	r0, #12
 8002bc0:	f001 fe6f 	bl	80048a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002bc4:	200c      	movs	r0, #12
 8002bc6:	f001 fe88 	bl	80048da <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8002bca:	2200      	movs	r2, #0
 8002bcc:	2100      	movs	r1, #0
 8002bce:	200d      	movs	r0, #13
 8002bd0:	f001 fe67 	bl	80048a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002bd4:	200d      	movs	r0, #13
 8002bd6:	f001 fe80 	bl	80048da <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8002bda:	2200      	movs	r2, #0
 8002bdc:	2100      	movs	r1, #0
 8002bde:	200f      	movs	r0, #15
 8002be0:	f001 fe5f 	bl	80048a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002be4:	200f      	movs	r0, #15
 8002be6:	f001 fe78 	bl	80048da <HAL_NVIC_EnableIRQ>

}
 8002bea:	bf00      	nop
 8002bec:	3708      	adds	r7, #8
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	40021000 	.word	0x40021000

08002bf8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b088      	sub	sp, #32
 8002bfc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bfe:	f107 030c 	add.w	r3, r7, #12
 8002c02:	2200      	movs	r2, #0
 8002c04:	601a      	str	r2, [r3, #0]
 8002c06:	605a      	str	r2, [r3, #4]
 8002c08:	609a      	str	r2, [r3, #8]
 8002c0a:	60da      	str	r2, [r3, #12]
 8002c0c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002c0e:	4b36      	ldr	r3, [pc, #216]	@ (8002ce8 <MX_GPIO_Init+0xf0>)
 8002c10:	695b      	ldr	r3, [r3, #20]
 8002c12:	4a35      	ldr	r2, [pc, #212]	@ (8002ce8 <MX_GPIO_Init+0xf0>)
 8002c14:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002c18:	6153      	str	r3, [r2, #20]
 8002c1a:	4b33      	ldr	r3, [pc, #204]	@ (8002ce8 <MX_GPIO_Init+0xf0>)
 8002c1c:	695b      	ldr	r3, [r3, #20]
 8002c1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c22:	60bb      	str	r3, [r7, #8]
 8002c24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c26:	4b30      	ldr	r3, [pc, #192]	@ (8002ce8 <MX_GPIO_Init+0xf0>)
 8002c28:	695b      	ldr	r3, [r3, #20]
 8002c2a:	4a2f      	ldr	r2, [pc, #188]	@ (8002ce8 <MX_GPIO_Init+0xf0>)
 8002c2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c30:	6153      	str	r3, [r2, #20]
 8002c32:	4b2d      	ldr	r3, [pc, #180]	@ (8002ce8 <MX_GPIO_Init+0xf0>)
 8002c34:	695b      	ldr	r3, [r3, #20]
 8002c36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c3a:	607b      	str	r3, [r7, #4]
 8002c3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c3e:	4b2a      	ldr	r3, [pc, #168]	@ (8002ce8 <MX_GPIO_Init+0xf0>)
 8002c40:	695b      	ldr	r3, [r3, #20]
 8002c42:	4a29      	ldr	r2, [pc, #164]	@ (8002ce8 <MX_GPIO_Init+0xf0>)
 8002c44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c48:	6153      	str	r3, [r2, #20]
 8002c4a:	4b27      	ldr	r3, [pc, #156]	@ (8002ce8 <MX_GPIO_Init+0xf0>)
 8002c4c:	695b      	ldr	r3, [r3, #20]
 8002c4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c52:	603b      	str	r3, [r7, #0]
 8002c54:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8002c56:	2201      	movs	r2, #1
 8002c58:	2140      	movs	r1, #64	@ 0x40
 8002c5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c5e:	f002 f977 	bl	8004f50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DISP_DC_Pin|DISP_RESET_Pin|DISP_CS_Pin, GPIO_PIN_RESET);
 8002c62:	2200      	movs	r2, #0
 8002c64:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8002c68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c6c:	f002 f970 	bl	8004f50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8002c70:	2200      	movs	r2, #0
 8002c72:	2108      	movs	r1, #8
 8002c74:	481d      	ldr	r0, [pc, #116]	@ (8002cec <MX_GPIO_Init+0xf4>)
 8002c76:	f002 f96b 	bl	8004f50 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin DISP_DC_Pin DISP_RESET_Pin DISP_CS_Pin */
  GPIO_InitStruct.Pin = LED_Pin|DISP_DC_Pin|DISP_RESET_Pin|DISP_CS_Pin;
 8002c7a:	f44f 63e8 	mov.w	r3, #1856	@ 0x740
 8002c7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c80:	2301      	movs	r3, #1
 8002c82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c84:	2300      	movs	r3, #0
 8002c86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c8c:	f107 030c 	add.w	r3, r7, #12
 8002c90:	4619      	mov	r1, r3
 8002c92:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c96:	f001 ffd1 	bl	8004c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 8002c9a:	2302      	movs	r3, #2
 8002c9c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002c9e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002ca2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 8002ca8:	f107 030c 	add.w	r3, r7, #12
 8002cac:	4619      	mov	r1, r3
 8002cae:	480f      	ldr	r0, [pc, #60]	@ (8002cec <MX_GPIO_Init+0xf4>)
 8002cb0:	f001 ffc4 	bl	8004c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8002cb4:	2308      	movs	r3, #8
 8002cb6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8002cc4:	f107 030c 	add.w	r3, r7, #12
 8002cc8:	4619      	mov	r1, r3
 8002cca:	4808      	ldr	r0, [pc, #32]	@ (8002cec <MX_GPIO_Init+0xf4>)
 8002ccc:	f001 ffb6 	bl	8004c3c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	2100      	movs	r1, #0
 8002cd4:	2007      	movs	r0, #7
 8002cd6:	f001 fde4 	bl	80048a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002cda:	2007      	movs	r0, #7
 8002cdc:	f001 fdfd 	bl	80048da <HAL_NVIC_EnableIRQ>

}
 8002ce0:	bf00      	nop
 8002ce2:	3720      	adds	r7, #32
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	40021000 	.word	0x40021000
 8002cec:	48000400 	.word	0x48000400

08002cf0 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002cf4:	4b1b      	ldr	r3, [pc, #108]	@ (8002d64 <MX_I2C1_Init+0x74>)
 8002cf6:	4a1c      	ldr	r2, [pc, #112]	@ (8002d68 <MX_I2C1_Init+0x78>)
 8002cf8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8002cfa:	4b1a      	ldr	r3, [pc, #104]	@ (8002d64 <MX_I2C1_Init+0x74>)
 8002cfc:	4a1b      	ldr	r2, [pc, #108]	@ (8002d6c <MX_I2C1_Init+0x7c>)
 8002cfe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002d00:	4b18      	ldr	r3, [pc, #96]	@ (8002d64 <MX_I2C1_Init+0x74>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002d06:	4b17      	ldr	r3, [pc, #92]	@ (8002d64 <MX_I2C1_Init+0x74>)
 8002d08:	2201      	movs	r2, #1
 8002d0a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002d0c:	4b15      	ldr	r3, [pc, #84]	@ (8002d64 <MX_I2C1_Init+0x74>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002d12:	4b14      	ldr	r3, [pc, #80]	@ (8002d64 <MX_I2C1_Init+0x74>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002d18:	4b12      	ldr	r3, [pc, #72]	@ (8002d64 <MX_I2C1_Init+0x74>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002d1e:	4b11      	ldr	r3, [pc, #68]	@ (8002d64 <MX_I2C1_Init+0x74>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002d24:	4b0f      	ldr	r3, [pc, #60]	@ (8002d64 <MX_I2C1_Init+0x74>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002d2a:	480e      	ldr	r0, [pc, #56]	@ (8002d64 <MX_I2C1_Init+0x74>)
 8002d2c:	f002 f95a 	bl	8004fe4 <HAL_I2C_Init>
 8002d30:	4603      	mov	r3, r0
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d001      	beq.n	8002d3a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002d36:	f001 f883 	bl	8003e40 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002d3a:	2100      	movs	r1, #0
 8002d3c:	4809      	ldr	r0, [pc, #36]	@ (8002d64 <MX_I2C1_Init+0x74>)
 8002d3e:	f002 f9ec 	bl	800511a <HAL_I2CEx_ConfigAnalogFilter>
 8002d42:	4603      	mov	r3, r0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d001      	beq.n	8002d4c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002d48:	f001 f87a 	bl	8003e40 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002d4c:	2100      	movs	r1, #0
 8002d4e:	4805      	ldr	r0, [pc, #20]	@ (8002d64 <MX_I2C1_Init+0x74>)
 8002d50:	f002 fa2e 	bl	80051b0 <HAL_I2CEx_ConfigDigitalFilter>
 8002d54:	4603      	mov	r3, r0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d001      	beq.n	8002d5e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002d5a:	f001 f871 	bl	8003e40 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002d5e:	bf00      	nop
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop
 8002d64:	200001f4 	.word	0x200001f4
 8002d68:	40005400 	.word	0x40005400
 8002d6c:	00201d2b 	.word	0x00201d2b

08002d70 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b08a      	sub	sp, #40	@ 0x28
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d78:	f107 0314 	add.w	r3, r7, #20
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	601a      	str	r2, [r3, #0]
 8002d80:	605a      	str	r2, [r3, #4]
 8002d82:	609a      	str	r2, [r3, #8]
 8002d84:	60da      	str	r2, [r3, #12]
 8002d86:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a43      	ldr	r2, [pc, #268]	@ (8002e9c <HAL_I2C_MspInit+0x12c>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d17f      	bne.n	8002e92 <HAL_I2C_MspInit+0x122>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d92:	4b43      	ldr	r3, [pc, #268]	@ (8002ea0 <HAL_I2C_MspInit+0x130>)
 8002d94:	695b      	ldr	r3, [r3, #20]
 8002d96:	4a42      	ldr	r2, [pc, #264]	@ (8002ea0 <HAL_I2C_MspInit+0x130>)
 8002d98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d9c:	6153      	str	r3, [r2, #20]
 8002d9e:	4b40      	ldr	r3, [pc, #256]	@ (8002ea0 <HAL_I2C_MspInit+0x130>)
 8002da0:	695b      	ldr	r3, [r3, #20]
 8002da2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002da6:	613b      	str	r3, [r7, #16]
 8002da8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002daa:	23c0      	movs	r3, #192	@ 0xc0
 8002dac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002dae:	2312      	movs	r3, #18
 8002db0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db2:	2300      	movs	r3, #0
 8002db4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002db6:	2303      	movs	r3, #3
 8002db8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002dba:	2304      	movs	r3, #4
 8002dbc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dbe:	f107 0314 	add.w	r3, r7, #20
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	4837      	ldr	r0, [pc, #220]	@ (8002ea4 <HAL_I2C_MspInit+0x134>)
 8002dc6:	f001 ff39 	bl	8004c3c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002dca:	4b35      	ldr	r3, [pc, #212]	@ (8002ea0 <HAL_I2C_MspInit+0x130>)
 8002dcc:	69db      	ldr	r3, [r3, #28]
 8002dce:	4a34      	ldr	r2, [pc, #208]	@ (8002ea0 <HAL_I2C_MspInit+0x130>)
 8002dd0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002dd4:	61d3      	str	r3, [r2, #28]
 8002dd6:	4b32      	ldr	r3, [pc, #200]	@ (8002ea0 <HAL_I2C_MspInit+0x130>)
 8002dd8:	69db      	ldr	r3, [r3, #28]
 8002dda:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002dde:	60fb      	str	r3, [r7, #12]
 8002de0:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel5;
 8002de2:	4b31      	ldr	r3, [pc, #196]	@ (8002ea8 <HAL_I2C_MspInit+0x138>)
 8002de4:	4a31      	ldr	r2, [pc, #196]	@ (8002eac <HAL_I2C_MspInit+0x13c>)
 8002de6:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002de8:	4b2f      	ldr	r3, [pc, #188]	@ (8002ea8 <HAL_I2C_MspInit+0x138>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002dee:	4b2e      	ldr	r3, [pc, #184]	@ (8002ea8 <HAL_I2C_MspInit+0x138>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002df4:	4b2c      	ldr	r3, [pc, #176]	@ (8002ea8 <HAL_I2C_MspInit+0x138>)
 8002df6:	2280      	movs	r2, #128	@ 0x80
 8002df8:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002dfa:	4b2b      	ldr	r3, [pc, #172]	@ (8002ea8 <HAL_I2C_MspInit+0x138>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e00:	4b29      	ldr	r3, [pc, #164]	@ (8002ea8 <HAL_I2C_MspInit+0x138>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002e06:	4b28      	ldr	r3, [pc, #160]	@ (8002ea8 <HAL_I2C_MspInit+0x138>)
 8002e08:	2200      	movs	r2, #0
 8002e0a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002e0c:	4b26      	ldr	r3, [pc, #152]	@ (8002ea8 <HAL_I2C_MspInit+0x138>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002e12:	4825      	ldr	r0, [pc, #148]	@ (8002ea8 <HAL_I2C_MspInit+0x138>)
 8002e14:	f001 fd7b 	bl	800490e <HAL_DMA_Init>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d001      	beq.n	8002e22 <HAL_I2C_MspInit+0xb2>
    {
      Error_Handler();
 8002e1e:	f001 f80f 	bl	8003e40 <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_I2C1_RX_DMA1_CH5);
 8002e22:	4b23      	ldr	r3, [pc, #140]	@ (8002eb0 <HAL_I2C_MspInit+0x140>)
 8002e24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e26:	4a22      	ldr	r2, [pc, #136]	@ (8002eb0 <HAL_I2C_MspInit+0x140>)
 8002e28:	f043 0320 	orr.w	r3, r3, #32
 8002e2c:	6513      	str	r3, [r2, #80]	@ 0x50

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4a1d      	ldr	r2, [pc, #116]	@ (8002ea8 <HAL_I2C_MspInit+0x138>)
 8002e32:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002e34:	4a1c      	ldr	r2, [pc, #112]	@ (8002ea8 <HAL_I2C_MspInit+0x138>)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8002e3a:	4b1e      	ldr	r3, [pc, #120]	@ (8002eb4 <HAL_I2C_MspInit+0x144>)
 8002e3c:	4a1e      	ldr	r2, [pc, #120]	@ (8002eb8 <HAL_I2C_MspInit+0x148>)
 8002e3e:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e40:	4b1c      	ldr	r3, [pc, #112]	@ (8002eb4 <HAL_I2C_MspInit+0x144>)
 8002e42:	2210      	movs	r2, #16
 8002e44:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e46:	4b1b      	ldr	r3, [pc, #108]	@ (8002eb4 <HAL_I2C_MspInit+0x144>)
 8002e48:	2200      	movs	r2, #0
 8002e4a:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002e4c:	4b19      	ldr	r3, [pc, #100]	@ (8002eb4 <HAL_I2C_MspInit+0x144>)
 8002e4e:	2280      	movs	r2, #128	@ 0x80
 8002e50:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e52:	4b18      	ldr	r3, [pc, #96]	@ (8002eb4 <HAL_I2C_MspInit+0x144>)
 8002e54:	2200      	movs	r2, #0
 8002e56:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e58:	4b16      	ldr	r3, [pc, #88]	@ (8002eb4 <HAL_I2C_MspInit+0x144>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002e5e:	4b15      	ldr	r3, [pc, #84]	@ (8002eb4 <HAL_I2C_MspInit+0x144>)
 8002e60:	2200      	movs	r2, #0
 8002e62:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002e64:	4b13      	ldr	r3, [pc, #76]	@ (8002eb4 <HAL_I2C_MspInit+0x144>)
 8002e66:	2200      	movs	r2, #0
 8002e68:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002e6a:	4812      	ldr	r0, [pc, #72]	@ (8002eb4 <HAL_I2C_MspInit+0x144>)
 8002e6c:	f001 fd4f 	bl	800490e <HAL_DMA_Init>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d001      	beq.n	8002e7a <HAL_I2C_MspInit+0x10a>
    {
      Error_Handler();
 8002e76:	f000 ffe3 	bl	8003e40 <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_I2C1_TX_DMA1_CH2);
 8002e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8002eb0 <HAL_I2C_MspInit+0x140>)
 8002e7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e7e:	4a0c      	ldr	r2, [pc, #48]	@ (8002eb0 <HAL_I2C_MspInit+0x140>)
 8002e80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e84:	6513      	str	r3, [r2, #80]	@ 0x50

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	4a0a      	ldr	r2, [pc, #40]	@ (8002eb4 <HAL_I2C_MspInit+0x144>)
 8002e8a:	639a      	str	r2, [r3, #56]	@ 0x38
 8002e8c:	4a09      	ldr	r2, [pc, #36]	@ (8002eb4 <HAL_I2C_MspInit+0x144>)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002e92:	bf00      	nop
 8002e94:	3728      	adds	r7, #40	@ 0x28
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	bf00      	nop
 8002e9c:	40005400 	.word	0x40005400
 8002ea0:	40021000 	.word	0x40021000
 8002ea4:	48000400 	.word	0x48000400
 8002ea8:	20000248 	.word	0x20000248
 8002eac:	40020058 	.word	0x40020058
 8002eb0:	40010000 	.word	0x40010000
 8002eb4:	2000028c 	.word	0x2000028c
 8002eb8:	4002001c 	.word	0x4002001c

08002ebc <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b0a2      	sub	sp, #136	@ 0x88
 8002ec0:	af08      	add	r7, sp, #32
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002ec2:	f001 fb89 	bl	80045d8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002ec6:	f000 ff49 	bl	8003d5c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002eca:	f7ff fe95 	bl	8002bf8 <MX_GPIO_Init>
	MX_DMA_Init();
 8002ece:	f7ff fe65 	bl	8002b9c <MX_DMA_Init>
	MX_USART2_UART_Init();
 8002ed2:	f001 fae3 	bl	800449c <MX_USART2_UART_Init>
	MX_SPI1_Init();
 8002ed6:	f000 ffb9 	bl	8003e4c <MX_SPI1_Init>
	MX_I2C1_Init();
 8002eda:	f7ff ff09 	bl	8002cf0 <MX_I2C1_Init>
	MX_TIM7_Init();
 8002ede:	f001 fa65 	bl	80043ac <MX_TIM7_Init>
	MX_TIM6_Init();
 8002ee2:	f001 fa2b 	bl	800433c <MX_TIM6_Init>
	/* USER CODE BEGIN 2 */

	ILI9341_Reset();
 8002ee6:	f7ff fabc 	bl	8002462 <ILI9341_Reset>
	HAL_Delay(10);
 8002eea:	200a      	movs	r0, #10
 8002eec:	f001 fbda 	bl	80046a4 <HAL_Delay>
	ILI9341_Init();
 8002ef0:	f7ff fae8 	bl	80024c4 <ILI9341_Init>
	HAL_Delay(50);
 8002ef4:	2032      	movs	r0, #50	@ 0x32
 8002ef6:	f001 fbd5 	bl	80046a4 <HAL_Delay>

	ILI9341_SetRotation(3);
 8002efa:	2003      	movs	r0, #3
 8002efc:	f7ff fbf0 	bl	80026e0 <ILI9341_SetRotation>
	ILI9341_FillScreen(BGCOLOR);
 8002f00:	2000      	movs	r0, #0
 8002f02:	f7ff fcdb 	bl	80028bc <ILI9341_FillScreen>

	HAL_TIM_Base_Start_IT(&htim6);
 8002f06:	48b1      	ldr	r0, [pc, #708]	@ (80031cc <main+0x310>)
 8002f08:	f004 fa3c 	bl	8007384 <HAL_TIM_Base_Start_IT>

	float sim_temp = 22.1f;
 8002f0c:	4bb0      	ldr	r3, [pc, #704]	@ (80031d0 <main+0x314>)
 8002f0e:	657b      	str	r3, [r7, #84]	@ 0x54
	float last_temp = -1.0f;
 8002f10:	4bb0      	ldr	r3, [pc, #704]	@ (80031d4 <main+0x318>)
 8002f12:	667b      	str	r3, [r7, #100]	@ 0x64

	int16_t sim_humidity = 50;
 8002f14:	2332      	movs	r3, #50	@ 0x32
 8002f16:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
	int16_t last_humidity = -1;
 8002f1a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002f1e:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

	int16_t sim_pressure = 1013;
 8002f22:	f240 33f5 	movw	r3, #1013	@ 0x3f5
 8002f26:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
	int16_t last_pressure = -1;
 8002f2a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002f2e:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60

	int16_t weather = 2;
 8002f32:	2302      	movs	r3, #2
 8002f34:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

	// simulacia casu
	int base_hours = 14;
 8002f38:	230e      	movs	r3, #14
 8002f3a:	64bb      	str	r3, [r7, #72]	@ 0x48
	int base_minutes = 30;
 8002f3c:	231e      	movs	r3, #30
 8002f3e:	647b      	str	r3, [r7, #68]	@ 0x44
	int base_seconds = 45;
 8002f40:	232d      	movs	r3, #45	@ 0x2d
 8002f42:	643b      	str	r3, [r7, #64]	@ 0x40

	int last_second_val = -1;
 8002f44:	f04f 33ff 	mov.w	r3, #4294967295
 8002f48:	65fb      	str	r3, [r7, #92]	@ 0x5c
	char time_string[10];
	char seconds_string[5];
	char date_string[12] = "21.01.2026";
 8002f4a:	4aa3      	ldr	r2, [pc, #652]	@ (80031d8 <main+0x31c>)
 8002f4c:	463b      	mov	r3, r7
 8002f4e:	ca07      	ldmia	r2, {r0, r1, r2}
 8002f50:	c303      	stmia	r3!, {r0, r1}
 8002f52:	801a      	strh	r2, [r3, #0]
 8002f54:	3302      	adds	r3, #2
 8002f56:	0c12      	lsrs	r2, r2, #16
 8002f58:	701a      	strb	r2, [r3, #0]
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	72fb      	strb	r3, [r7, #11]

	DrawDataCentered_WithOffset("Welcome!", FONT4, 2, 65, FCOLOR);
 8002f5e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002f62:	9300      	str	r3, [sp, #0]
 8002f64:	2341      	movs	r3, #65	@ 0x41
 8002f66:	2202      	movs	r2, #2
 8002f68:	499c      	ldr	r1, [pc, #624]	@ (80031dc <main+0x320>)
 8002f6a:	489d      	ldr	r0, [pc, #628]	@ (80031e0 <main+0x324>)
 8002f6c:	f7fe f844 	bl	8000ff8 <DrawDataCentered_WithOffset>
	DrawDataCentered_WithOffset("Weather station created by:", FONT4, 1, 115,
 8002f70:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002f74:	9300      	str	r3, [sp, #0]
 8002f76:	2373      	movs	r3, #115	@ 0x73
 8002f78:	2201      	movs	r2, #1
 8002f7a:	4998      	ldr	r1, [pc, #608]	@ (80031dc <main+0x320>)
 8002f7c:	4899      	ldr	r0, [pc, #612]	@ (80031e4 <main+0x328>)
 8002f7e:	f7fe f83b 	bl	8000ff8 <DrawDataCentered_WithOffset>
	FCOLOR);
	DrawDataCentered_WithOffset("Bodor, Gavendova,", FONT4, 1,
			115 + FONT4[2] + 1, FCOLOR);
 8002f82:	4b96      	ldr	r3, [pc, #600]	@ (80031dc <main+0x320>)
 8002f84:	789b      	ldrb	r3, [r3, #2]
	DrawDataCentered_WithOffset("Bodor, Gavendova,", FONT4, 1,
 8002f86:	3374      	adds	r3, #116	@ 0x74
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f8e:	9200      	str	r2, [sp, #0]
 8002f90:	2201      	movs	r2, #1
 8002f92:	4992      	ldr	r1, [pc, #584]	@ (80031dc <main+0x320>)
 8002f94:	4894      	ldr	r0, [pc, #592]	@ (80031e8 <main+0x32c>)
 8002f96:	f7fe f82f 	bl	8000ff8 <DrawDataCentered_WithOffset>
	DrawDataCentered_WithOffset("Kapina, Krajmer", FONT4, 1,
			115 + (FONT4[2]) * 2 + 1, FCOLOR);
 8002f9a:	4b90      	ldr	r3, [pc, #576]	@ (80031dc <main+0x320>)
 8002f9c:	789b      	ldrb	r3, [r3, #2]
	DrawDataCentered_WithOffset("Kapina, Krajmer", FONT4, 1,
 8002f9e:	333a      	adds	r3, #58	@ 0x3a
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	005b      	lsls	r3, r3, #1
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002faa:	9200      	str	r2, [sp, #0]
 8002fac:	2201      	movs	r2, #1
 8002fae:	498b      	ldr	r1, [pc, #556]	@ (80031dc <main+0x320>)
 8002fb0:	488e      	ldr	r0, [pc, #568]	@ (80031ec <main+0x330>)
 8002fb2:	f7fe f821 	bl	8000ff8 <DrawDataCentered_WithOffset>

	if (mode == 0) {
 8002fb6:	4b8e      	ldr	r3, [pc, #568]	@ (80031f0 <main+0x334>)
 8002fb8:	f993 3000 	ldrsb.w	r3, [r3]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	f040 835f 	bne.w	8003680 <main+0x7c4>
		DrawDataCentered_WithOffset("*Press the button to stop the screen",
		FONT4, 1, 240 - FONT4[2] - 1, RED);
 8002fc2:	4b86      	ldr	r3, [pc, #536]	@ (80031dc <main+0x320>)
 8002fc4:	789a      	ldrb	r2, [r3, #2]
		DrawDataCentered_WithOffset("*Press the button to stop the screen",
 8002fc6:	f06f 0310 	mvn.w	r3, #16
 8002fca:	1a9b      	subs	r3, r3, r2
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002fd2:	9200      	str	r2, [sp, #0]
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	4981      	ldr	r1, [pc, #516]	@ (80031dc <main+0x320>)
 8002fd8:	4886      	ldr	r0, [pc, #536]	@ (80031f4 <main+0x338>)
 8002fda:	f7fe f80d 	bl	8000ff8 <DrawDataCentered_WithOffset>
		HAL_Delay(3000);
 8002fde:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002fe2:	f001 fb5f 	bl	80046a4 <HAL_Delay>

		ILI9341_FillScreen(BGCOLOR);
 8002fe6:	2000      	movs	r0, #0
 8002fe8:	f7ff fc68 	bl	80028bc <ILI9341_FillScreen>

		while (1) {
			uint32_t total_s = HAL_GetTick() / 1000;
 8002fec:	f001 fb4e 	bl	800468c <HAL_GetTick>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	4a81      	ldr	r2, [pc, #516]	@ (80031f8 <main+0x33c>)
 8002ff4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ff8:	099b      	lsrs	r3, r3, #6
 8002ffa:	62fb      	str	r3, [r7, #44]	@ 0x2c
			int current_s = (base_seconds + total_s) % 60;
 8002ffc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002ffe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003000:	18d1      	adds	r1, r2, r3
 8003002:	4b7e      	ldr	r3, [pc, #504]	@ (80031fc <main+0x340>)
 8003004:	fba3 2301 	umull	r2, r3, r3, r1
 8003008:	095a      	lsrs	r2, r3, #5
 800300a:	4613      	mov	r3, r2
 800300c:	011b      	lsls	r3, r3, #4
 800300e:	1a9b      	subs	r3, r3, r2
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	1aca      	subs	r2, r1, r3
 8003014:	62ba      	str	r2, [r7, #40]	@ 0x28
			int current_m = (base_minutes + (base_seconds + total_s) / 60) % 60;
 8003016:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800301a:	4413      	add	r3, r2
 800301c:	4a77      	ldr	r2, [pc, #476]	@ (80031fc <main+0x340>)
 800301e:	fba2 2303 	umull	r2, r3, r2, r3
 8003022:	095a      	lsrs	r2, r3, #5
 8003024:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003026:	18d1      	adds	r1, r2, r3
 8003028:	4b74      	ldr	r3, [pc, #464]	@ (80031fc <main+0x340>)
 800302a:	fba3 2301 	umull	r2, r3, r3, r1
 800302e:	095a      	lsrs	r2, r3, #5
 8003030:	4613      	mov	r3, r2
 8003032:	011b      	lsls	r3, r3, #4
 8003034:	1a9b      	subs	r3, r3, r2
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	1aca      	subs	r2, r1, r3
 800303a:	627a      	str	r2, [r7, #36]	@ 0x24
			int current_h = (base_hours
					+ (base_minutes + (base_seconds + total_s) / 60) / 60) % 24;
 800303c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800303e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003040:	4413      	add	r3, r2
 8003042:	4a6e      	ldr	r2, [pc, #440]	@ (80031fc <main+0x340>)
 8003044:	fba2 2303 	umull	r2, r3, r2, r3
 8003048:	095a      	lsrs	r2, r3, #5
 800304a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800304c:	4413      	add	r3, r2
 800304e:	4a6b      	ldr	r2, [pc, #428]	@ (80031fc <main+0x340>)
 8003050:	fba2 2303 	umull	r2, r3, r2, r3
 8003054:	095a      	lsrs	r2, r3, #5
 8003056:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003058:	18d1      	adds	r1, r2, r3
 800305a:	4b69      	ldr	r3, [pc, #420]	@ (8003200 <main+0x344>)
 800305c:	fba3 2301 	umull	r2, r3, r3, r1
 8003060:	091a      	lsrs	r2, r3, #4
 8003062:	4613      	mov	r3, r2
 8003064:	005b      	lsls	r3, r3, #1
 8003066:	4413      	add	r3, r2
 8003068:	00db      	lsls	r3, r3, #3
 800306a:	1aca      	subs	r2, r1, r3
			int current_h = (base_hours
 800306c:	623a      	str	r2, [r7, #32]

			if (!btn_pressed && (HAL_GetTick() - change >= 5000)) {
 800306e:	4b65      	ldr	r3, [pc, #404]	@ (8003204 <main+0x348>)
 8003070:	781b      	ldrb	r3, [r3, #0]
 8003072:	b2db      	uxtb	r3, r3
 8003074:	2b00      	cmp	r3, #0
 8003076:	f040 816d 	bne.w	8003354 <main+0x498>
 800307a:	f001 fb07 	bl	800468c <HAL_GetTick>
 800307e:	4602      	mov	r2, r0
 8003080:	4b61      	ldr	r3, [pc, #388]	@ (8003208 <main+0x34c>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	f241 3287 	movw	r2, #4999	@ 0x1387
 800308a:	4293      	cmp	r3, r2
 800308c:	f240 8162 	bls.w	8003354 <main+0x498>
				screen++;
 8003090:	4b5e      	ldr	r3, [pc, #376]	@ (800320c <main+0x350>)
 8003092:	781b      	ldrb	r3, [r3, #0]
 8003094:	3301      	adds	r3, #1
 8003096:	b2da      	uxtb	r2, r3
 8003098:	4b5c      	ldr	r3, [pc, #368]	@ (800320c <main+0x350>)
 800309a:	701a      	strb	r2, [r3, #0]
				if (screen > 5)
 800309c:	4b5b      	ldr	r3, [pc, #364]	@ (800320c <main+0x350>)
 800309e:	781b      	ldrb	r3, [r3, #0]
 80030a0:	2b05      	cmp	r3, #5
 80030a2:	d902      	bls.n	80030aa <main+0x1ee>
					screen = 0;
 80030a4:	4b59      	ldr	r3, [pc, #356]	@ (800320c <main+0x350>)
 80030a6:	2200      	movs	r2, #0
 80030a8:	701a      	strb	r2, [r3, #0]
				change = HAL_GetTick();
 80030aa:	f001 faef 	bl	800468c <HAL_GetTick>
 80030ae:	4603      	mov	r3, r0
 80030b0:	4a55      	ldr	r2, [pc, #340]	@ (8003208 <main+0x34c>)
 80030b2:	6013      	str	r3, [r2, #0]

				ILI9341_FillScreen(BGCOLOR);
 80030b4:	2000      	movs	r0, #0
 80030b6:	f7ff fc01 	bl	80028bc <ILI9341_FillScreen>
				last_temp = -1.0f;
 80030ba:	4b46      	ldr	r3, [pc, #280]	@ (80031d4 <main+0x318>)
 80030bc:	667b      	str	r3, [r7, #100]	@ 0x64
				last_humidity = -1;
 80030be:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80030c2:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
				last_pressure = -1;
 80030c6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80030ca:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60

				switch (screen) {
 80030ce:	4b4f      	ldr	r3, [pc, #316]	@ (800320c <main+0x350>)
 80030d0:	781b      	ldrb	r3, [r3, #0]
 80030d2:	2b05      	cmp	r3, #5
 80030d4:	f200 813e 	bhi.w	8003354 <main+0x498>
 80030d8:	a201      	add	r2, pc, #4	@ (adr r2, 80030e0 <main+0x224>)
 80030da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030de:	bf00      	nop
 80030e0:	080030f9 	.word	0x080030f9
 80030e4:	08003231 	.word	0x08003231
 80030e8:	0800325b 	.word	0x0800325b
 80030ec:	08003281 	.word	0x08003281
 80030f0:	080032e5 	.word	0x080032e5
 80030f4:	0800330b 	.word	0x0800330b
				case 0:
					ILI9341_DrawHLine(0, 120, 320, FCOLOR);
 80030f8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80030fc:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8003100:	2178      	movs	r1, #120	@ 0x78
 8003102:	2000      	movs	r0, #0
 8003104:	f7ff fcc2 	bl	8002a8c <ILI9341_DrawHLine>
					ILI9341_DrawVLine(160, 0, 240, FCOLOR);
 8003108:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800310c:	22f0      	movs	r2, #240	@ 0xf0
 800310e:	2100      	movs	r1, #0
 8003110:	20a0      	movs	r0, #160	@ 0xa0
 8003112:	f7ff fcff 	bl	8002b14 <ILI9341_DrawVLine>
					DrawDataInBox(time_string, seconds_string, date_string,
 8003116:	463a      	mov	r2, r7
 8003118:	f107 010c 	add.w	r1, r7, #12
 800311c:	f107 0014 	add.w	r0, r7, #20
 8003120:	2301      	movs	r3, #1
 8003122:	9307      	str	r3, [sp, #28]
 8003124:	2301      	movs	r3, #1
 8003126:	9306      	str	r3, [sp, #24]
 8003128:	2301      	movs	r3, #1
 800312a:	9305      	str	r3, [sp, #20]
 800312c:	2300      	movs	r3, #0
 800312e:	9304      	str	r3, [sp, #16]
 8003130:	2300      	movs	r3, #0
 8003132:	9303      	str	r3, [sp, #12]
 8003134:	2301      	movs	r3, #1
 8003136:	9302      	str	r3, [sp, #8]
 8003138:	2301      	movs	r3, #1
 800313a:	9301      	str	r3, [sp, #4]
 800313c:	2302      	movs	r3, #2
 800313e:	9300      	str	r3, [sp, #0]
 8003140:	4b26      	ldr	r3, [pc, #152]	@ (80031dc <main+0x320>)
 8003142:	f7fe f935 	bl	80013b0 <DrawDataInBox>
					FONT4, 2, 1, 1, 0, 0, 1, 1, 1);

					DrawDataInBox(string_temp, "\177C", "", FONT4, 2, 1, 1, 160,
 8003146:	2300      	movs	r3, #0
 8003148:	9307      	str	r3, [sp, #28]
 800314a:	2301      	movs	r3, #1
 800314c:	9306      	str	r3, [sp, #24]
 800314e:	2301      	movs	r3, #1
 8003150:	9305      	str	r3, [sp, #20]
 8003152:	2300      	movs	r3, #0
 8003154:	9304      	str	r3, [sp, #16]
 8003156:	23a0      	movs	r3, #160	@ 0xa0
 8003158:	9303      	str	r3, [sp, #12]
 800315a:	2301      	movs	r3, #1
 800315c:	9302      	str	r3, [sp, #8]
 800315e:	2301      	movs	r3, #1
 8003160:	9301      	str	r3, [sp, #4]
 8003162:	2302      	movs	r3, #2
 8003164:	9300      	str	r3, [sp, #0]
 8003166:	4b1d      	ldr	r3, [pc, #116]	@ (80031dc <main+0x320>)
 8003168:	4a29      	ldr	r2, [pc, #164]	@ (8003210 <main+0x354>)
 800316a:	492a      	ldr	r1, [pc, #168]	@ (8003214 <main+0x358>)
 800316c:	482a      	ldr	r0, [pc, #168]	@ (8003218 <main+0x35c>)
 800316e:	f7fe f91f 	bl	80013b0 <DrawDataInBox>
							0, 1, 1, 0);

					DrawDataInBox(string_humidity, "%", string_hum_lvl, FONT4,
 8003172:	2301      	movs	r3, #1
 8003174:	9307      	str	r3, [sp, #28]
 8003176:	2301      	movs	r3, #1
 8003178:	9306      	str	r3, [sp, #24]
 800317a:	2301      	movs	r3, #1
 800317c:	9305      	str	r3, [sp, #20]
 800317e:	2378      	movs	r3, #120	@ 0x78
 8003180:	9304      	str	r3, [sp, #16]
 8003182:	2300      	movs	r3, #0
 8003184:	9303      	str	r3, [sp, #12]
 8003186:	2301      	movs	r3, #1
 8003188:	9302      	str	r3, [sp, #8]
 800318a:	2301      	movs	r3, #1
 800318c:	9301      	str	r3, [sp, #4]
 800318e:	2302      	movs	r3, #2
 8003190:	9300      	str	r3, [sp, #0]
 8003192:	4b12      	ldr	r3, [pc, #72]	@ (80031dc <main+0x320>)
 8003194:	4a21      	ldr	r2, [pc, #132]	@ (800321c <main+0x360>)
 8003196:	4922      	ldr	r1, [pc, #136]	@ (8003220 <main+0x364>)
 8003198:	4822      	ldr	r0, [pc, #136]	@ (8003224 <main+0x368>)
 800319a:	f7fe f909 	bl	80013b0 <DrawDataInBox>
							2, 1, 1, 0, 120, 1, 1, 1);

					DrawDataInBox(string_pressure, "hPa", "", FONT4, 2, 1, 1,
 800319e:	2300      	movs	r3, #0
 80031a0:	9307      	str	r3, [sp, #28]
 80031a2:	2301      	movs	r3, #1
 80031a4:	9306      	str	r3, [sp, #24]
 80031a6:	2301      	movs	r3, #1
 80031a8:	9305      	str	r3, [sp, #20]
 80031aa:	2378      	movs	r3, #120	@ 0x78
 80031ac:	9304      	str	r3, [sp, #16]
 80031ae:	23a0      	movs	r3, #160	@ 0xa0
 80031b0:	9303      	str	r3, [sp, #12]
 80031b2:	2301      	movs	r3, #1
 80031b4:	9302      	str	r3, [sp, #8]
 80031b6:	2301      	movs	r3, #1
 80031b8:	9301      	str	r3, [sp, #4]
 80031ba:	2302      	movs	r3, #2
 80031bc:	9300      	str	r3, [sp, #0]
 80031be:	4b07      	ldr	r3, [pc, #28]	@ (80031dc <main+0x320>)
 80031c0:	4a13      	ldr	r2, [pc, #76]	@ (8003210 <main+0x354>)
 80031c2:	4919      	ldr	r1, [pc, #100]	@ (8003228 <main+0x36c>)
 80031c4:	4819      	ldr	r0, [pc, #100]	@ (800322c <main+0x370>)
 80031c6:	f7fe f8f3 	bl	80013b0 <DrawDataInBox>
							160, 120, 1, 1, 0);

					break;
 80031ca:	e0c3      	b.n	8003354 <main+0x498>
 80031cc:	200003b8 	.word	0x200003b8
 80031d0:	41b0cccd 	.word	0x41b0cccd
 80031d4:	bf800000 	.word	0xbf800000
 80031d8:	0800ae74 	.word	0x0800ae74
 80031dc:	0800ae80 	.word	0x0800ae80
 80031e0:	0800ad98 	.word	0x0800ad98
 80031e4:	0800ada4 	.word	0x0800ada4
 80031e8:	0800adc0 	.word	0x0800adc0
 80031ec:	0800add4 	.word	0x0800add4
 80031f0:	200002fb 	.word	0x200002fb
 80031f4:	0800ade4 	.word	0x0800ade4
 80031f8:	10624dd3 	.word	0x10624dd3
 80031fc:	88888889 	.word	0x88888889
 8003200:	aaaaaaab 	.word	0xaaaaaaab
 8003204:	20000304 	.word	0x20000304
 8003208:	20000300 	.word	0x20000300
 800320c:	200002fc 	.word	0x200002fc
 8003210:	0800ae0c 	.word	0x0800ae0c
 8003214:	0800ae10 	.word	0x0800ae10
 8003218:	200002f4 	.word	0x200002f4
 800321c:	200002e8 	.word	0x200002e8
 8003220:	0800ae14 	.word	0x0800ae14
 8003224:	200002e0 	.word	0x200002e0
 8003228:	0800ae18 	.word	0x0800ae18
 800322c:	200002d8 	.word	0x200002d8
				case 1:
					DrawDataCentered2(time_string, seconds_string, date_string,
 8003230:	463a      	mov	r2, r7
 8003232:	f107 010c 	add.w	r1, r7, #12
 8003236:	f107 0014 	add.w	r0, r7, #20
 800323a:	2301      	movs	r3, #1
 800323c:	9305      	str	r3, [sp, #20]
 800323e:	2301      	movs	r3, #1
 8003240:	9304      	str	r3, [sp, #16]
 8003242:	2301      	movs	r3, #1
 8003244:	9303      	str	r3, [sp, #12]
 8003246:	2303      	movs	r3, #3
 8003248:	9302      	str	r3, [sp, #8]
 800324a:	2303      	movs	r3, #3
 800324c:	9301      	str	r3, [sp, #4]
 800324e:	2305      	movs	r3, #5
 8003250:	9300      	str	r3, [sp, #0]
 8003252:	4baa      	ldr	r3, [pc, #680]	@ (80034fc <main+0x640>)
 8003254:	f7fd ff21 	bl	800109a <DrawDataCentered2>
					FONT4, 5, 3, 3, 1, 1, 1);
					break;
 8003258:	e07c      	b.n	8003354 <main+0x498>
				case 2:
					DrawDataCentered2(string_temp, "\177C", "",
 800325a:	2300      	movs	r3, #0
 800325c:	9305      	str	r3, [sp, #20]
 800325e:	2301      	movs	r3, #1
 8003260:	9304      	str	r3, [sp, #16]
 8003262:	2301      	movs	r3, #1
 8003264:	9303      	str	r3, [sp, #12]
 8003266:	2300      	movs	r3, #0
 8003268:	9302      	str	r3, [sp, #8]
 800326a:	2303      	movs	r3, #3
 800326c:	9301      	str	r3, [sp, #4]
 800326e:	2305      	movs	r3, #5
 8003270:	9300      	str	r3, [sp, #0]
 8003272:	4ba2      	ldr	r3, [pc, #648]	@ (80034fc <main+0x640>)
 8003274:	4aa2      	ldr	r2, [pc, #648]	@ (8003500 <main+0x644>)
 8003276:	49a3      	ldr	r1, [pc, #652]	@ (8003504 <main+0x648>)
 8003278:	48a3      	ldr	r0, [pc, #652]	@ (8003508 <main+0x64c>)
 800327a:	f7fd ff0e 	bl	800109a <DrawDataCentered2>
					FONT4, 5, 3, 0, 1, 1, 0);
					break;
 800327e:	e069      	b.n	8003354 <main+0x498>

				case 3:
					if (sim_humidity >= 40 && sim_humidity <= 60) {
 8003280:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	@ 0x52
 8003284:	2b27      	cmp	r3, #39	@ 0x27
 8003286:	dd08      	ble.n	800329a <main+0x3de>
 8003288:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	@ 0x52
 800328c:	2b3c      	cmp	r3, #60	@ 0x3c
 800328e:	dc04      	bgt.n	800329a <main+0x3de>
						snprintf(string_hum_lvl, sizeof(string_hum_lvl),
 8003290:	4a9e      	ldr	r2, [pc, #632]	@ (800350c <main+0x650>)
 8003292:	210a      	movs	r1, #10
 8003294:	489e      	ldr	r0, [pc, #632]	@ (8003510 <main+0x654>)
 8003296:	f005 fbfb 	bl	8008a90 <sniprintf>
								"COMFORT");
					}
					if (sim_humidity < 40) {
 800329a:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	@ 0x52
 800329e:	2b27      	cmp	r3, #39	@ 0x27
 80032a0:	dc04      	bgt.n	80032ac <main+0x3f0>
						snprintf(string_hum_lvl, sizeof(string_hum_lvl), "DRY");
 80032a2:	4a9c      	ldr	r2, [pc, #624]	@ (8003514 <main+0x658>)
 80032a4:	210a      	movs	r1, #10
 80032a6:	489a      	ldr	r0, [pc, #616]	@ (8003510 <main+0x654>)
 80032a8:	f005 fbf2 	bl	8008a90 <sniprintf>
					}
					if (sim_humidity > 60) {
 80032ac:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	@ 0x52
 80032b0:	2b3c      	cmp	r3, #60	@ 0x3c
 80032b2:	dd04      	ble.n	80032be <main+0x402>
						snprintf(string_hum_lvl, sizeof(string_hum_lvl),
 80032b4:	4a98      	ldr	r2, [pc, #608]	@ (8003518 <main+0x65c>)
 80032b6:	210a      	movs	r1, #10
 80032b8:	4895      	ldr	r0, [pc, #596]	@ (8003510 <main+0x654>)
 80032ba:	f005 fbe9 	bl	8008a90 <sniprintf>
								"HUMID");
					}
					DrawDataCentered2(string_humidity, "%", string_hum_lvl,
 80032be:	2301      	movs	r3, #1
 80032c0:	9305      	str	r3, [sp, #20]
 80032c2:	2301      	movs	r3, #1
 80032c4:	9304      	str	r3, [sp, #16]
 80032c6:	2301      	movs	r3, #1
 80032c8:	9303      	str	r3, [sp, #12]
 80032ca:	2303      	movs	r3, #3
 80032cc:	9302      	str	r3, [sp, #8]
 80032ce:	2303      	movs	r3, #3
 80032d0:	9301      	str	r3, [sp, #4]
 80032d2:	2305      	movs	r3, #5
 80032d4:	9300      	str	r3, [sp, #0]
 80032d6:	4b89      	ldr	r3, [pc, #548]	@ (80034fc <main+0x640>)
 80032d8:	4a8d      	ldr	r2, [pc, #564]	@ (8003510 <main+0x654>)
 80032da:	4990      	ldr	r1, [pc, #576]	@ (800351c <main+0x660>)
 80032dc:	4890      	ldr	r0, [pc, #576]	@ (8003520 <main+0x664>)
 80032de:	f7fd fedc 	bl	800109a <DrawDataCentered2>
					FONT4, 5, 3, 3, 1, 1, 1);
					break;
 80032e2:	e037      	b.n	8003354 <main+0x498>
					break;
				case 4:
					DrawDataCentered2(string_pressure, "hPa", "",
 80032e4:	2300      	movs	r3, #0
 80032e6:	9305      	str	r3, [sp, #20]
 80032e8:	2301      	movs	r3, #1
 80032ea:	9304      	str	r3, [sp, #16]
 80032ec:	2301      	movs	r3, #1
 80032ee:	9303      	str	r3, [sp, #12]
 80032f0:	2300      	movs	r3, #0
 80032f2:	9302      	str	r3, [sp, #8]
 80032f4:	2303      	movs	r3, #3
 80032f6:	9301      	str	r3, [sp, #4]
 80032f8:	2305      	movs	r3, #5
 80032fa:	9300      	str	r3, [sp, #0]
 80032fc:	4b7f      	ldr	r3, [pc, #508]	@ (80034fc <main+0x640>)
 80032fe:	4a80      	ldr	r2, [pc, #512]	@ (8003500 <main+0x644>)
 8003300:	4988      	ldr	r1, [pc, #544]	@ (8003524 <main+0x668>)
 8003302:	4889      	ldr	r0, [pc, #548]	@ (8003528 <main+0x66c>)
 8003304:	f7fd fec9 	bl	800109a <DrawDataCentered2>
					FONT4, 5, 3, 0, 1, 1, 0);
					break;
 8003308:	e024      	b.n	8003354 <main+0x498>
				case 5:
					if (weather == 1) { //oblacno
 800330a:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 800330e:	2b01      	cmp	r3, #1
 8003310:	d104      	bne.n	800331c <main+0x460>
						DrawCloud(DARKGREY, 3);
 8003312:	2103      	movs	r1, #3
 8003314:	f647 30ef 	movw	r0, #31727	@ 0x7bef
 8003318:	f7fe faf2 	bl	8001900 <DrawCloud>
					}
					if (weather == 2) { //slnecno
 800331c:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8003320:	2b02      	cmp	r3, #2
 8003322:	d104      	bne.n	800332e <main+0x472>
						DrawSun(YELLOW, 3);
 8003324:	2103      	movs	r1, #3
 8003326:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 800332a:	f7fe f995 	bl	8001658 <DrawSun>
					}
					if (weather == 3) { //dazd
 800332e:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8003332:	2b03      	cmp	r3, #3
 8003334:	d104      	bne.n	8003340 <main+0x484>
						DrawRain(DARKGREY, 3);
 8003336:	2103      	movs	r1, #3
 8003338:	f647 30ef 	movw	r0, #31727	@ 0x7bef
 800333c:	f7fe fcba 	bl	8001cb4 <DrawRain>
					}
					if (weather == 4) { //hmla
 8003340:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8003344:	2b04      	cmp	r3, #4
 8003346:	d104      	bne.n	8003352 <main+0x496>
						DrawFog(DARKGREY, 3);
 8003348:	2103      	movs	r1, #3
 800334a:	f647 30ef 	movw	r0, #31727	@ 0x7bef
 800334e:	f7fe fef7 	bl	8002140 <DrawFog>
					}
					break;
 8003352:	bf00      	nop
				}

			}

			//dynamic
			if (screen == 0) {
 8003354:	4b75      	ldr	r3, [pc, #468]	@ (800352c <main+0x670>)
 8003356:	781b      	ldrb	r3, [r3, #0]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d154      	bne.n	8003406 <main+0x54a>
				if (current_s == 0) {
 800335c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800335e:	2b00      	cmp	r3, #0
 8003360:	d125      	bne.n	80033ae <main+0x4f2>

					sprintf(time_string, "%02d:%02d", current_h, current_m);
 8003362:	f107 0014 	add.w	r0, r7, #20
 8003366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003368:	6a3a      	ldr	r2, [r7, #32]
 800336a:	4971      	ldr	r1, [pc, #452]	@ (8003530 <main+0x674>)
 800336c:	f005 fbc6 	bl	8008afc <siprintf>
					sprintf(seconds_string, ":%02d", current_s);
 8003370:	f107 030c 	add.w	r3, r7, #12
 8003374:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003376:	496f      	ldr	r1, [pc, #444]	@ (8003534 <main+0x678>)
 8003378:	4618      	mov	r0, r3
 800337a:	f005 fbbf 	bl	8008afc <siprintf>

					DrawDataInBox(time_string, seconds_string, date_string,
 800337e:	463a      	mov	r2, r7
 8003380:	f107 010c 	add.w	r1, r7, #12
 8003384:	f107 0014 	add.w	r0, r7, #20
 8003388:	2300      	movs	r3, #0
 800338a:	9307      	str	r3, [sp, #28]
 800338c:	2300      	movs	r3, #0
 800338e:	9306      	str	r3, [sp, #24]
 8003390:	2301      	movs	r3, #1
 8003392:	9305      	str	r3, [sp, #20]
 8003394:	2300      	movs	r3, #0
 8003396:	9304      	str	r3, [sp, #16]
 8003398:	2300      	movs	r3, #0
 800339a:	9303      	str	r3, [sp, #12]
 800339c:	2301      	movs	r3, #1
 800339e:	9302      	str	r3, [sp, #8]
 80033a0:	2301      	movs	r3, #1
 80033a2:	9301      	str	r3, [sp, #4]
 80033a4:	2302      	movs	r3, #2
 80033a6:	9300      	str	r3, [sp, #0]
 80033a8:	4b54      	ldr	r3, [pc, #336]	@ (80034fc <main+0x640>)
 80033aa:	f7fe f801 	bl	80013b0 <DrawDataInBox>
					FONT4, 2, 1, 1, 0, 0, 1, 0, 0);
				}
				if (current_s != last_second_val) {
 80033ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80033b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d027      	beq.n	8003406 <main+0x54a>

					sprintf(time_string, "%02d:%02d", current_h, current_m);
 80033b6:	f107 0014 	add.w	r0, r7, #20
 80033ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033bc:	6a3a      	ldr	r2, [r7, #32]
 80033be:	495c      	ldr	r1, [pc, #368]	@ (8003530 <main+0x674>)
 80033c0:	f005 fb9c 	bl	8008afc <siprintf>
					sprintf(seconds_string, ":%02d", current_s);
 80033c4:	f107 030c 	add.w	r3, r7, #12
 80033c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80033ca:	495a      	ldr	r1, [pc, #360]	@ (8003534 <main+0x678>)
 80033cc:	4618      	mov	r0, r3
 80033ce:	f005 fb95 	bl	8008afc <siprintf>

					DrawDataInBox(time_string, seconds_string, date_string,
 80033d2:	463a      	mov	r2, r7
 80033d4:	f107 010c 	add.w	r1, r7, #12
 80033d8:	f107 0014 	add.w	r0, r7, #20
 80033dc:	2300      	movs	r3, #0
 80033de:	9307      	str	r3, [sp, #28]
 80033e0:	2301      	movs	r3, #1
 80033e2:	9306      	str	r3, [sp, #24]
 80033e4:	2300      	movs	r3, #0
 80033e6:	9305      	str	r3, [sp, #20]
 80033e8:	2300      	movs	r3, #0
 80033ea:	9304      	str	r3, [sp, #16]
 80033ec:	2300      	movs	r3, #0
 80033ee:	9303      	str	r3, [sp, #12]
 80033f0:	2301      	movs	r3, #1
 80033f2:	9302      	str	r3, [sp, #8]
 80033f4:	2301      	movs	r3, #1
 80033f6:	9301      	str	r3, [sp, #4]
 80033f8:	2302      	movs	r3, #2
 80033fa:	9300      	str	r3, [sp, #0]
 80033fc:	4b3f      	ldr	r3, [pc, #252]	@ (80034fc <main+0x640>)
 80033fe:	f7fd ffd7 	bl	80013b0 <DrawDataInBox>
					FONT4, 2, 1, 1, 0, 0, 0, 1, 0);

					last_second_val = current_s;
 8003402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003404:	65fb      	str	r3, [r7, #92]	@ 0x5c
				}

			}

			if (screen == 1) {
 8003406:	4b49      	ldr	r3, [pc, #292]	@ (800352c <main+0x670>)
 8003408:	781b      	ldrb	r3, [r3, #0]
 800340a:	2b01      	cmp	r3, #1
 800340c:	d14c      	bne.n	80034a8 <main+0x5ec>
				if (current_s == 0) {
 800340e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003410:	2b00      	cmp	r3, #0
 8003412:	d121      	bne.n	8003458 <main+0x59c>

					sprintf(time_string, "%02d:%02d", current_h, current_m);
 8003414:	f107 0014 	add.w	r0, r7, #20
 8003418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800341a:	6a3a      	ldr	r2, [r7, #32]
 800341c:	4944      	ldr	r1, [pc, #272]	@ (8003530 <main+0x674>)
 800341e:	f005 fb6d 	bl	8008afc <siprintf>
					sprintf(seconds_string, ":%02d", current_s);
 8003422:	f107 030c 	add.w	r3, r7, #12
 8003426:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003428:	4942      	ldr	r1, [pc, #264]	@ (8003534 <main+0x678>)
 800342a:	4618      	mov	r0, r3
 800342c:	f005 fb66 	bl	8008afc <siprintf>

					DrawDataCentered2(time_string, seconds_string, date_string,
 8003430:	463a      	mov	r2, r7
 8003432:	f107 010c 	add.w	r1, r7, #12
 8003436:	f107 0014 	add.w	r0, r7, #20
 800343a:	2300      	movs	r3, #0
 800343c:	9305      	str	r3, [sp, #20]
 800343e:	2300      	movs	r3, #0
 8003440:	9304      	str	r3, [sp, #16]
 8003442:	2301      	movs	r3, #1
 8003444:	9303      	str	r3, [sp, #12]
 8003446:	2303      	movs	r3, #3
 8003448:	9302      	str	r3, [sp, #8]
 800344a:	2303      	movs	r3, #3
 800344c:	9301      	str	r3, [sp, #4]
 800344e:	2305      	movs	r3, #5
 8003450:	9300      	str	r3, [sp, #0]
 8003452:	4b2a      	ldr	r3, [pc, #168]	@ (80034fc <main+0x640>)
 8003454:	f7fd fe21 	bl	800109a <DrawDataCentered2>
					FONT4, 5, 3, 3, 1, 0, 0);
				}
				if (current_s != last_second_val) {
 8003458:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800345a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800345c:	429a      	cmp	r2, r3
 800345e:	d023      	beq.n	80034a8 <main+0x5ec>

					sprintf(time_string, "%02d:%02d", current_h, current_m);
 8003460:	f107 0014 	add.w	r0, r7, #20
 8003464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003466:	6a3a      	ldr	r2, [r7, #32]
 8003468:	4931      	ldr	r1, [pc, #196]	@ (8003530 <main+0x674>)
 800346a:	f005 fb47 	bl	8008afc <siprintf>
					sprintf(seconds_string, ":%02d", current_s);
 800346e:	f107 030c 	add.w	r3, r7, #12
 8003472:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003474:	492f      	ldr	r1, [pc, #188]	@ (8003534 <main+0x678>)
 8003476:	4618      	mov	r0, r3
 8003478:	f005 fb40 	bl	8008afc <siprintf>

					DrawDataCentered2(time_string, seconds_string, date_string,
 800347c:	463a      	mov	r2, r7
 800347e:	f107 010c 	add.w	r1, r7, #12
 8003482:	f107 0014 	add.w	r0, r7, #20
 8003486:	2300      	movs	r3, #0
 8003488:	9305      	str	r3, [sp, #20]
 800348a:	2301      	movs	r3, #1
 800348c:	9304      	str	r3, [sp, #16]
 800348e:	2300      	movs	r3, #0
 8003490:	9303      	str	r3, [sp, #12]
 8003492:	2303      	movs	r3, #3
 8003494:	9302      	str	r3, [sp, #8]
 8003496:	2303      	movs	r3, #3
 8003498:	9301      	str	r3, [sp, #4]
 800349a:	2305      	movs	r3, #5
 800349c:	9300      	str	r3, [sp, #0]
 800349e:	4b17      	ldr	r3, [pc, #92]	@ (80034fc <main+0x640>)
 80034a0:	f7fd fdfb 	bl	800109a <DrawDataCentered2>
					FONT4, 5, 3, 3, 0, 1, 0);

					last_second_val = current_s;
 80034a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
				}

			}

			if (sim_temp != last_temp) {
 80034a8:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80034ac:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80034b0:	eeb4 7a67 	vcmp.f32	s14, s15
 80034b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034b8:	d05c      	beq.n	8003574 <main+0x6b8>

				sprintf(string_temp, "%.1f", sim_temp);
 80034ba:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80034bc:	f7fd f844 	bl	8000548 <__aeabi_f2d>
 80034c0:	4602      	mov	r2, r0
 80034c2:	460b      	mov	r3, r1
 80034c4:	491c      	ldr	r1, [pc, #112]	@ (8003538 <main+0x67c>)
 80034c6:	4810      	ldr	r0, [pc, #64]	@ (8003508 <main+0x64c>)
 80034c8:	f005 fb18 	bl	8008afc <siprintf>

				if (screen == 2) {
 80034cc:	4b17      	ldr	r3, [pc, #92]	@ (800352c <main+0x670>)
 80034ce:	781b      	ldrb	r3, [r3, #0]
 80034d0:	2b02      	cmp	r3, #2
 80034d2:	d133      	bne.n	800353c <main+0x680>
					DrawDataCentered2(string_temp, "\177C", "", FONT4, 5, 3, 0,
 80034d4:	2300      	movs	r3, #0
 80034d6:	9305      	str	r3, [sp, #20]
 80034d8:	2300      	movs	r3, #0
 80034da:	9304      	str	r3, [sp, #16]
 80034dc:	2301      	movs	r3, #1
 80034de:	9303      	str	r3, [sp, #12]
 80034e0:	2300      	movs	r3, #0
 80034e2:	9302      	str	r3, [sp, #8]
 80034e4:	2303      	movs	r3, #3
 80034e6:	9301      	str	r3, [sp, #4]
 80034e8:	2305      	movs	r3, #5
 80034ea:	9300      	str	r3, [sp, #0]
 80034ec:	4b03      	ldr	r3, [pc, #12]	@ (80034fc <main+0x640>)
 80034ee:	4a04      	ldr	r2, [pc, #16]	@ (8003500 <main+0x644>)
 80034f0:	4904      	ldr	r1, [pc, #16]	@ (8003504 <main+0x648>)
 80034f2:	4805      	ldr	r0, [pc, #20]	@ (8003508 <main+0x64c>)
 80034f4:	f7fd fdd1 	bl	800109a <DrawDataCentered2>
 80034f8:	e03a      	b.n	8003570 <main+0x6b4>
 80034fa:	bf00      	nop
 80034fc:	0800ae80 	.word	0x0800ae80
 8003500:	0800ae0c 	.word	0x0800ae0c
 8003504:	0800ae10 	.word	0x0800ae10
 8003508:	200002f4 	.word	0x200002f4
 800350c:	0800ae1c 	.word	0x0800ae1c
 8003510:	200002e8 	.word	0x200002e8
 8003514:	0800ae24 	.word	0x0800ae24
 8003518:	0800ae28 	.word	0x0800ae28
 800351c:	0800ae14 	.word	0x0800ae14
 8003520:	200002e0 	.word	0x200002e0
 8003524:	0800ae18 	.word	0x0800ae18
 8003528:	200002d8 	.word	0x200002d8
 800352c:	200002fc 	.word	0x200002fc
 8003530:	0800ae30 	.word	0x0800ae30
 8003534:	0800ae3c 	.word	0x0800ae3c
 8003538:	0800ae44 	.word	0x0800ae44
							1, 0, 0);
				} else if (screen == 0) {
 800353c:	4b98      	ldr	r3, [pc, #608]	@ (80037a0 <main+0x8e4>)
 800353e:	781b      	ldrb	r3, [r3, #0]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d115      	bne.n	8003570 <main+0x6b4>
					DrawDataInBox(string_temp, "\177C", "",
 8003544:	2300      	movs	r3, #0
 8003546:	9307      	str	r3, [sp, #28]
 8003548:	2300      	movs	r3, #0
 800354a:	9306      	str	r3, [sp, #24]
 800354c:	2301      	movs	r3, #1
 800354e:	9305      	str	r3, [sp, #20]
 8003550:	2300      	movs	r3, #0
 8003552:	9304      	str	r3, [sp, #16]
 8003554:	23a0      	movs	r3, #160	@ 0xa0
 8003556:	9303      	str	r3, [sp, #12]
 8003558:	2301      	movs	r3, #1
 800355a:	9302      	str	r3, [sp, #8]
 800355c:	2301      	movs	r3, #1
 800355e:	9301      	str	r3, [sp, #4]
 8003560:	2302      	movs	r3, #2
 8003562:	9300      	str	r3, [sp, #0]
 8003564:	4b8f      	ldr	r3, [pc, #572]	@ (80037a4 <main+0x8e8>)
 8003566:	4a90      	ldr	r2, [pc, #576]	@ (80037a8 <main+0x8ec>)
 8003568:	4990      	ldr	r1, [pc, #576]	@ (80037ac <main+0x8f0>)
 800356a:	4891      	ldr	r0, [pc, #580]	@ (80037b0 <main+0x8f4>)
 800356c:	f7fd ff20 	bl	80013b0 <DrawDataInBox>
					FONT4, 2, 1, 1, 160, 0, 1, 0, 0);
				}
				last_temp = sim_temp;
 8003570:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003572:	667b      	str	r3, [r7, #100]	@ 0x64
			}

			if (sim_humidity != last_humidity) {
 8003574:	f9b7 2052 	ldrsh.w	r2, [r7, #82]	@ 0x52
 8003578:	f9b7 3062 	ldrsh.w	r3, [r7, #98]	@ 0x62
 800357c:	429a      	cmp	r2, r3
 800357e:	d03b      	beq.n	80035f8 <main+0x73c>

				sprintf(string_humidity, "%d", sim_humidity);
 8003580:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	@ 0x52
 8003584:	461a      	mov	r2, r3
 8003586:	498b      	ldr	r1, [pc, #556]	@ (80037b4 <main+0x8f8>)
 8003588:	488b      	ldr	r0, [pc, #556]	@ (80037b8 <main+0x8fc>)
 800358a:	f005 fab7 	bl	8008afc <siprintf>

				if (screen == 3) {
 800358e:	4b84      	ldr	r3, [pc, #528]	@ (80037a0 <main+0x8e4>)
 8003590:	781b      	ldrb	r3, [r3, #0]
 8003592:	2b03      	cmp	r3, #3
 8003594:	d112      	bne.n	80035bc <main+0x700>
					DrawDataCentered2(string_humidity, "%", string_hum_lvl,
 8003596:	2300      	movs	r3, #0
 8003598:	9305      	str	r3, [sp, #20]
 800359a:	2300      	movs	r3, #0
 800359c:	9304      	str	r3, [sp, #16]
 800359e:	2301      	movs	r3, #1
 80035a0:	9303      	str	r3, [sp, #12]
 80035a2:	2303      	movs	r3, #3
 80035a4:	9302      	str	r3, [sp, #8]
 80035a6:	2303      	movs	r3, #3
 80035a8:	9301      	str	r3, [sp, #4]
 80035aa:	2305      	movs	r3, #5
 80035ac:	9300      	str	r3, [sp, #0]
 80035ae:	4b7d      	ldr	r3, [pc, #500]	@ (80037a4 <main+0x8e8>)
 80035b0:	4a82      	ldr	r2, [pc, #520]	@ (80037bc <main+0x900>)
 80035b2:	4983      	ldr	r1, [pc, #524]	@ (80037c0 <main+0x904>)
 80035b4:	4880      	ldr	r0, [pc, #512]	@ (80037b8 <main+0x8fc>)
 80035b6:	f7fd fd70 	bl	800109a <DrawDataCentered2>
 80035ba:	e019      	b.n	80035f0 <main+0x734>
					FONT4, 5, 3, 3, 1, 0, 0);
				} else if (screen == 0) {
 80035bc:	4b78      	ldr	r3, [pc, #480]	@ (80037a0 <main+0x8e4>)
 80035be:	781b      	ldrb	r3, [r3, #0]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d115      	bne.n	80035f0 <main+0x734>
					DrawDataInBox(string_humidity, "%", string_hum_lvl,
 80035c4:	2300      	movs	r3, #0
 80035c6:	9307      	str	r3, [sp, #28]
 80035c8:	2300      	movs	r3, #0
 80035ca:	9306      	str	r3, [sp, #24]
 80035cc:	2301      	movs	r3, #1
 80035ce:	9305      	str	r3, [sp, #20]
 80035d0:	2378      	movs	r3, #120	@ 0x78
 80035d2:	9304      	str	r3, [sp, #16]
 80035d4:	2300      	movs	r3, #0
 80035d6:	9303      	str	r3, [sp, #12]
 80035d8:	2301      	movs	r3, #1
 80035da:	9302      	str	r3, [sp, #8]
 80035dc:	2301      	movs	r3, #1
 80035de:	9301      	str	r3, [sp, #4]
 80035e0:	2302      	movs	r3, #2
 80035e2:	9300      	str	r3, [sp, #0]
 80035e4:	4b6f      	ldr	r3, [pc, #444]	@ (80037a4 <main+0x8e8>)
 80035e6:	4a75      	ldr	r2, [pc, #468]	@ (80037bc <main+0x900>)
 80035e8:	4975      	ldr	r1, [pc, #468]	@ (80037c0 <main+0x904>)
 80035ea:	4873      	ldr	r0, [pc, #460]	@ (80037b8 <main+0x8fc>)
 80035ec:	f7fd fee0 	bl	80013b0 <DrawDataInBox>
					FONT4, 2, 1, 1, 0, 120, 1, 0, 0);
				}
				last_humidity = sim_humidity;
 80035f0:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80035f4:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
			}

			if (sim_pressure != last_pressure) {
 80035f8:	f9b7 2050 	ldrsh.w	r2, [r7, #80]	@ 0x50
 80035fc:	f9b7 3060 	ldrsh.w	r3, [r7, #96]	@ 0x60
 8003600:	429a      	cmp	r2, r3
 8003602:	f43f acf3 	beq.w	8002fec <main+0x130>

				sprintf(string_pressure, "%d", sim_pressure);
 8003606:	f9b7 3050 	ldrsh.w	r3, [r7, #80]	@ 0x50
 800360a:	461a      	mov	r2, r3
 800360c:	4969      	ldr	r1, [pc, #420]	@ (80037b4 <main+0x8f8>)
 800360e:	486d      	ldr	r0, [pc, #436]	@ (80037c4 <main+0x908>)
 8003610:	f005 fa74 	bl	8008afc <siprintf>

				if (screen == 4) {
 8003614:	4b62      	ldr	r3, [pc, #392]	@ (80037a0 <main+0x8e4>)
 8003616:	781b      	ldrb	r3, [r3, #0]
 8003618:	2b04      	cmp	r3, #4
 800361a:	d112      	bne.n	8003642 <main+0x786>
					DrawDataCentered2(string_pressure, "hPa", "", FONT4, 5, 3,
 800361c:	2300      	movs	r3, #0
 800361e:	9305      	str	r3, [sp, #20]
 8003620:	2300      	movs	r3, #0
 8003622:	9304      	str	r3, [sp, #16]
 8003624:	2301      	movs	r3, #1
 8003626:	9303      	str	r3, [sp, #12]
 8003628:	2300      	movs	r3, #0
 800362a:	9302      	str	r3, [sp, #8]
 800362c:	2303      	movs	r3, #3
 800362e:	9301      	str	r3, [sp, #4]
 8003630:	2305      	movs	r3, #5
 8003632:	9300      	str	r3, [sp, #0]
 8003634:	4b5b      	ldr	r3, [pc, #364]	@ (80037a4 <main+0x8e8>)
 8003636:	4a5c      	ldr	r2, [pc, #368]	@ (80037a8 <main+0x8ec>)
 8003638:	4963      	ldr	r1, [pc, #396]	@ (80037c8 <main+0x90c>)
 800363a:	4862      	ldr	r0, [pc, #392]	@ (80037c4 <main+0x908>)
 800363c:	f7fd fd2d 	bl	800109a <DrawDataCentered2>
 8003640:	e019      	b.n	8003676 <main+0x7ba>
							0, 1, 0, 0);
				} else if (screen == 0) {
 8003642:	4b57      	ldr	r3, [pc, #348]	@ (80037a0 <main+0x8e4>)
 8003644:	781b      	ldrb	r3, [r3, #0]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d115      	bne.n	8003676 <main+0x7ba>
					DrawDataInBox(string_pressure, "hPa", "",
 800364a:	2300      	movs	r3, #0
 800364c:	9307      	str	r3, [sp, #28]
 800364e:	2300      	movs	r3, #0
 8003650:	9306      	str	r3, [sp, #24]
 8003652:	2301      	movs	r3, #1
 8003654:	9305      	str	r3, [sp, #20]
 8003656:	2378      	movs	r3, #120	@ 0x78
 8003658:	9304      	str	r3, [sp, #16]
 800365a:	23a0      	movs	r3, #160	@ 0xa0
 800365c:	9303      	str	r3, [sp, #12]
 800365e:	2301      	movs	r3, #1
 8003660:	9302      	str	r3, [sp, #8]
 8003662:	2301      	movs	r3, #1
 8003664:	9301      	str	r3, [sp, #4]
 8003666:	2302      	movs	r3, #2
 8003668:	9300      	str	r3, [sp, #0]
 800366a:	4b4e      	ldr	r3, [pc, #312]	@ (80037a4 <main+0x8e8>)
 800366c:	4a4e      	ldr	r2, [pc, #312]	@ (80037a8 <main+0x8ec>)
 800366e:	4956      	ldr	r1, [pc, #344]	@ (80037c8 <main+0x90c>)
 8003670:	4854      	ldr	r0, [pc, #336]	@ (80037c4 <main+0x908>)
 8003672:	f7fd fe9d 	bl	80013b0 <DrawDataInBox>
					FONT4, 2, 1, 1, 160, 120, 1, 0, 0);
				}
				last_pressure = sim_pressure;
 8003676:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800367a:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
		while (1) {
 800367e:	e4b5      	b.n	8002fec <main+0x130>
}




if (mode == 1) {
 8003680:	4b52      	ldr	r3, [pc, #328]	@ (80037cc <main+0x910>)
 8003682:	f993 3000 	ldrsb.w	r3, [r3]
 8003686:	2b01      	cmp	r3, #1
 8003688:	f040 8354 	bne.w	8003d34 <main+0xe78>
	DrawDataCentered_WithOffset("*Press the button to switch screens",
			FONT4, 1, 240 - FONT4[2] - 1, RED);
 800368c:	4b45      	ldr	r3, [pc, #276]	@ (80037a4 <main+0x8e8>)
 800368e:	789a      	ldrb	r2, [r3, #2]
	DrawDataCentered_WithOffset("*Press the button to switch screens",
 8003690:	f06f 0310 	mvn.w	r3, #16
 8003694:	1a9b      	subs	r3, r3, r2
 8003696:	b2db      	uxtb	r3, r3
 8003698:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800369c:	9200      	str	r2, [sp, #0]
 800369e:	2201      	movs	r2, #1
 80036a0:	4940      	ldr	r1, [pc, #256]	@ (80037a4 <main+0x8e8>)
 80036a2:	484b      	ldr	r0, [pc, #300]	@ (80037d0 <main+0x914>)
 80036a4:	f7fd fca8 	bl	8000ff8 <DrawDataCentered_WithOffset>
	uint32_t first = 0;
 80036a8:	2300      	movs	r3, #0
 80036aa:	65bb      	str	r3, [r7, #88]	@ 0x58
	while (1) {
		uint32_t total_s = HAL_GetTick() / 1000;
 80036ac:	f000 ffee 	bl	800468c <HAL_GetTick>
 80036b0:	4603      	mov	r3, r0
 80036b2:	4a48      	ldr	r2, [pc, #288]	@ (80037d4 <main+0x918>)
 80036b4:	fba2 2303 	umull	r2, r3, r2, r3
 80036b8:	099b      	lsrs	r3, r3, #6
 80036ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
		int current_s = (base_seconds + total_s) % 60;
 80036bc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80036be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036c0:	18d1      	adds	r1, r2, r3
 80036c2:	4b45      	ldr	r3, [pc, #276]	@ (80037d8 <main+0x91c>)
 80036c4:	fba3 2301 	umull	r2, r3, r3, r1
 80036c8:	095a      	lsrs	r2, r3, #5
 80036ca:	4613      	mov	r3, r2
 80036cc:	011b      	lsls	r3, r3, #4
 80036ce:	1a9b      	subs	r3, r3, r2
 80036d0:	009b      	lsls	r3, r3, #2
 80036d2:	1aca      	subs	r2, r1, r3
 80036d4:	63ba      	str	r2, [r7, #56]	@ 0x38
		int current_m = (base_minutes + (base_seconds + total_s) / 60) % 60;
 80036d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80036d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036da:	4413      	add	r3, r2
 80036dc:	4a3e      	ldr	r2, [pc, #248]	@ (80037d8 <main+0x91c>)
 80036de:	fba2 2303 	umull	r2, r3, r2, r3
 80036e2:	095a      	lsrs	r2, r3, #5
 80036e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80036e6:	18d1      	adds	r1, r2, r3
 80036e8:	4b3b      	ldr	r3, [pc, #236]	@ (80037d8 <main+0x91c>)
 80036ea:	fba3 2301 	umull	r2, r3, r3, r1
 80036ee:	095a      	lsrs	r2, r3, #5
 80036f0:	4613      	mov	r3, r2
 80036f2:	011b      	lsls	r3, r3, #4
 80036f4:	1a9b      	subs	r3, r3, r2
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	1aca      	subs	r2, r1, r3
 80036fa:	637a      	str	r2, [r7, #52]	@ 0x34
		int current_h = (base_hours
				+ (base_minutes + (base_seconds + total_s) / 60) / 60) % 24;
 80036fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80036fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003700:	4413      	add	r3, r2
 8003702:	4a35      	ldr	r2, [pc, #212]	@ (80037d8 <main+0x91c>)
 8003704:	fba2 2303 	umull	r2, r3, r2, r3
 8003708:	095a      	lsrs	r2, r3, #5
 800370a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800370c:	4413      	add	r3, r2
 800370e:	4a32      	ldr	r2, [pc, #200]	@ (80037d8 <main+0x91c>)
 8003710:	fba2 2303 	umull	r2, r3, r2, r3
 8003714:	095a      	lsrs	r2, r3, #5
 8003716:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003718:	18d1      	adds	r1, r2, r3
 800371a:	4b30      	ldr	r3, [pc, #192]	@ (80037dc <main+0x920>)
 800371c:	fba3 2301 	umull	r2, r3, r3, r1
 8003720:	091a      	lsrs	r2, r3, #4
 8003722:	4613      	mov	r3, r2
 8003724:	005b      	lsls	r3, r3, #1
 8003726:	4413      	add	r3, r2
 8003728:	00db      	lsls	r3, r3, #3
 800372a:	1aca      	subs	r2, r1, r3
		int current_h = (base_hours
 800372c:	633a      	str	r2, [r7, #48]	@ 0x30
		if (btn_pressed) {
 800372e:	4b2c      	ldr	r3, [pc, #176]	@ (80037e0 <main+0x924>)
 8003730:	781b      	ldrb	r3, [r3, #0]
 8003732:	b2db      	uxtb	r3, r3
 8003734:	2b00      	cmp	r3, #0
 8003736:	f000 816c 	beq.w	8003a12 <main+0xb56>
			screen++;
 800373a:	4b19      	ldr	r3, [pc, #100]	@ (80037a0 <main+0x8e4>)
 800373c:	781b      	ldrb	r3, [r3, #0]
 800373e:	3301      	adds	r3, #1
 8003740:	b2da      	uxtb	r2, r3
 8003742:	4b17      	ldr	r3, [pc, #92]	@ (80037a0 <main+0x8e4>)
 8003744:	701a      	strb	r2, [r3, #0]
			if (screen > 5)
 8003746:	4b16      	ldr	r3, [pc, #88]	@ (80037a0 <main+0x8e4>)
 8003748:	781b      	ldrb	r3, [r3, #0]
 800374a:	2b05      	cmp	r3, #5
 800374c:	d902      	bls.n	8003754 <main+0x898>
			screen = 0;
 800374e:	4b14      	ldr	r3, [pc, #80]	@ (80037a0 <main+0x8e4>)
 8003750:	2200      	movs	r2, #0
 8003752:	701a      	strb	r2, [r3, #0]

			ILI9341_FillScreen(BGCOLOR);
 8003754:	2000      	movs	r0, #0
 8003756:	f7ff f8b1 	bl	80028bc <ILI9341_FillScreen>
			last_temp = -1.0f;
 800375a:	4b22      	ldr	r3, [pc, #136]	@ (80037e4 <main+0x928>)
 800375c:	667b      	str	r3, [r7, #100]	@ 0x64
			last_humidity = -1;
 800375e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003762:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
			last_pressure = -1;
 8003766:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800376a:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60

			first = 1;
 800376e:	2301      	movs	r3, #1
 8003770:	65bb      	str	r3, [r7, #88]	@ 0x58
			btn_pressed = 0;
 8003772:	4b1b      	ldr	r3, [pc, #108]	@ (80037e0 <main+0x924>)
 8003774:	2200      	movs	r2, #0
 8003776:	701a      	strb	r2, [r3, #0]
			switch (screen) {
 8003778:	4b09      	ldr	r3, [pc, #36]	@ (80037a0 <main+0x8e4>)
 800377a:	781b      	ldrb	r3, [r3, #0]
 800377c:	2b05      	cmp	r3, #5
 800377e:	f200 8148 	bhi.w	8003a12 <main+0xb56>
 8003782:	a201      	add	r2, pc, #4	@ (adr r2, 8003788 <main+0x8cc>)
 8003784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003788:	080037e9 	.word	0x080037e9
 800378c:	080038bd 	.word	0x080038bd
 8003790:	080038e7 	.word	0x080038e7
 8003794:	0800390d 	.word	0x0800390d
 8003798:	08003971 	.word	0x08003971
 800379c:	080039c9 	.word	0x080039c9
 80037a0:	200002fc 	.word	0x200002fc
 80037a4:	0800ae80 	.word	0x0800ae80
 80037a8:	0800ae0c 	.word	0x0800ae0c
 80037ac:	0800ae10 	.word	0x0800ae10
 80037b0:	200002f4 	.word	0x200002f4
 80037b4:	0800ae4c 	.word	0x0800ae4c
 80037b8:	200002e0 	.word	0x200002e0
 80037bc:	200002e8 	.word	0x200002e8
 80037c0:	0800ae14 	.word	0x0800ae14
 80037c4:	200002d8 	.word	0x200002d8
 80037c8:	0800ae18 	.word	0x0800ae18
 80037cc:	200002fb 	.word	0x200002fb
 80037d0:	0800ae50 	.word	0x0800ae50
 80037d4:	10624dd3 	.word	0x10624dd3
 80037d8:	88888889 	.word	0x88888889
 80037dc:	aaaaaaab 	.word	0xaaaaaaab
 80037e0:	20000304 	.word	0x20000304
 80037e4:	bf800000 	.word	0xbf800000
				case 0:
				ILI9341_DrawHLine(0, 120, 320, FCOLOR);
 80037e8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80037ec:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80037f0:	2178      	movs	r1, #120	@ 0x78
 80037f2:	2000      	movs	r0, #0
 80037f4:	f7ff f94a 	bl	8002a8c <ILI9341_DrawHLine>
				ILI9341_DrawVLine(160, 0, 240, FCOLOR);
 80037f8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80037fc:	22f0      	movs	r2, #240	@ 0xf0
 80037fe:	2100      	movs	r1, #0
 8003800:	20a0      	movs	r0, #160	@ 0xa0
 8003802:	f7ff f987 	bl	8002b14 <ILI9341_DrawVLine>
				DrawDataInBox(time_string, seconds_string, date_string,
 8003806:	463a      	mov	r2, r7
 8003808:	f107 010c 	add.w	r1, r7, #12
 800380c:	f107 0014 	add.w	r0, r7, #20
 8003810:	2301      	movs	r3, #1
 8003812:	9307      	str	r3, [sp, #28]
 8003814:	2301      	movs	r3, #1
 8003816:	9306      	str	r3, [sp, #24]
 8003818:	2301      	movs	r3, #1
 800381a:	9305      	str	r3, [sp, #20]
 800381c:	2300      	movs	r3, #0
 800381e:	9304      	str	r3, [sp, #16]
 8003820:	2300      	movs	r3, #0
 8003822:	9303      	str	r3, [sp, #12]
 8003824:	2301      	movs	r3, #1
 8003826:	9302      	str	r3, [sp, #8]
 8003828:	2301      	movs	r3, #1
 800382a:	9301      	str	r3, [sp, #4]
 800382c:	2302      	movs	r3, #2
 800382e:	9300      	str	r3, [sp, #0]
 8003830:	4b59      	ldr	r3, [pc, #356]	@ (8003998 <main+0xadc>)
 8003832:	f7fd fdbd 	bl	80013b0 <DrawDataInBox>
						FONT4, 2, 1, 1, 0, 0, 1, 1, 1);

				DrawDataInBox(string_temp, "\177C", "", FONT4, 2, 1, 1, 160,
 8003836:	2300      	movs	r3, #0
 8003838:	9307      	str	r3, [sp, #28]
 800383a:	2301      	movs	r3, #1
 800383c:	9306      	str	r3, [sp, #24]
 800383e:	2301      	movs	r3, #1
 8003840:	9305      	str	r3, [sp, #20]
 8003842:	2300      	movs	r3, #0
 8003844:	9304      	str	r3, [sp, #16]
 8003846:	23a0      	movs	r3, #160	@ 0xa0
 8003848:	9303      	str	r3, [sp, #12]
 800384a:	2301      	movs	r3, #1
 800384c:	9302      	str	r3, [sp, #8]
 800384e:	2301      	movs	r3, #1
 8003850:	9301      	str	r3, [sp, #4]
 8003852:	2302      	movs	r3, #2
 8003854:	9300      	str	r3, [sp, #0]
 8003856:	4b50      	ldr	r3, [pc, #320]	@ (8003998 <main+0xadc>)
 8003858:	4a50      	ldr	r2, [pc, #320]	@ (800399c <main+0xae0>)
 800385a:	4951      	ldr	r1, [pc, #324]	@ (80039a0 <main+0xae4>)
 800385c:	4851      	ldr	r0, [pc, #324]	@ (80039a4 <main+0xae8>)
 800385e:	f7fd fda7 	bl	80013b0 <DrawDataInBox>
						0, 1, 1, 0);

				DrawDataInBox(string_humidity, "%", string_hum_lvl, FONT4,
 8003862:	2301      	movs	r3, #1
 8003864:	9307      	str	r3, [sp, #28]
 8003866:	2301      	movs	r3, #1
 8003868:	9306      	str	r3, [sp, #24]
 800386a:	2301      	movs	r3, #1
 800386c:	9305      	str	r3, [sp, #20]
 800386e:	2378      	movs	r3, #120	@ 0x78
 8003870:	9304      	str	r3, [sp, #16]
 8003872:	2300      	movs	r3, #0
 8003874:	9303      	str	r3, [sp, #12]
 8003876:	2301      	movs	r3, #1
 8003878:	9302      	str	r3, [sp, #8]
 800387a:	2301      	movs	r3, #1
 800387c:	9301      	str	r3, [sp, #4]
 800387e:	2302      	movs	r3, #2
 8003880:	9300      	str	r3, [sp, #0]
 8003882:	4b45      	ldr	r3, [pc, #276]	@ (8003998 <main+0xadc>)
 8003884:	4a48      	ldr	r2, [pc, #288]	@ (80039a8 <main+0xaec>)
 8003886:	4949      	ldr	r1, [pc, #292]	@ (80039ac <main+0xaf0>)
 8003888:	4849      	ldr	r0, [pc, #292]	@ (80039b0 <main+0xaf4>)
 800388a:	f7fd fd91 	bl	80013b0 <DrawDataInBox>
						2, 1, 1, 0, 120, 1, 1, 1);

				DrawDataInBox(string_pressure, "hPa", "", FONT4, 2, 1, 1,
 800388e:	2300      	movs	r3, #0
 8003890:	9307      	str	r3, [sp, #28]
 8003892:	2301      	movs	r3, #1
 8003894:	9306      	str	r3, [sp, #24]
 8003896:	2301      	movs	r3, #1
 8003898:	9305      	str	r3, [sp, #20]
 800389a:	2378      	movs	r3, #120	@ 0x78
 800389c:	9304      	str	r3, [sp, #16]
 800389e:	23a0      	movs	r3, #160	@ 0xa0
 80038a0:	9303      	str	r3, [sp, #12]
 80038a2:	2301      	movs	r3, #1
 80038a4:	9302      	str	r3, [sp, #8]
 80038a6:	2301      	movs	r3, #1
 80038a8:	9301      	str	r3, [sp, #4]
 80038aa:	2302      	movs	r3, #2
 80038ac:	9300      	str	r3, [sp, #0]
 80038ae:	4b3a      	ldr	r3, [pc, #232]	@ (8003998 <main+0xadc>)
 80038b0:	4a3a      	ldr	r2, [pc, #232]	@ (800399c <main+0xae0>)
 80038b2:	4940      	ldr	r1, [pc, #256]	@ (80039b4 <main+0xaf8>)
 80038b4:	4840      	ldr	r0, [pc, #256]	@ (80039b8 <main+0xafc>)
 80038b6:	f7fd fd7b 	bl	80013b0 <DrawDataInBox>
						160, 120, 1, 1, 0);

				break;
 80038ba:	e0aa      	b.n	8003a12 <main+0xb56>
				case 1:
				DrawDataCentered2(time_string, seconds_string, date_string,
 80038bc:	463a      	mov	r2, r7
 80038be:	f107 010c 	add.w	r1, r7, #12
 80038c2:	f107 0014 	add.w	r0, r7, #20
 80038c6:	2301      	movs	r3, #1
 80038c8:	9305      	str	r3, [sp, #20]
 80038ca:	2301      	movs	r3, #1
 80038cc:	9304      	str	r3, [sp, #16]
 80038ce:	2301      	movs	r3, #1
 80038d0:	9303      	str	r3, [sp, #12]
 80038d2:	2303      	movs	r3, #3
 80038d4:	9302      	str	r3, [sp, #8]
 80038d6:	2303      	movs	r3, #3
 80038d8:	9301      	str	r3, [sp, #4]
 80038da:	2305      	movs	r3, #5
 80038dc:	9300      	str	r3, [sp, #0]
 80038de:	4b2e      	ldr	r3, [pc, #184]	@ (8003998 <main+0xadc>)
 80038e0:	f7fd fbdb 	bl	800109a <DrawDataCentered2>
						FONT4, 5, 3, 3, 1, 1, 1);
				break;
 80038e4:	e095      	b.n	8003a12 <main+0xb56>
				case 2:
				DrawDataCentered2(string_temp, "\177C", "",
 80038e6:	2300      	movs	r3, #0
 80038e8:	9305      	str	r3, [sp, #20]
 80038ea:	2301      	movs	r3, #1
 80038ec:	9304      	str	r3, [sp, #16]
 80038ee:	2301      	movs	r3, #1
 80038f0:	9303      	str	r3, [sp, #12]
 80038f2:	2300      	movs	r3, #0
 80038f4:	9302      	str	r3, [sp, #8]
 80038f6:	2303      	movs	r3, #3
 80038f8:	9301      	str	r3, [sp, #4]
 80038fa:	2305      	movs	r3, #5
 80038fc:	9300      	str	r3, [sp, #0]
 80038fe:	4b26      	ldr	r3, [pc, #152]	@ (8003998 <main+0xadc>)
 8003900:	4a26      	ldr	r2, [pc, #152]	@ (800399c <main+0xae0>)
 8003902:	4927      	ldr	r1, [pc, #156]	@ (80039a0 <main+0xae4>)
 8003904:	4827      	ldr	r0, [pc, #156]	@ (80039a4 <main+0xae8>)
 8003906:	f7fd fbc8 	bl	800109a <DrawDataCentered2>
						FONT4, 5, 3, 0, 1, 1, 0);
				break;
 800390a:	e082      	b.n	8003a12 <main+0xb56>

				case 3:
				if (sim_humidity >= 40 && sim_humidity <= 60) {
 800390c:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	@ 0x52
 8003910:	2b27      	cmp	r3, #39	@ 0x27
 8003912:	dd08      	ble.n	8003926 <main+0xa6a>
 8003914:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	@ 0x52
 8003918:	2b3c      	cmp	r3, #60	@ 0x3c
 800391a:	dc04      	bgt.n	8003926 <main+0xa6a>
					snprintf(string_hum_lvl, sizeof(string_hum_lvl),
 800391c:	4a27      	ldr	r2, [pc, #156]	@ (80039bc <main+0xb00>)
 800391e:	210a      	movs	r1, #10
 8003920:	4821      	ldr	r0, [pc, #132]	@ (80039a8 <main+0xaec>)
 8003922:	f005 f8b5 	bl	8008a90 <sniprintf>
							"COMFORT");
				}
				if (sim_humidity < 40) {
 8003926:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	@ 0x52
 800392a:	2b27      	cmp	r3, #39	@ 0x27
 800392c:	dc04      	bgt.n	8003938 <main+0xa7c>
					snprintf(string_hum_lvl, sizeof(string_hum_lvl), "DRY");
 800392e:	4a24      	ldr	r2, [pc, #144]	@ (80039c0 <main+0xb04>)
 8003930:	210a      	movs	r1, #10
 8003932:	481d      	ldr	r0, [pc, #116]	@ (80039a8 <main+0xaec>)
 8003934:	f005 f8ac 	bl	8008a90 <sniprintf>
				}
				if (sim_humidity > 60) {
 8003938:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	@ 0x52
 800393c:	2b3c      	cmp	r3, #60	@ 0x3c
 800393e:	dd04      	ble.n	800394a <main+0xa8e>
					snprintf(string_hum_lvl, sizeof(string_hum_lvl),
 8003940:	4a20      	ldr	r2, [pc, #128]	@ (80039c4 <main+0xb08>)
 8003942:	210a      	movs	r1, #10
 8003944:	4818      	ldr	r0, [pc, #96]	@ (80039a8 <main+0xaec>)
 8003946:	f005 f8a3 	bl	8008a90 <sniprintf>
							"HUMID");
				}
				DrawDataCentered2(string_humidity, "%", string_hum_lvl,
 800394a:	2301      	movs	r3, #1
 800394c:	9305      	str	r3, [sp, #20]
 800394e:	2301      	movs	r3, #1
 8003950:	9304      	str	r3, [sp, #16]
 8003952:	2301      	movs	r3, #1
 8003954:	9303      	str	r3, [sp, #12]
 8003956:	2303      	movs	r3, #3
 8003958:	9302      	str	r3, [sp, #8]
 800395a:	2303      	movs	r3, #3
 800395c:	9301      	str	r3, [sp, #4]
 800395e:	2305      	movs	r3, #5
 8003960:	9300      	str	r3, [sp, #0]
 8003962:	4b0d      	ldr	r3, [pc, #52]	@ (8003998 <main+0xadc>)
 8003964:	4a10      	ldr	r2, [pc, #64]	@ (80039a8 <main+0xaec>)
 8003966:	4911      	ldr	r1, [pc, #68]	@ (80039ac <main+0xaf0>)
 8003968:	4811      	ldr	r0, [pc, #68]	@ (80039b0 <main+0xaf4>)
 800396a:	f7fd fb96 	bl	800109a <DrawDataCentered2>
						FONT4, 5, 3, 3, 1, 1, 1);
				break;
 800396e:	e050      	b.n	8003a12 <main+0xb56>
				break;
				case 4:
				DrawDataCentered2(string_pressure, "hPa", "",
 8003970:	2300      	movs	r3, #0
 8003972:	9305      	str	r3, [sp, #20]
 8003974:	2301      	movs	r3, #1
 8003976:	9304      	str	r3, [sp, #16]
 8003978:	2301      	movs	r3, #1
 800397a:	9303      	str	r3, [sp, #12]
 800397c:	2300      	movs	r3, #0
 800397e:	9302      	str	r3, [sp, #8]
 8003980:	2303      	movs	r3, #3
 8003982:	9301      	str	r3, [sp, #4]
 8003984:	2305      	movs	r3, #5
 8003986:	9300      	str	r3, [sp, #0]
 8003988:	4b03      	ldr	r3, [pc, #12]	@ (8003998 <main+0xadc>)
 800398a:	4a04      	ldr	r2, [pc, #16]	@ (800399c <main+0xae0>)
 800398c:	4909      	ldr	r1, [pc, #36]	@ (80039b4 <main+0xaf8>)
 800398e:	480a      	ldr	r0, [pc, #40]	@ (80039b8 <main+0xafc>)
 8003990:	f7fd fb83 	bl	800109a <DrawDataCentered2>
						FONT4, 5, 3, 0, 1, 1, 0);
				break;
 8003994:	e03d      	b.n	8003a12 <main+0xb56>
 8003996:	bf00      	nop
 8003998:	0800ae80 	.word	0x0800ae80
 800399c:	0800ae0c 	.word	0x0800ae0c
 80039a0:	0800ae10 	.word	0x0800ae10
 80039a4:	200002f4 	.word	0x200002f4
 80039a8:	200002e8 	.word	0x200002e8
 80039ac:	0800ae14 	.word	0x0800ae14
 80039b0:	200002e0 	.word	0x200002e0
 80039b4:	0800ae18 	.word	0x0800ae18
 80039b8:	200002d8 	.word	0x200002d8
 80039bc:	0800ae1c 	.word	0x0800ae1c
 80039c0:	0800ae24 	.word	0x0800ae24
 80039c4:	0800ae28 	.word	0x0800ae28
				case 5:
				if (weather == 1) { //oblacno
 80039c8:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 80039cc:	2b01      	cmp	r3, #1
 80039ce:	d104      	bne.n	80039da <main+0xb1e>
					DrawCloud(DARKGREY, 3);
 80039d0:	2103      	movs	r1, #3
 80039d2:	f647 30ef 	movw	r0, #31727	@ 0x7bef
 80039d6:	f7fd ff93 	bl	8001900 <DrawCloud>
				}
				if (weather == 2) { //slnecno
 80039da:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 80039de:	2b02      	cmp	r3, #2
 80039e0:	d104      	bne.n	80039ec <main+0xb30>
					DrawSun(YELLOW, 3);
 80039e2:	2103      	movs	r1, #3
 80039e4:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 80039e8:	f7fd fe36 	bl	8001658 <DrawSun>
				}
				if (weather == 3) { //dazd
 80039ec:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 80039f0:	2b03      	cmp	r3, #3
 80039f2:	d104      	bne.n	80039fe <main+0xb42>
					DrawRain(DARKGREY, 3);
 80039f4:	2103      	movs	r1, #3
 80039f6:	f647 30ef 	movw	r0, #31727	@ 0x7bef
 80039fa:	f7fe f95b 	bl	8001cb4 <DrawRain>
				}
				if (weather == 4) { //hmla
 80039fe:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8003a02:	2b04      	cmp	r3, #4
 8003a04:	d104      	bne.n	8003a10 <main+0xb54>
					DrawFog(DARKGREY, 3);
 8003a06:	2103      	movs	r1, #3
 8003a08:	f647 30ef 	movw	r0, #31727	@ 0x7bef
 8003a0c:	f7fe fb98 	bl	8002140 <DrawFog>
				}
				break;
 8003a10:	bf00      	nop
			}

		}

		if (first == 1) {
 8003a12:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	f47f ae49 	bne.w	80036ac <main+0x7f0>
			//dynamic
			if (screen == 0) {
 8003a1a:	4b89      	ldr	r3, [pc, #548]	@ (8003c40 <main+0xd84>)
 8003a1c:	781b      	ldrb	r3, [r3, #0]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d154      	bne.n	8003acc <main+0xc10>
				if (current_s == 0) {
 8003a22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d125      	bne.n	8003a74 <main+0xbb8>

					sprintf(time_string, "%02d:%02d", current_h, current_m);
 8003a28:	f107 0014 	add.w	r0, r7, #20
 8003a2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a30:	4984      	ldr	r1, [pc, #528]	@ (8003c44 <main+0xd88>)
 8003a32:	f005 f863 	bl	8008afc <siprintf>
					sprintf(seconds_string, ":%02d", current_s);
 8003a36:	f107 030c 	add.w	r3, r7, #12
 8003a3a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003a3c:	4982      	ldr	r1, [pc, #520]	@ (8003c48 <main+0xd8c>)
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f005 f85c 	bl	8008afc <siprintf>

					DrawDataInBox(time_string, seconds_string, date_string,
 8003a44:	463a      	mov	r2, r7
 8003a46:	f107 010c 	add.w	r1, r7, #12
 8003a4a:	f107 0014 	add.w	r0, r7, #20
 8003a4e:	2300      	movs	r3, #0
 8003a50:	9307      	str	r3, [sp, #28]
 8003a52:	2300      	movs	r3, #0
 8003a54:	9306      	str	r3, [sp, #24]
 8003a56:	2301      	movs	r3, #1
 8003a58:	9305      	str	r3, [sp, #20]
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	9304      	str	r3, [sp, #16]
 8003a5e:	2300      	movs	r3, #0
 8003a60:	9303      	str	r3, [sp, #12]
 8003a62:	2301      	movs	r3, #1
 8003a64:	9302      	str	r3, [sp, #8]
 8003a66:	2301      	movs	r3, #1
 8003a68:	9301      	str	r3, [sp, #4]
 8003a6a:	2302      	movs	r3, #2
 8003a6c:	9300      	str	r3, [sp, #0]
 8003a6e:	4b77      	ldr	r3, [pc, #476]	@ (8003c4c <main+0xd90>)
 8003a70:	f7fd fc9e 	bl	80013b0 <DrawDataInBox>
							FONT4, 2, 1, 1, 0, 0, 1, 0, 0);
				}
				if (current_s != last_second_val) {
 8003a74:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003a76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	d027      	beq.n	8003acc <main+0xc10>

					sprintf(time_string, "%02d:%02d", current_h, current_m);
 8003a7c:	f107 0014 	add.w	r0, r7, #20
 8003a80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a84:	496f      	ldr	r1, [pc, #444]	@ (8003c44 <main+0xd88>)
 8003a86:	f005 f839 	bl	8008afc <siprintf>
					sprintf(seconds_string, ":%02d", current_s);
 8003a8a:	f107 030c 	add.w	r3, r7, #12
 8003a8e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003a90:	496d      	ldr	r1, [pc, #436]	@ (8003c48 <main+0xd8c>)
 8003a92:	4618      	mov	r0, r3
 8003a94:	f005 f832 	bl	8008afc <siprintf>

					DrawDataInBox(time_string, seconds_string, date_string,
 8003a98:	463a      	mov	r2, r7
 8003a9a:	f107 010c 	add.w	r1, r7, #12
 8003a9e:	f107 0014 	add.w	r0, r7, #20
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	9307      	str	r3, [sp, #28]
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	9306      	str	r3, [sp, #24]
 8003aaa:	2300      	movs	r3, #0
 8003aac:	9305      	str	r3, [sp, #20]
 8003aae:	2300      	movs	r3, #0
 8003ab0:	9304      	str	r3, [sp, #16]
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	9303      	str	r3, [sp, #12]
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	9302      	str	r3, [sp, #8]
 8003aba:	2301      	movs	r3, #1
 8003abc:	9301      	str	r3, [sp, #4]
 8003abe:	2302      	movs	r3, #2
 8003ac0:	9300      	str	r3, [sp, #0]
 8003ac2:	4b62      	ldr	r3, [pc, #392]	@ (8003c4c <main+0xd90>)
 8003ac4:	f7fd fc74 	bl	80013b0 <DrawDataInBox>
							FONT4, 2, 1, 1, 0, 0, 0, 1, 0);

					last_second_val = current_s;
 8003ac8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003aca:	65fb      	str	r3, [r7, #92]	@ 0x5c
				}

			}

			if (screen == 1) {
 8003acc:	4b5c      	ldr	r3, [pc, #368]	@ (8003c40 <main+0xd84>)
 8003ace:	781b      	ldrb	r3, [r3, #0]
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	d14c      	bne.n	8003b6e <main+0xcb2>
				if (current_s == 0) {
 8003ad4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d121      	bne.n	8003b1e <main+0xc62>

					sprintf(time_string, "%02d:%02d", current_h, current_m);
 8003ada:	f107 0014 	add.w	r0, r7, #20
 8003ade:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ae0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ae2:	4958      	ldr	r1, [pc, #352]	@ (8003c44 <main+0xd88>)
 8003ae4:	f005 f80a 	bl	8008afc <siprintf>
					sprintf(seconds_string, ":%02d", current_s);
 8003ae8:	f107 030c 	add.w	r3, r7, #12
 8003aec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003aee:	4956      	ldr	r1, [pc, #344]	@ (8003c48 <main+0xd8c>)
 8003af0:	4618      	mov	r0, r3
 8003af2:	f005 f803 	bl	8008afc <siprintf>

					DrawDataCentered2(time_string, seconds_string,
 8003af6:	463a      	mov	r2, r7
 8003af8:	f107 010c 	add.w	r1, r7, #12
 8003afc:	f107 0014 	add.w	r0, r7, #20
 8003b00:	2300      	movs	r3, #0
 8003b02:	9305      	str	r3, [sp, #20]
 8003b04:	2300      	movs	r3, #0
 8003b06:	9304      	str	r3, [sp, #16]
 8003b08:	2301      	movs	r3, #1
 8003b0a:	9303      	str	r3, [sp, #12]
 8003b0c:	2303      	movs	r3, #3
 8003b0e:	9302      	str	r3, [sp, #8]
 8003b10:	2303      	movs	r3, #3
 8003b12:	9301      	str	r3, [sp, #4]
 8003b14:	2305      	movs	r3, #5
 8003b16:	9300      	str	r3, [sp, #0]
 8003b18:	4b4c      	ldr	r3, [pc, #304]	@ (8003c4c <main+0xd90>)
 8003b1a:	f7fd fabe 	bl	800109a <DrawDataCentered2>
							date_string,
							FONT4, 5, 3, 3, 1, 0, 0);
				}
				if (current_s != last_second_val) {
 8003b1e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003b20:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b22:	429a      	cmp	r2, r3
 8003b24:	d023      	beq.n	8003b6e <main+0xcb2>

					sprintf(time_string, "%02d:%02d", current_h, current_m);
 8003b26:	f107 0014 	add.w	r0, r7, #20
 8003b2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b2e:	4945      	ldr	r1, [pc, #276]	@ (8003c44 <main+0xd88>)
 8003b30:	f004 ffe4 	bl	8008afc <siprintf>
					sprintf(seconds_string, ":%02d", current_s);
 8003b34:	f107 030c 	add.w	r3, r7, #12
 8003b38:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003b3a:	4943      	ldr	r1, [pc, #268]	@ (8003c48 <main+0xd8c>)
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f004 ffdd 	bl	8008afc <siprintf>

					DrawDataCentered2(time_string, seconds_string,
 8003b42:	463a      	mov	r2, r7
 8003b44:	f107 010c 	add.w	r1, r7, #12
 8003b48:	f107 0014 	add.w	r0, r7, #20
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	9305      	str	r3, [sp, #20]
 8003b50:	2301      	movs	r3, #1
 8003b52:	9304      	str	r3, [sp, #16]
 8003b54:	2300      	movs	r3, #0
 8003b56:	9303      	str	r3, [sp, #12]
 8003b58:	2303      	movs	r3, #3
 8003b5a:	9302      	str	r3, [sp, #8]
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	9301      	str	r3, [sp, #4]
 8003b60:	2305      	movs	r3, #5
 8003b62:	9300      	str	r3, [sp, #0]
 8003b64:	4b39      	ldr	r3, [pc, #228]	@ (8003c4c <main+0xd90>)
 8003b66:	f7fd fa98 	bl	800109a <DrawDataCentered2>
							date_string,
							FONT4, 5, 3, 3, 0, 1, 0);

					last_second_val = current_s;
 8003b6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
				}

			}

			if (sim_temp != last_temp) {
 8003b6e:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8003b72:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8003b76:	eeb4 7a67 	vcmp.f32	s14, s15
 8003b7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b7e:	d03b      	beq.n	8003bf8 <main+0xd3c>

				sprintf(string_temp, "%.1f", sim_temp);
 8003b80:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8003b82:	f7fc fce1 	bl	8000548 <__aeabi_f2d>
 8003b86:	4602      	mov	r2, r0
 8003b88:	460b      	mov	r3, r1
 8003b8a:	4931      	ldr	r1, [pc, #196]	@ (8003c50 <main+0xd94>)
 8003b8c:	4831      	ldr	r0, [pc, #196]	@ (8003c54 <main+0xd98>)
 8003b8e:	f004 ffb5 	bl	8008afc <siprintf>

				if (screen == 2) {
 8003b92:	4b2b      	ldr	r3, [pc, #172]	@ (8003c40 <main+0xd84>)
 8003b94:	781b      	ldrb	r3, [r3, #0]
 8003b96:	2b02      	cmp	r3, #2
 8003b98:	d112      	bne.n	8003bc0 <main+0xd04>
					DrawDataCentered2(string_temp, "\177C", "", FONT4, 5, 3,
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	9305      	str	r3, [sp, #20]
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	9304      	str	r3, [sp, #16]
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	9303      	str	r3, [sp, #12]
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	9302      	str	r3, [sp, #8]
 8003baa:	2303      	movs	r3, #3
 8003bac:	9301      	str	r3, [sp, #4]
 8003bae:	2305      	movs	r3, #5
 8003bb0:	9300      	str	r3, [sp, #0]
 8003bb2:	4b26      	ldr	r3, [pc, #152]	@ (8003c4c <main+0xd90>)
 8003bb4:	4a28      	ldr	r2, [pc, #160]	@ (8003c58 <main+0xd9c>)
 8003bb6:	4929      	ldr	r1, [pc, #164]	@ (8003c5c <main+0xda0>)
 8003bb8:	4826      	ldr	r0, [pc, #152]	@ (8003c54 <main+0xd98>)
 8003bba:	f7fd fa6e 	bl	800109a <DrawDataCentered2>
 8003bbe:	e019      	b.n	8003bf4 <main+0xd38>
							0, 1, 0, 0);
				} else if (screen == 0) {
 8003bc0:	4b1f      	ldr	r3, [pc, #124]	@ (8003c40 <main+0xd84>)
 8003bc2:	781b      	ldrb	r3, [r3, #0]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d115      	bne.n	8003bf4 <main+0xd38>
					DrawDataInBox(string_temp, "\177C", "",
 8003bc8:	2300      	movs	r3, #0
 8003bca:	9307      	str	r3, [sp, #28]
 8003bcc:	2300      	movs	r3, #0
 8003bce:	9306      	str	r3, [sp, #24]
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	9305      	str	r3, [sp, #20]
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	9304      	str	r3, [sp, #16]
 8003bd8:	23a0      	movs	r3, #160	@ 0xa0
 8003bda:	9303      	str	r3, [sp, #12]
 8003bdc:	2301      	movs	r3, #1
 8003bde:	9302      	str	r3, [sp, #8]
 8003be0:	2301      	movs	r3, #1
 8003be2:	9301      	str	r3, [sp, #4]
 8003be4:	2302      	movs	r3, #2
 8003be6:	9300      	str	r3, [sp, #0]
 8003be8:	4b18      	ldr	r3, [pc, #96]	@ (8003c4c <main+0xd90>)
 8003bea:	4a1b      	ldr	r2, [pc, #108]	@ (8003c58 <main+0xd9c>)
 8003bec:	491b      	ldr	r1, [pc, #108]	@ (8003c5c <main+0xda0>)
 8003bee:	4819      	ldr	r0, [pc, #100]	@ (8003c54 <main+0xd98>)
 8003bf0:	f7fd fbde 	bl	80013b0 <DrawDataInBox>
							FONT4, 2, 1, 1, 160, 0, 1, 0, 0);
				}
				last_temp = sim_temp;
 8003bf4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003bf6:	667b      	str	r3, [r7, #100]	@ 0x64
			}

			if (sim_humidity != last_humidity) {
 8003bf8:	f9b7 2052 	ldrsh.w	r2, [r7, #82]	@ 0x52
 8003bfc:	f9b7 3062 	ldrsh.w	r3, [r7, #98]	@ 0x62
 8003c00:	429a      	cmp	r2, r3
 8003c02:	d053      	beq.n	8003cac <main+0xdf0>

				sprintf(string_humidity, "%d", sim_humidity);
 8003c04:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	@ 0x52
 8003c08:	461a      	mov	r2, r3
 8003c0a:	4915      	ldr	r1, [pc, #84]	@ (8003c60 <main+0xda4>)
 8003c0c:	4815      	ldr	r0, [pc, #84]	@ (8003c64 <main+0xda8>)
 8003c0e:	f004 ff75 	bl	8008afc <siprintf>

				if (screen == 3) {
 8003c12:	4b0b      	ldr	r3, [pc, #44]	@ (8003c40 <main+0xd84>)
 8003c14:	781b      	ldrb	r3, [r3, #0]
 8003c16:	2b03      	cmp	r3, #3
 8003c18:	d12a      	bne.n	8003c70 <main+0xdb4>
					DrawDataCentered2(string_humidity, "%", string_hum_lvl,
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	9305      	str	r3, [sp, #20]
 8003c1e:	2300      	movs	r3, #0
 8003c20:	9304      	str	r3, [sp, #16]
 8003c22:	2301      	movs	r3, #1
 8003c24:	9303      	str	r3, [sp, #12]
 8003c26:	2303      	movs	r3, #3
 8003c28:	9302      	str	r3, [sp, #8]
 8003c2a:	2303      	movs	r3, #3
 8003c2c:	9301      	str	r3, [sp, #4]
 8003c2e:	2305      	movs	r3, #5
 8003c30:	9300      	str	r3, [sp, #0]
 8003c32:	4b06      	ldr	r3, [pc, #24]	@ (8003c4c <main+0xd90>)
 8003c34:	4a0c      	ldr	r2, [pc, #48]	@ (8003c68 <main+0xdac>)
 8003c36:	490d      	ldr	r1, [pc, #52]	@ (8003c6c <main+0xdb0>)
 8003c38:	480a      	ldr	r0, [pc, #40]	@ (8003c64 <main+0xda8>)
 8003c3a:	f7fd fa2e 	bl	800109a <DrawDataCentered2>
 8003c3e:	e031      	b.n	8003ca4 <main+0xde8>
 8003c40:	200002fc 	.word	0x200002fc
 8003c44:	0800ae30 	.word	0x0800ae30
 8003c48:	0800ae3c 	.word	0x0800ae3c
 8003c4c:	0800ae80 	.word	0x0800ae80
 8003c50:	0800ae44 	.word	0x0800ae44
 8003c54:	200002f4 	.word	0x200002f4
 8003c58:	0800ae0c 	.word	0x0800ae0c
 8003c5c:	0800ae10 	.word	0x0800ae10
 8003c60:	0800ae4c 	.word	0x0800ae4c
 8003c64:	200002e0 	.word	0x200002e0
 8003c68:	200002e8 	.word	0x200002e8
 8003c6c:	0800ae14 	.word	0x0800ae14
							FONT4, 5, 3, 3, 1, 0, 0);
				} else if (screen == 0) {
 8003c70:	4b31      	ldr	r3, [pc, #196]	@ (8003d38 <main+0xe7c>)
 8003c72:	781b      	ldrb	r3, [r3, #0]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d115      	bne.n	8003ca4 <main+0xde8>
					DrawDataInBox(string_humidity, "%", string_hum_lvl,
 8003c78:	2300      	movs	r3, #0
 8003c7a:	9307      	str	r3, [sp, #28]
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	9306      	str	r3, [sp, #24]
 8003c80:	2301      	movs	r3, #1
 8003c82:	9305      	str	r3, [sp, #20]
 8003c84:	2378      	movs	r3, #120	@ 0x78
 8003c86:	9304      	str	r3, [sp, #16]
 8003c88:	2300      	movs	r3, #0
 8003c8a:	9303      	str	r3, [sp, #12]
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	9302      	str	r3, [sp, #8]
 8003c90:	2301      	movs	r3, #1
 8003c92:	9301      	str	r3, [sp, #4]
 8003c94:	2302      	movs	r3, #2
 8003c96:	9300      	str	r3, [sp, #0]
 8003c98:	4b28      	ldr	r3, [pc, #160]	@ (8003d3c <main+0xe80>)
 8003c9a:	4a29      	ldr	r2, [pc, #164]	@ (8003d40 <main+0xe84>)
 8003c9c:	4929      	ldr	r1, [pc, #164]	@ (8003d44 <main+0xe88>)
 8003c9e:	482a      	ldr	r0, [pc, #168]	@ (8003d48 <main+0xe8c>)
 8003ca0:	f7fd fb86 	bl	80013b0 <DrawDataInBox>
							FONT4, 2, 1, 1, 0, 120, 1, 0, 0);
				}
				last_humidity = sim_humidity;
 8003ca4:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8003ca8:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
			}

			if (sim_pressure != last_pressure) {
 8003cac:	f9b7 2050 	ldrsh.w	r2, [r7, #80]	@ 0x50
 8003cb0:	f9b7 3060 	ldrsh.w	r3, [r7, #96]	@ 0x60
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	f43f acf9 	beq.w	80036ac <main+0x7f0>

				sprintf(string_pressure, "%d", sim_pressure);
 8003cba:	f9b7 3050 	ldrsh.w	r3, [r7, #80]	@ 0x50
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	4922      	ldr	r1, [pc, #136]	@ (8003d4c <main+0xe90>)
 8003cc2:	4823      	ldr	r0, [pc, #140]	@ (8003d50 <main+0xe94>)
 8003cc4:	f004 ff1a 	bl	8008afc <siprintf>

				if (screen == 4) {
 8003cc8:	4b1b      	ldr	r3, [pc, #108]	@ (8003d38 <main+0xe7c>)
 8003cca:	781b      	ldrb	r3, [r3, #0]
 8003ccc:	2b04      	cmp	r3, #4
 8003cce:	d112      	bne.n	8003cf6 <main+0xe3a>
					DrawDataCentered2(string_pressure, "hPa", "", FONT4, 5,
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	9305      	str	r3, [sp, #20]
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	9304      	str	r3, [sp, #16]
 8003cd8:	2301      	movs	r3, #1
 8003cda:	9303      	str	r3, [sp, #12]
 8003cdc:	2300      	movs	r3, #0
 8003cde:	9302      	str	r3, [sp, #8]
 8003ce0:	2303      	movs	r3, #3
 8003ce2:	9301      	str	r3, [sp, #4]
 8003ce4:	2305      	movs	r3, #5
 8003ce6:	9300      	str	r3, [sp, #0]
 8003ce8:	4b14      	ldr	r3, [pc, #80]	@ (8003d3c <main+0xe80>)
 8003cea:	4a1a      	ldr	r2, [pc, #104]	@ (8003d54 <main+0xe98>)
 8003cec:	491a      	ldr	r1, [pc, #104]	@ (8003d58 <main+0xe9c>)
 8003cee:	4818      	ldr	r0, [pc, #96]	@ (8003d50 <main+0xe94>)
 8003cf0:	f7fd f9d3 	bl	800109a <DrawDataCentered2>
 8003cf4:	e019      	b.n	8003d2a <main+0xe6e>
							3, 0, 1, 0, 0);
				} else if (screen == 0) {
 8003cf6:	4b10      	ldr	r3, [pc, #64]	@ (8003d38 <main+0xe7c>)
 8003cf8:	781b      	ldrb	r3, [r3, #0]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d115      	bne.n	8003d2a <main+0xe6e>
					DrawDataInBox(string_pressure, "hPa", "",
 8003cfe:	2300      	movs	r3, #0
 8003d00:	9307      	str	r3, [sp, #28]
 8003d02:	2300      	movs	r3, #0
 8003d04:	9306      	str	r3, [sp, #24]
 8003d06:	2301      	movs	r3, #1
 8003d08:	9305      	str	r3, [sp, #20]
 8003d0a:	2378      	movs	r3, #120	@ 0x78
 8003d0c:	9304      	str	r3, [sp, #16]
 8003d0e:	23a0      	movs	r3, #160	@ 0xa0
 8003d10:	9303      	str	r3, [sp, #12]
 8003d12:	2301      	movs	r3, #1
 8003d14:	9302      	str	r3, [sp, #8]
 8003d16:	2301      	movs	r3, #1
 8003d18:	9301      	str	r3, [sp, #4]
 8003d1a:	2302      	movs	r3, #2
 8003d1c:	9300      	str	r3, [sp, #0]
 8003d1e:	4b07      	ldr	r3, [pc, #28]	@ (8003d3c <main+0xe80>)
 8003d20:	4a0c      	ldr	r2, [pc, #48]	@ (8003d54 <main+0xe98>)
 8003d22:	490d      	ldr	r1, [pc, #52]	@ (8003d58 <main+0xe9c>)
 8003d24:	480a      	ldr	r0, [pc, #40]	@ (8003d50 <main+0xe94>)
 8003d26:	f7fd fb43 	bl	80013b0 <DrawDataInBox>
							FONT4, 2, 1, 1, 160, 120, 1, 0, 0);
				}
				last_pressure = sim_pressure;
 8003d2a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003d2e:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
	while (1) {
 8003d32:	e4bb      	b.n	80036ac <main+0x7f0>

/* USER CODE END 2 */

/* Infinite loop */
/* USER CODE BEGIN WHILE */
while (1) {
 8003d34:	e7fe      	b.n	8003d34 <main+0xe78>
 8003d36:	bf00      	nop
 8003d38:	200002fc 	.word	0x200002fc
 8003d3c:	0800ae80 	.word	0x0800ae80
 8003d40:	200002e8 	.word	0x200002e8
 8003d44:	0800ae14 	.word	0x0800ae14
 8003d48:	200002e0 	.word	0x200002e0
 8003d4c:	0800ae4c 	.word	0x0800ae4c
 8003d50:	200002d8 	.word	0x200002d8
 8003d54:	0800ae0c 	.word	0x0800ae0c
 8003d58:	0800ae18 	.word	0x0800ae18

08003d5c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b096      	sub	sp, #88	@ 0x58
 8003d60:	af00      	add	r7, sp, #0
RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8003d62:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003d66:	2228      	movs	r2, #40	@ 0x28
 8003d68:	2100      	movs	r1, #0
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f004 ff2b 	bl	8008bc6 <memset>
RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8003d70:	f107 031c 	add.w	r3, r7, #28
 8003d74:	2200      	movs	r2, #0
 8003d76:	601a      	str	r2, [r3, #0]
 8003d78:	605a      	str	r2, [r3, #4]
 8003d7a:	609a      	str	r2, [r3, #8]
 8003d7c:	60da      	str	r2, [r3, #12]
 8003d7e:	611a      	str	r2, [r3, #16]
RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8003d80:	1d3b      	adds	r3, r7, #4
 8003d82:	2200      	movs	r2, #0
 8003d84:	601a      	str	r2, [r3, #0]
 8003d86:	605a      	str	r2, [r3, #4]
 8003d88:	609a      	str	r2, [r3, #8]
 8003d8a:	60da      	str	r2, [r3, #12]
 8003d8c:	611a      	str	r2, [r3, #16]
 8003d8e:	615a      	str	r2, [r3, #20]

/** Initializes the RCC Oscillators according to the specified parameters
 * in the RCC_OscInitTypeDef structure.
 */
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003d90:	2302      	movs	r3, #2
 8003d92:	633b      	str	r3, [r7, #48]	@ 0x30
RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003d94:	2301      	movs	r3, #1
 8003d96:	643b      	str	r3, [r7, #64]	@ 0x40
RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003d98:	2310      	movs	r3, #16
 8003d9a:	647b      	str	r3, [r7, #68]	@ 0x44
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003da0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003da4:	4618      	mov	r0, r3
 8003da6:	f001 fa4f 	bl	8005248 <HAL_RCC_OscConfig>
 8003daa:	4603      	mov	r3, r0
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d001      	beq.n	8003db4 <SystemClock_Config+0x58>
	Error_Handler();
 8003db0:	f000 f846 	bl	8003e40 <Error_Handler>
}

/** Initializes the CPU, AHB and APB buses clocks
 */
RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8003db4:	230f      	movs	r3, #15
 8003db6:	61fb      	str	r3, [r7, #28]
		| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003db8:	2300      	movs	r3, #0
 8003dba:	623b      	str	r3, [r7, #32]
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	627b      	str	r3, [r7, #36]	@ 0x24
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	62bb      	str	r3, [r7, #40]	@ 0x28
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	62fb      	str	r3, [r7, #44]	@ 0x2c

if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8003dc8:	f107 031c 	add.w	r3, r7, #28
 8003dcc:	2100      	movs	r1, #0
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f002 fa48 	bl	8006264 <HAL_RCC_ClockConfig>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d001      	beq.n	8003dde <SystemClock_Config+0x82>
	Error_Handler();
 8003dda:	f000 f831 	bl	8003e40 <Error_Handler>
}
PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003dde:	2320      	movs	r3, #32
 8003de0:	607b      	str	r3, [r7, #4]
PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8003de2:	2300      	movs	r3, #0
 8003de4:	613b      	str	r3, [r7, #16]
if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8003de6:	1d3b      	adds	r3, r7, #4
 8003de8:	4618      	mov	r0, r3
 8003dea:	f002 fc4d 	bl	8006688 <HAL_RCCEx_PeriphCLKConfig>
 8003dee:	4603      	mov	r3, r0
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d001      	beq.n	8003df8 <SystemClock_Config+0x9c>
	Error_Handler();
 8003df4:	f000 f824 	bl	8003e40 <Error_Handler>
}
}
 8003df8:	bf00      	nop
 8003dfa:	3758      	adds	r7, #88	@ 0x58
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b082      	sub	sp, #8
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	4603      	mov	r3, r0
 8003e08:	80fb      	strh	r3, [r7, #6]
if (GPIO_Pin == BTN_Pin) {
 8003e0a:	88fb      	ldrh	r3, [r7, #6]
 8003e0c:	2b02      	cmp	r3, #2
 8003e0e:	d10e      	bne.n	8003e2e <HAL_GPIO_EXTI_Callback+0x2e>
	btn_pressed = !btn_pressed;
 8003e10:	4b09      	ldr	r3, [pc, #36]	@ (8003e38 <HAL_GPIO_EXTI_Callback+0x38>)
 8003e12:	781b      	ldrb	r3, [r3, #0]
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	bf0c      	ite	eq
 8003e1a:	2301      	moveq	r3, #1
 8003e1c:	2300      	movne	r3, #0
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	461a      	mov	r2, r3
 8003e22:	4b05      	ldr	r3, [pc, #20]	@ (8003e38 <HAL_GPIO_EXTI_Callback+0x38>)
 8003e24:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 8003e26:	2108      	movs	r1, #8
 8003e28:	4804      	ldr	r0, [pc, #16]	@ (8003e3c <HAL_GPIO_EXTI_Callback+0x3c>)
 8003e2a:	f001 f8a9 	bl	8004f80 <HAL_GPIO_TogglePin>
}
}
 8003e2e:	bf00      	nop
 8003e30:	3708      	adds	r7, #8
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}
 8003e36:	bf00      	nop
 8003e38:	20000304 	.word	0x20000304
 8003e3c:	48000400 	.word	0x48000400

08003e40 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8003e40:	b480      	push	{r7}
 8003e42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003e44:	b672      	cpsid	i
}
 8003e46:	bf00      	nop
/* USER CODE BEGIN Error_Handler_Debug */
/* User can add his own implementation to report the HAL error return state */
__disable_irq();
while (1) {
 8003e48:	bf00      	nop
 8003e4a:	e7fd      	b.n	8003e48 <Error_Handler+0x8>

08003e4c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003e50:	4b1b      	ldr	r3, [pc, #108]	@ (8003ec0 <MX_SPI1_Init+0x74>)
 8003e52:	4a1c      	ldr	r2, [pc, #112]	@ (8003ec4 <MX_SPI1_Init+0x78>)
 8003e54:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003e56:	4b1a      	ldr	r3, [pc, #104]	@ (8003ec0 <MX_SPI1_Init+0x74>)
 8003e58:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003e5c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003e5e:	4b18      	ldr	r3, [pc, #96]	@ (8003ec0 <MX_SPI1_Init+0x74>)
 8003e60:	2200      	movs	r2, #0
 8003e62:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003e64:	4b16      	ldr	r3, [pc, #88]	@ (8003ec0 <MX_SPI1_Init+0x74>)
 8003e66:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003e6a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e6c:	4b14      	ldr	r3, [pc, #80]	@ (8003ec0 <MX_SPI1_Init+0x74>)
 8003e6e:	2200      	movs	r2, #0
 8003e70:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003e72:	4b13      	ldr	r3, [pc, #76]	@ (8003ec0 <MX_SPI1_Init+0x74>)
 8003e74:	2200      	movs	r2, #0
 8003e76:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003e78:	4b11      	ldr	r3, [pc, #68]	@ (8003ec0 <MX_SPI1_Init+0x74>)
 8003e7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e7e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e80:	4b0f      	ldr	r3, [pc, #60]	@ (8003ec0 <MX_SPI1_Init+0x74>)
 8003e82:	2200      	movs	r2, #0
 8003e84:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003e86:	4b0e      	ldr	r3, [pc, #56]	@ (8003ec0 <MX_SPI1_Init+0x74>)
 8003e88:	2200      	movs	r2, #0
 8003e8a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003e8c:	4b0c      	ldr	r3, [pc, #48]	@ (8003ec0 <MX_SPI1_Init+0x74>)
 8003e8e:	2200      	movs	r2, #0
 8003e90:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e92:	4b0b      	ldr	r3, [pc, #44]	@ (8003ec0 <MX_SPI1_Init+0x74>)
 8003e94:	2200      	movs	r2, #0
 8003e96:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003e98:	4b09      	ldr	r3, [pc, #36]	@ (8003ec0 <MX_SPI1_Init+0x74>)
 8003e9a:	2207      	movs	r2, #7
 8003e9c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003e9e:	4b08      	ldr	r3, [pc, #32]	@ (8003ec0 <MX_SPI1_Init+0x74>)
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003ea4:	4b06      	ldr	r3, [pc, #24]	@ (8003ec0 <MX_SPI1_Init+0x74>)
 8003ea6:	2208      	movs	r2, #8
 8003ea8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003eaa:	4805      	ldr	r0, [pc, #20]	@ (8003ec0 <MX_SPI1_Init+0x74>)
 8003eac:	f002 fd10 	bl	80068d0 <HAL_SPI_Init>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d001      	beq.n	8003eba <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8003eb6:	f7ff ffc3 	bl	8003e40 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003eba:	bf00      	nop
 8003ebc:	bd80      	pop	{r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	20000308 	.word	0x20000308
 8003ec4:	40013000 	.word	0x40013000

08003ec8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b08a      	sub	sp, #40	@ 0x28
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ed0:	f107 0314 	add.w	r3, r7, #20
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	601a      	str	r2, [r3, #0]
 8003ed8:	605a      	str	r2, [r3, #4]
 8003eda:	609a      	str	r2, [r3, #8]
 8003edc:	60da      	str	r2, [r3, #12]
 8003ede:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a2a      	ldr	r2, [pc, #168]	@ (8003f90 <HAL_SPI_MspInit+0xc8>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d14e      	bne.n	8003f88 <HAL_SPI_MspInit+0xc0>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003eea:	4b2a      	ldr	r3, [pc, #168]	@ (8003f94 <HAL_SPI_MspInit+0xcc>)
 8003eec:	699b      	ldr	r3, [r3, #24]
 8003eee:	4a29      	ldr	r2, [pc, #164]	@ (8003f94 <HAL_SPI_MspInit+0xcc>)
 8003ef0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003ef4:	6193      	str	r3, [r2, #24]
 8003ef6:	4b27      	ldr	r3, [pc, #156]	@ (8003f94 <HAL_SPI_MspInit+0xcc>)
 8003ef8:	699b      	ldr	r3, [r3, #24]
 8003efa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003efe:	613b      	str	r3, [r7, #16]
 8003f00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f02:	4b24      	ldr	r3, [pc, #144]	@ (8003f94 <HAL_SPI_MspInit+0xcc>)
 8003f04:	695b      	ldr	r3, [r3, #20]
 8003f06:	4a23      	ldr	r2, [pc, #140]	@ (8003f94 <HAL_SPI_MspInit+0xcc>)
 8003f08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f0c:	6153      	str	r3, [r2, #20]
 8003f0e:	4b21      	ldr	r3, [pc, #132]	@ (8003f94 <HAL_SPI_MspInit+0xcc>)
 8003f10:	695b      	ldr	r3, [r3, #20]
 8003f12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f16:	60fb      	str	r3, [r7, #12]
 8003f18:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8003f1a:	23a0      	movs	r3, #160	@ 0xa0
 8003f1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f1e:	2302      	movs	r3, #2
 8003f20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f22:	2300      	movs	r3, #0
 8003f24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003f26:	2303      	movs	r3, #3
 8003f28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003f2a:	2305      	movs	r3, #5
 8003f2c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f2e:	f107 0314 	add.w	r3, r7, #20
 8003f32:	4619      	mov	r1, r3
 8003f34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003f38:	f000 fe80 	bl	8004c3c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8003f3c:	4b16      	ldr	r3, [pc, #88]	@ (8003f98 <HAL_SPI_MspInit+0xd0>)
 8003f3e:	4a17      	ldr	r2, [pc, #92]	@ (8003f9c <HAL_SPI_MspInit+0xd4>)
 8003f40:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003f42:	4b15      	ldr	r3, [pc, #84]	@ (8003f98 <HAL_SPI_MspInit+0xd0>)
 8003f44:	2210      	movs	r2, #16
 8003f46:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003f48:	4b13      	ldr	r3, [pc, #76]	@ (8003f98 <HAL_SPI_MspInit+0xd0>)
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003f4e:	4b12      	ldr	r3, [pc, #72]	@ (8003f98 <HAL_SPI_MspInit+0xd0>)
 8003f50:	2280      	movs	r2, #128	@ 0x80
 8003f52:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003f54:	4b10      	ldr	r3, [pc, #64]	@ (8003f98 <HAL_SPI_MspInit+0xd0>)
 8003f56:	2200      	movs	r2, #0
 8003f58:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003f5a:	4b0f      	ldr	r3, [pc, #60]	@ (8003f98 <HAL_SPI_MspInit+0xd0>)
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8003f60:	4b0d      	ldr	r3, [pc, #52]	@ (8003f98 <HAL_SPI_MspInit+0xd0>)
 8003f62:	2200      	movs	r2, #0
 8003f64:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003f66:	4b0c      	ldr	r3, [pc, #48]	@ (8003f98 <HAL_SPI_MspInit+0xd0>)
 8003f68:	2200      	movs	r2, #0
 8003f6a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003f6c:	480a      	ldr	r0, [pc, #40]	@ (8003f98 <HAL_SPI_MspInit+0xd0>)
 8003f6e:	f000 fcce 	bl	800490e <HAL_DMA_Init>
 8003f72:	4603      	mov	r3, r0
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d001      	beq.n	8003f7c <HAL_SPI_MspInit+0xb4>
    {
      Error_Handler();
 8003f78:	f7ff ff62 	bl	8003e40 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	4a06      	ldr	r2, [pc, #24]	@ (8003f98 <HAL_SPI_MspInit+0xd0>)
 8003f80:	655a      	str	r2, [r3, #84]	@ 0x54
 8003f82:	4a05      	ldr	r2, [pc, #20]	@ (8003f98 <HAL_SPI_MspInit+0xd0>)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003f88:	bf00      	nop
 8003f8a:	3728      	adds	r7, #40	@ 0x28
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}
 8003f90:	40013000 	.word	0x40013000
 8003f94:	40021000 	.word	0x40021000
 8003f98:	2000036c 	.word	0x2000036c
 8003f9c:	40020030 	.word	0x40020030

08003fa0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fa6:	4b0f      	ldr	r3, [pc, #60]	@ (8003fe4 <HAL_MspInit+0x44>)
 8003fa8:	699b      	ldr	r3, [r3, #24]
 8003faa:	4a0e      	ldr	r2, [pc, #56]	@ (8003fe4 <HAL_MspInit+0x44>)
 8003fac:	f043 0301 	orr.w	r3, r3, #1
 8003fb0:	6193      	str	r3, [r2, #24]
 8003fb2:	4b0c      	ldr	r3, [pc, #48]	@ (8003fe4 <HAL_MspInit+0x44>)
 8003fb4:	699b      	ldr	r3, [r3, #24]
 8003fb6:	f003 0301 	and.w	r3, r3, #1
 8003fba:	607b      	str	r3, [r7, #4]
 8003fbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003fbe:	4b09      	ldr	r3, [pc, #36]	@ (8003fe4 <HAL_MspInit+0x44>)
 8003fc0:	69db      	ldr	r3, [r3, #28]
 8003fc2:	4a08      	ldr	r2, [pc, #32]	@ (8003fe4 <HAL_MspInit+0x44>)
 8003fc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003fc8:	61d3      	str	r3, [r2, #28]
 8003fca:	4b06      	ldr	r3, [pc, #24]	@ (8003fe4 <HAL_MspInit+0x44>)
 8003fcc:	69db      	ldr	r3, [r3, #28]
 8003fce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fd2:	603b      	str	r3, [r7, #0]
 8003fd4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003fd6:	bf00      	nop
 8003fd8:	370c      	adds	r7, #12
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe0:	4770      	bx	lr
 8003fe2:	bf00      	nop
 8003fe4:	40021000 	.word	0x40021000

08003fe8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003fec:	bf00      	nop
 8003fee:	e7fd      	b.n	8003fec <NMI_Handler+0x4>

08003ff0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ff4:	bf00      	nop
 8003ff6:	e7fd      	b.n	8003ff4 <HardFault_Handler+0x4>

08003ff8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ffc:	bf00      	nop
 8003ffe:	e7fd      	b.n	8003ffc <MemManage_Handler+0x4>

08004000 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004000:	b480      	push	{r7}
 8004002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004004:	bf00      	nop
 8004006:	e7fd      	b.n	8004004 <BusFault_Handler+0x4>

08004008 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004008:	b480      	push	{r7}
 800400a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800400c:	bf00      	nop
 800400e:	e7fd      	b.n	800400c <UsageFault_Handler+0x4>

08004010 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004010:	b480      	push	{r7}
 8004012:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004014:	bf00      	nop
 8004016:	46bd      	mov	sp, r7
 8004018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401c:	4770      	bx	lr

0800401e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800401e:	b480      	push	{r7}
 8004020:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004022:	bf00      	nop
 8004024:	46bd      	mov	sp, r7
 8004026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402a:	4770      	bx	lr

0800402c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800402c:	b480      	push	{r7}
 800402e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004030:	bf00      	nop
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr

0800403a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800403a:	b580      	push	{r7, lr}
 800403c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800403e:	f000 fb11 	bl	8004664 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004042:	bf00      	nop
 8004044:	bd80      	pop	{r7, pc}
	...

08004048 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_Pin);
 800404c:	2002      	movs	r0, #2
 800404e:	f000 ffb1 	bl	8004fb4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */
  HAL_TIM_Base_Start_IT(&htim7);
 8004052:	4802      	ldr	r0, [pc, #8]	@ (800405c <EXTI1_IRQHandler+0x14>)
 8004054:	f003 f996 	bl	8007384 <HAL_TIM_Base_Start_IT>
  //butonCounter = 0;
  /* USER CODE END EXTI1_IRQn 1 */
}
 8004058:	bf00      	nop
 800405a:	bd80      	pop	{r7, pc}
 800405c:	20000404 	.word	0x20000404

08004060 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8004064:	4802      	ldr	r0, [pc, #8]	@ (8004070 <DMA1_Channel2_IRQHandler+0x10>)
 8004066:	f000 fcf8 	bl	8004a5a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800406a:	bf00      	nop
 800406c:	bd80      	pop	{r7, pc}
 800406e:	bf00      	nop
 8004070:	2000028c 	.word	0x2000028c

08004074 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8004078:	4802      	ldr	r0, [pc, #8]	@ (8004084 <DMA1_Channel3_IRQHandler+0x10>)
 800407a:	f000 fcee 	bl	8004a5a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800407e:	bf00      	nop
 8004080:	bd80      	pop	{r7, pc}
 8004082:	bf00      	nop
 8004084:	2000036c 	.word	0x2000036c

08004088 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 800408c:	4802      	ldr	r0, [pc, #8]	@ (8004098 <DMA1_Channel5_IRQHandler+0x10>)
 800408e:	f000 fce4 	bl	8004a5a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8004092:	bf00      	nop
 8004094:	bd80      	pop	{r7, pc}
 8004096:	bf00      	nop
 8004098:	20000248 	.word	0x20000248

0800409c <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80040a0:	4818      	ldr	r0, [pc, #96]	@ (8004104 <TIM6_DAC1_IRQHandler+0x68>)
 80040a2:	f003 f9fa 	bl	800749a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */
  	  tick_counter++;
 80040a6:	4b18      	ldr	r3, [pc, #96]	@ (8004108 <TIM6_DAC1_IRQHandler+0x6c>)
 80040a8:	f993 3000 	ldrsb.w	r3, [r3]
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	3301      	adds	r3, #1
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	b25a      	sxtb	r2, r3
 80040b4:	4b14      	ldr	r3, [pc, #80]	@ (8004108 <TIM6_DAC1_IRQHandler+0x6c>)
 80040b6:	701a      	strb	r2, [r3, #0]

  	  if (led_status) {
 80040b8:	4b14      	ldr	r3, [pc, #80]	@ (800410c <TIM6_DAC1_IRQHandler+0x70>)
 80040ba:	f993 3000 	ldrsb.w	r3, [r3]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d009      	beq.n	80040d6 <TIM6_DAC1_IRQHandler+0x3a>
  		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80040c2:	2201      	movs	r2, #1
 80040c4:	2140      	movs	r1, #64	@ 0x40
 80040c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80040ca:	f000 ff41 	bl	8004f50 <HAL_GPIO_WritePin>
  		led_status = 0;
 80040ce:	4b0f      	ldr	r3, [pc, #60]	@ (800410c <TIM6_DAC1_IRQHandler+0x70>)
 80040d0:	2200      	movs	r2, #0
 80040d2:	701a      	strb	r2, [r3, #0]
 80040d4:	e008      	b.n	80040e8 <TIM6_DAC1_IRQHandler+0x4c>
  	  }
  	  else {
  		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80040d6:	2200      	movs	r2, #0
 80040d8:	2140      	movs	r1, #64	@ 0x40
 80040da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80040de:	f000 ff37 	bl	8004f50 <HAL_GPIO_WritePin>
  		led_status = 1;
 80040e2:	4b0a      	ldr	r3, [pc, #40]	@ (800410c <TIM6_DAC1_IRQHandler+0x70>)
 80040e4:	2201      	movs	r2, #1
 80040e6:	701a      	strb	r2, [r3, #0]
  	  }
  	  if (tick_counter > 4) {
 80040e8:	4b07      	ldr	r3, [pc, #28]	@ (8004108 <TIM6_DAC1_IRQHandler+0x6c>)
 80040ea:	f993 3000 	ldrsb.w	r3, [r3]
 80040ee:	2b04      	cmp	r3, #4
 80040f0:	dd05      	ble.n	80040fe <TIM6_DAC1_IRQHandler+0x62>
  		  screen_tick = 1;
 80040f2:	4b07      	ldr	r3, [pc, #28]	@ (8004110 <TIM6_DAC1_IRQHandler+0x74>)
 80040f4:	2201      	movs	r2, #1
 80040f6:	701a      	strb	r2, [r3, #0]
  		  tick_counter = 0;
 80040f8:	4b03      	ldr	r3, [pc, #12]	@ (8004108 <TIM6_DAC1_IRQHandler+0x6c>)
 80040fa:	2200      	movs	r2, #0
 80040fc:	701a      	strb	r2, [r3, #0]
  	  }
  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 80040fe:	bf00      	nop
 8004100:	bd80      	pop	{r7, pc}
 8004102:	bf00      	nop
 8004104:	200003b8 	.word	0x200003b8
 8004108:	200003b1 	.word	0x200003b1
 800410c:	200003b0 	.word	0x200003b0
 8004110:	200002d1 	.word	0x200002d1

08004114 <TIM7_DAC2_IRQHandler>:

/**
  * @brief This function handles TIM7 global and DAC2 underrun error interrupts.
  */
void TIM7_DAC2_IRQHandler(void)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC2_IRQn 0 */

  /* USER CODE END TIM7_DAC2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004118:	4817      	ldr	r0, [pc, #92]	@ (8004178 <TIM7_DAC2_IRQHandler+0x64>)
 800411a:	f003 f9be 	bl	800749a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC2_IRQn 1 */
  if(!HAL_GPIO_ReadPin(BTN_GPIO_Port, BTN_Pin))
 800411e:	2102      	movs	r1, #2
 8004120:	4816      	ldr	r0, [pc, #88]	@ (800417c <TIM7_DAC2_IRQHandler+0x68>)
 8004122:	f000 fefd 	bl	8004f20 <HAL_GPIO_ReadPin>
 8004126:	4603      	mov	r3, r0
 8004128:	2b00      	cmp	r3, #0
 800412a:	d105      	bne.n	8004138 <TIM7_DAC2_IRQHandler+0x24>
	  /*if(butonCounter > 4)
	  {
		  HAL_TIM_Base_Stop_IT(&htim7);
		  screen_status = SET;
	  }*/
	  butonCounter++;
 800412c:	4b14      	ldr	r3, [pc, #80]	@ (8004180 <TIM7_DAC2_IRQHandler+0x6c>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	3301      	adds	r3, #1
 8004132:	4a13      	ldr	r2, [pc, #76]	@ (8004180 <TIM7_DAC2_IRQHandler+0x6c>)
 8004134:	6013      	str	r3, [r2, #0]
		  screen_status = SET;
	  }
	  butonCounter = 0;
  }
  /* USER CODE END TIM7_DAC2_IRQn 1 */
}
 8004136:	e01c      	b.n	8004172 <TIM7_DAC2_IRQHandler+0x5e>
	  HAL_TIM_Base_Stop_IT(&htim7);
 8004138:	480f      	ldr	r0, [pc, #60]	@ (8004178 <TIM7_DAC2_IRQHandler+0x64>)
 800413a:	f003 f97f 	bl	800743c <HAL_TIM_Base_Stop_IT>
	  if(butonCounter >= 245) {
 800413e:	4b10      	ldr	r3, [pc, #64]	@ (8004180 <TIM7_DAC2_IRQHandler+0x6c>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	2bf4      	cmp	r3, #244	@ 0xf4
 8004144:	dd07      	ble.n	8004156 <TIM7_DAC2_IRQHandler+0x42>
		  mode ^= 1;
 8004146:	4b0f      	ldr	r3, [pc, #60]	@ (8004184 <TIM7_DAC2_IRQHandler+0x70>)
 8004148:	f993 3000 	ldrsb.w	r3, [r3]
 800414c:	f083 0301 	eor.w	r3, r3, #1
 8004150:	b25a      	sxtb	r2, r3
 8004152:	4b0c      	ldr	r3, [pc, #48]	@ (8004184 <TIM7_DAC2_IRQHandler+0x70>)
 8004154:	701a      	strb	r2, [r3, #0]
	  if(butonCounter > 20 && butonCounter < 245) {
 8004156:	4b0a      	ldr	r3, [pc, #40]	@ (8004180 <TIM7_DAC2_IRQHandler+0x6c>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	2b14      	cmp	r3, #20
 800415c:	dd06      	ble.n	800416c <TIM7_DAC2_IRQHandler+0x58>
 800415e:	4b08      	ldr	r3, [pc, #32]	@ (8004180 <TIM7_DAC2_IRQHandler+0x6c>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	2bf4      	cmp	r3, #244	@ 0xf4
 8004164:	dc02      	bgt.n	800416c <TIM7_DAC2_IRQHandler+0x58>
		  screen_status = SET;
 8004166:	4b08      	ldr	r3, [pc, #32]	@ (8004188 <TIM7_DAC2_IRQHandler+0x74>)
 8004168:	2201      	movs	r2, #1
 800416a:	701a      	strb	r2, [r3, #0]
	  butonCounter = 0;
 800416c:	4b04      	ldr	r3, [pc, #16]	@ (8004180 <TIM7_DAC2_IRQHandler+0x6c>)
 800416e:	2200      	movs	r2, #0
 8004170:	601a      	str	r2, [r3, #0]
}
 8004172:	bf00      	nop
 8004174:	bd80      	pop	{r7, pc}
 8004176:	bf00      	nop
 8004178:	20000404 	.word	0x20000404
 800417c:	48000400 	.word	0x48000400
 8004180:	200002d4 	.word	0x200002d4
 8004184:	200002fb 	.word	0x200002fb
 8004188:	200002d0 	.word	0x200002d0

0800418c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800418c:	b480      	push	{r7}
 800418e:	af00      	add	r7, sp, #0
  return 1;
 8004190:	2301      	movs	r3, #1
}
 8004192:	4618      	mov	r0, r3
 8004194:	46bd      	mov	sp, r7
 8004196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419a:	4770      	bx	lr

0800419c <_kill>:

int _kill(int pid, int sig)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b082      	sub	sp, #8
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
 80041a4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80041a6:	f004 fd61 	bl	8008c6c <__errno>
 80041aa:	4603      	mov	r3, r0
 80041ac:	2216      	movs	r2, #22
 80041ae:	601a      	str	r2, [r3, #0]
  return -1;
 80041b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	3708      	adds	r7, #8
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}

080041bc <_exit>:

void _exit (int status)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b082      	sub	sp, #8
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80041c4:	f04f 31ff 	mov.w	r1, #4294967295
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f7ff ffe7 	bl	800419c <_kill>
  while (1) {}    /* Make sure we hang here */
 80041ce:	bf00      	nop
 80041d0:	e7fd      	b.n	80041ce <_exit+0x12>

080041d2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80041d2:	b580      	push	{r7, lr}
 80041d4:	b086      	sub	sp, #24
 80041d6:	af00      	add	r7, sp, #0
 80041d8:	60f8      	str	r0, [r7, #12]
 80041da:	60b9      	str	r1, [r7, #8]
 80041dc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041de:	2300      	movs	r3, #0
 80041e0:	617b      	str	r3, [r7, #20]
 80041e2:	e00a      	b.n	80041fa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80041e4:	f3af 8000 	nop.w
 80041e8:	4601      	mov	r1, r0
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	1c5a      	adds	r2, r3, #1
 80041ee:	60ba      	str	r2, [r7, #8]
 80041f0:	b2ca      	uxtb	r2, r1
 80041f2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	3301      	adds	r3, #1
 80041f8:	617b      	str	r3, [r7, #20]
 80041fa:	697a      	ldr	r2, [r7, #20]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	429a      	cmp	r2, r3
 8004200:	dbf0      	blt.n	80041e4 <_read+0x12>
  }

  return len;
 8004202:	687b      	ldr	r3, [r7, #4]
}
 8004204:	4618      	mov	r0, r3
 8004206:	3718      	adds	r7, #24
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}

0800420c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b086      	sub	sp, #24
 8004210:	af00      	add	r7, sp, #0
 8004212:	60f8      	str	r0, [r7, #12]
 8004214:	60b9      	str	r1, [r7, #8]
 8004216:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004218:	2300      	movs	r3, #0
 800421a:	617b      	str	r3, [r7, #20]
 800421c:	e009      	b.n	8004232 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	1c5a      	adds	r2, r3, #1
 8004222:	60ba      	str	r2, [r7, #8]
 8004224:	781b      	ldrb	r3, [r3, #0]
 8004226:	4618      	mov	r0, r3
 8004228:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	3301      	adds	r3, #1
 8004230:	617b      	str	r3, [r7, #20]
 8004232:	697a      	ldr	r2, [r7, #20]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	429a      	cmp	r2, r3
 8004238:	dbf1      	blt.n	800421e <_write+0x12>
  }
  return len;
 800423a:	687b      	ldr	r3, [r7, #4]
}
 800423c:	4618      	mov	r0, r3
 800423e:	3718      	adds	r7, #24
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <_close>:

int _close(int file)
{
 8004244:	b480      	push	{r7}
 8004246:	b083      	sub	sp, #12
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800424c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004250:	4618      	mov	r0, r3
 8004252:	370c      	adds	r7, #12
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr

0800425c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800426c:	605a      	str	r2, [r3, #4]
  return 0;
 800426e:	2300      	movs	r3, #0
}
 8004270:	4618      	mov	r0, r3
 8004272:	370c      	adds	r7, #12
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr

0800427c <_isatty>:

int _isatty(int file)
{
 800427c:	b480      	push	{r7}
 800427e:	b083      	sub	sp, #12
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004284:	2301      	movs	r3, #1
}
 8004286:	4618      	mov	r0, r3
 8004288:	370c      	adds	r7, #12
 800428a:	46bd      	mov	sp, r7
 800428c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004290:	4770      	bx	lr

08004292 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004292:	b480      	push	{r7}
 8004294:	b085      	sub	sp, #20
 8004296:	af00      	add	r7, sp, #0
 8004298:	60f8      	str	r0, [r7, #12]
 800429a:	60b9      	str	r1, [r7, #8]
 800429c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800429e:	2300      	movs	r3, #0
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	3714      	adds	r7, #20
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr

080042ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b086      	sub	sp, #24
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80042b4:	4a14      	ldr	r2, [pc, #80]	@ (8004308 <_sbrk+0x5c>)
 80042b6:	4b15      	ldr	r3, [pc, #84]	@ (800430c <_sbrk+0x60>)
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80042c0:	4b13      	ldr	r3, [pc, #76]	@ (8004310 <_sbrk+0x64>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d102      	bne.n	80042ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80042c8:	4b11      	ldr	r3, [pc, #68]	@ (8004310 <_sbrk+0x64>)
 80042ca:	4a12      	ldr	r2, [pc, #72]	@ (8004314 <_sbrk+0x68>)
 80042cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80042ce:	4b10      	ldr	r3, [pc, #64]	@ (8004310 <_sbrk+0x64>)
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	4413      	add	r3, r2
 80042d6:	693a      	ldr	r2, [r7, #16]
 80042d8:	429a      	cmp	r2, r3
 80042da:	d207      	bcs.n	80042ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80042dc:	f004 fcc6 	bl	8008c6c <__errno>
 80042e0:	4603      	mov	r3, r0
 80042e2:	220c      	movs	r2, #12
 80042e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80042e6:	f04f 33ff 	mov.w	r3, #4294967295
 80042ea:	e009      	b.n	8004300 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80042ec:	4b08      	ldr	r3, [pc, #32]	@ (8004310 <_sbrk+0x64>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80042f2:	4b07      	ldr	r3, [pc, #28]	@ (8004310 <_sbrk+0x64>)
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	4413      	add	r3, r2
 80042fa:	4a05      	ldr	r2, [pc, #20]	@ (8004310 <_sbrk+0x64>)
 80042fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80042fe:	68fb      	ldr	r3, [r7, #12]
}
 8004300:	4618      	mov	r0, r3
 8004302:	3718      	adds	r7, #24
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}
 8004308:	20003000 	.word	0x20003000
 800430c:	00000400 	.word	0x00000400
 8004310:	200003b4 	.word	0x200003b4
 8004314:	20000628 	.word	0x20000628

08004318 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004318:	b480      	push	{r7}
 800431a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800431c:	4b06      	ldr	r3, [pc, #24]	@ (8004338 <SystemInit+0x20>)
 800431e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004322:	4a05      	ldr	r2, [pc, #20]	@ (8004338 <SystemInit+0x20>)
 8004324:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004328:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800432c:	bf00      	nop
 800432e:	46bd      	mov	sp, r7
 8004330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004334:	4770      	bx	lr
 8004336:	bf00      	nop
 8004338:	e000ed00 	.word	0xe000ed00

0800433c <MX_TIM6_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b084      	sub	sp, #16
 8004340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004342:	1d3b      	adds	r3, r7, #4
 8004344:	2200      	movs	r2, #0
 8004346:	601a      	str	r2, [r3, #0]
 8004348:	605a      	str	r2, [r3, #4]
 800434a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800434c:	4b15      	ldr	r3, [pc, #84]	@ (80043a4 <MX_TIM6_Init+0x68>)
 800434e:	4a16      	ldr	r2, [pc, #88]	@ (80043a8 <MX_TIM6_Init+0x6c>)
 8004350:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 800-1;
 8004352:	4b14      	ldr	r3, [pc, #80]	@ (80043a4 <MX_TIM6_Init+0x68>)
 8004354:	f240 321f 	movw	r2, #799	@ 0x31f
 8004358:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800435a:	4b12      	ldr	r3, [pc, #72]	@ (80043a4 <MX_TIM6_Init+0x68>)
 800435c:	2200      	movs	r2, #0
 800435e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 5000;
 8004360:	4b10      	ldr	r3, [pc, #64]	@ (80043a4 <MX_TIM6_Init+0x68>)
 8004362:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004366:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004368:	4b0e      	ldr	r3, [pc, #56]	@ (80043a4 <MX_TIM6_Init+0x68>)
 800436a:	2200      	movs	r2, #0
 800436c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800436e:	480d      	ldr	r0, [pc, #52]	@ (80043a4 <MX_TIM6_Init+0x68>)
 8004370:	f002 ffb0 	bl	80072d4 <HAL_TIM_Base_Init>
 8004374:	4603      	mov	r3, r0
 8004376:	2b00      	cmp	r3, #0
 8004378:	d001      	beq.n	800437e <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800437a:	f7ff fd61 	bl	8003e40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800437e:	2300      	movs	r3, #0
 8004380:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004382:	2300      	movs	r3, #0
 8004384:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004386:	1d3b      	adds	r3, r7, #4
 8004388:	4619      	mov	r1, r3
 800438a:	4806      	ldr	r0, [pc, #24]	@ (80043a4 <MX_TIM6_Init+0x68>)
 800438c:	f003 fa3e 	bl	800780c <HAL_TIMEx_MasterConfigSynchronization>
 8004390:	4603      	mov	r3, r0
 8004392:	2b00      	cmp	r3, #0
 8004394:	d001      	beq.n	800439a <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8004396:	f7ff fd53 	bl	8003e40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800439a:	bf00      	nop
 800439c:	3710      	adds	r7, #16
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	bf00      	nop
 80043a4:	200003b8 	.word	0x200003b8
 80043a8:	40001000 	.word	0x40001000

080043ac <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b084      	sub	sp, #16
 80043b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80043b2:	1d3b      	adds	r3, r7, #4
 80043b4:	2200      	movs	r2, #0
 80043b6:	601a      	str	r2, [r3, #0]
 80043b8:	605a      	str	r2, [r3, #4]
 80043ba:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80043bc:	4b14      	ldr	r3, [pc, #80]	@ (8004410 <MX_TIM7_Init+0x64>)
 80043be:	4a15      	ldr	r2, [pc, #84]	@ (8004414 <MX_TIM7_Init+0x68>)
 80043c0:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 800-1;
 80043c2:	4b13      	ldr	r3, [pc, #76]	@ (8004410 <MX_TIM7_Init+0x64>)
 80043c4:	f240 321f 	movw	r2, #799	@ 0x31f
 80043c8:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80043ca:	4b11      	ldr	r3, [pc, #68]	@ (8004410 <MX_TIM7_Init+0x64>)
 80043cc:	2200      	movs	r2, #0
 80043ce:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 100;
 80043d0:	4b0f      	ldr	r3, [pc, #60]	@ (8004410 <MX_TIM7_Init+0x64>)
 80043d2:	2264      	movs	r2, #100	@ 0x64
 80043d4:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80043d6:	4b0e      	ldr	r3, [pc, #56]	@ (8004410 <MX_TIM7_Init+0x64>)
 80043d8:	2200      	movs	r2, #0
 80043da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80043dc:	480c      	ldr	r0, [pc, #48]	@ (8004410 <MX_TIM7_Init+0x64>)
 80043de:	f002 ff79 	bl	80072d4 <HAL_TIM_Base_Init>
 80043e2:	4603      	mov	r3, r0
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d001      	beq.n	80043ec <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80043e8:	f7ff fd2a 	bl	8003e40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80043ec:	2300      	movs	r3, #0
 80043ee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80043f0:	2300      	movs	r3, #0
 80043f2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80043f4:	1d3b      	adds	r3, r7, #4
 80043f6:	4619      	mov	r1, r3
 80043f8:	4805      	ldr	r0, [pc, #20]	@ (8004410 <MX_TIM7_Init+0x64>)
 80043fa:	f003 fa07 	bl	800780c <HAL_TIMEx_MasterConfigSynchronization>
 80043fe:	4603      	mov	r3, r0
 8004400:	2b00      	cmp	r3, #0
 8004402:	d001      	beq.n	8004408 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8004404:	f7ff fd1c 	bl	8003e40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8004408:	bf00      	nop
 800440a:	3710      	adds	r7, #16
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}
 8004410:	20000404 	.word	0x20000404
 8004414:	40001400 	.word	0x40001400

08004418 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b084      	sub	sp, #16
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a1a      	ldr	r2, [pc, #104]	@ (8004490 <HAL_TIM_Base_MspInit+0x78>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d114      	bne.n	8004454 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800442a:	4b1a      	ldr	r3, [pc, #104]	@ (8004494 <HAL_TIM_Base_MspInit+0x7c>)
 800442c:	69db      	ldr	r3, [r3, #28]
 800442e:	4a19      	ldr	r2, [pc, #100]	@ (8004494 <HAL_TIM_Base_MspInit+0x7c>)
 8004430:	f043 0310 	orr.w	r3, r3, #16
 8004434:	61d3      	str	r3, [r2, #28]
 8004436:	4b17      	ldr	r3, [pc, #92]	@ (8004494 <HAL_TIM_Base_MspInit+0x7c>)
 8004438:	69db      	ldr	r3, [r3, #28]
 800443a:	f003 0310 	and.w	r3, r3, #16
 800443e:	60fb      	str	r3, [r7, #12]
 8004440:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 8004442:	2200      	movs	r2, #0
 8004444:	2100      	movs	r1, #0
 8004446:	2036      	movs	r0, #54	@ 0x36
 8004448:	f000 fa2b 	bl	80048a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 800444c:	2036      	movs	r0, #54	@ 0x36
 800444e:	f000 fa44 	bl	80048da <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_DAC2_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8004452:	e018      	b.n	8004486 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM7)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a0f      	ldr	r2, [pc, #60]	@ (8004498 <HAL_TIM_Base_MspInit+0x80>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d113      	bne.n	8004486 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800445e:	4b0d      	ldr	r3, [pc, #52]	@ (8004494 <HAL_TIM_Base_MspInit+0x7c>)
 8004460:	69db      	ldr	r3, [r3, #28]
 8004462:	4a0c      	ldr	r2, [pc, #48]	@ (8004494 <HAL_TIM_Base_MspInit+0x7c>)
 8004464:	f043 0320 	orr.w	r3, r3, #32
 8004468:	61d3      	str	r3, [r2, #28]
 800446a:	4b0a      	ldr	r3, [pc, #40]	@ (8004494 <HAL_TIM_Base_MspInit+0x7c>)
 800446c:	69db      	ldr	r3, [r3, #28]
 800446e:	f003 0320 	and.w	r3, r3, #32
 8004472:	60bb      	str	r3, [r7, #8]
 8004474:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_DAC2_IRQn, 0, 0);
 8004476:	2200      	movs	r2, #0
 8004478:	2100      	movs	r1, #0
 800447a:	2037      	movs	r0, #55	@ 0x37
 800447c:	f000 fa11 	bl	80048a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC2_IRQn);
 8004480:	2037      	movs	r0, #55	@ 0x37
 8004482:	f000 fa2a 	bl	80048da <HAL_NVIC_EnableIRQ>
}
 8004486:	bf00      	nop
 8004488:	3710      	adds	r7, #16
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}
 800448e:	bf00      	nop
 8004490:	40001000 	.word	0x40001000
 8004494:	40021000 	.word	0x40021000
 8004498:	40001400 	.word	0x40001400

0800449c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80044a0:	4b14      	ldr	r3, [pc, #80]	@ (80044f4 <MX_USART2_UART_Init+0x58>)
 80044a2:	4a15      	ldr	r2, [pc, #84]	@ (80044f8 <MX_USART2_UART_Init+0x5c>)
 80044a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80044a6:	4b13      	ldr	r3, [pc, #76]	@ (80044f4 <MX_USART2_UART_Init+0x58>)
 80044a8:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 80044ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80044ae:	4b11      	ldr	r3, [pc, #68]	@ (80044f4 <MX_USART2_UART_Init+0x58>)
 80044b0:	2200      	movs	r2, #0
 80044b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80044b4:	4b0f      	ldr	r3, [pc, #60]	@ (80044f4 <MX_USART2_UART_Init+0x58>)
 80044b6:	2200      	movs	r2, #0
 80044b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80044ba:	4b0e      	ldr	r3, [pc, #56]	@ (80044f4 <MX_USART2_UART_Init+0x58>)
 80044bc:	2200      	movs	r2, #0
 80044be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80044c0:	4b0c      	ldr	r3, [pc, #48]	@ (80044f4 <MX_USART2_UART_Init+0x58>)
 80044c2:	220c      	movs	r2, #12
 80044c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80044c6:	4b0b      	ldr	r3, [pc, #44]	@ (80044f4 <MX_USART2_UART_Init+0x58>)
 80044c8:	2200      	movs	r2, #0
 80044ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80044cc:	4b09      	ldr	r3, [pc, #36]	@ (80044f4 <MX_USART2_UART_Init+0x58>)
 80044ce:	2200      	movs	r2, #0
 80044d0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80044d2:	4b08      	ldr	r3, [pc, #32]	@ (80044f4 <MX_USART2_UART_Init+0x58>)
 80044d4:	2200      	movs	r2, #0
 80044d6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80044d8:	4b06      	ldr	r3, [pc, #24]	@ (80044f4 <MX_USART2_UART_Init+0x58>)
 80044da:	2200      	movs	r2, #0
 80044dc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80044de:	4805      	ldr	r0, [pc, #20]	@ (80044f4 <MX_USART2_UART_Init+0x58>)
 80044e0:	f003 fa20 	bl	8007924 <HAL_UART_Init>
 80044e4:	4603      	mov	r3, r0
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d001      	beq.n	80044ee <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80044ea:	f7ff fca9 	bl	8003e40 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80044ee:	bf00      	nop
 80044f0:	bd80      	pop	{r7, pc}
 80044f2:	bf00      	nop
 80044f4:	20000450 	.word	0x20000450
 80044f8:	40004400 	.word	0x40004400

080044fc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b08a      	sub	sp, #40	@ 0x28
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004504:	f107 0314 	add.w	r3, r7, #20
 8004508:	2200      	movs	r2, #0
 800450a:	601a      	str	r2, [r3, #0]
 800450c:	605a      	str	r2, [r3, #4]
 800450e:	609a      	str	r2, [r3, #8]
 8004510:	60da      	str	r2, [r3, #12]
 8004512:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a18      	ldr	r2, [pc, #96]	@ (800457c <HAL_UART_MspInit+0x80>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d129      	bne.n	8004572 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800451e:	4b18      	ldr	r3, [pc, #96]	@ (8004580 <HAL_UART_MspInit+0x84>)
 8004520:	69db      	ldr	r3, [r3, #28]
 8004522:	4a17      	ldr	r2, [pc, #92]	@ (8004580 <HAL_UART_MspInit+0x84>)
 8004524:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004528:	61d3      	str	r3, [r2, #28]
 800452a:	4b15      	ldr	r3, [pc, #84]	@ (8004580 <HAL_UART_MspInit+0x84>)
 800452c:	69db      	ldr	r3, [r3, #28]
 800452e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004532:	613b      	str	r3, [r7, #16]
 8004534:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004536:	4b12      	ldr	r3, [pc, #72]	@ (8004580 <HAL_UART_MspInit+0x84>)
 8004538:	695b      	ldr	r3, [r3, #20]
 800453a:	4a11      	ldr	r2, [pc, #68]	@ (8004580 <HAL_UART_MspInit+0x84>)
 800453c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004540:	6153      	str	r3, [r2, #20]
 8004542:	4b0f      	ldr	r3, [pc, #60]	@ (8004580 <HAL_UART_MspInit+0x84>)
 8004544:	695b      	ldr	r3, [r3, #20]
 8004546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800454a:	60fb      	str	r3, [r7, #12]
 800454c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 800454e:	f248 0304 	movw	r3, #32772	@ 0x8004
 8004552:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004554:	2302      	movs	r3, #2
 8004556:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004558:	2300      	movs	r3, #0
 800455a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800455c:	2303      	movs	r3, #3
 800455e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004560:	2307      	movs	r3, #7
 8004562:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004564:	f107 0314 	add.w	r3, r7, #20
 8004568:	4619      	mov	r1, r3
 800456a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800456e:	f000 fb65 	bl	8004c3c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004572:	bf00      	nop
 8004574:	3728      	adds	r7, #40	@ 0x28
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
 800457a:	bf00      	nop
 800457c:	40004400 	.word	0x40004400
 8004580:	40021000 	.word	0x40021000

08004584 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004584:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80045bc <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8004588:	f7ff fec6 	bl	8004318 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800458c:	480c      	ldr	r0, [pc, #48]	@ (80045c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800458e:	490d      	ldr	r1, [pc, #52]	@ (80045c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004590:	4a0d      	ldr	r2, [pc, #52]	@ (80045c8 <LoopForever+0xe>)
  movs r3, #0
 8004592:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004594:	e002      	b.n	800459c <LoopCopyDataInit>

08004596 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004596:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004598:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800459a:	3304      	adds	r3, #4

0800459c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800459c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800459e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80045a0:	d3f9      	bcc.n	8004596 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80045a2:	4a0a      	ldr	r2, [pc, #40]	@ (80045cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80045a4:	4c0a      	ldr	r4, [pc, #40]	@ (80045d0 <LoopForever+0x16>)
  movs r3, #0
 80045a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80045a8:	e001      	b.n	80045ae <LoopFillZerobss>

080045aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80045aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80045ac:	3204      	adds	r2, #4

080045ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80045ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80045b0:	d3fb      	bcc.n	80045aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80045b2:	f004 fb61 	bl	8008c78 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80045b6:	f7fe fc81 	bl	8002ebc <main>

080045ba <LoopForever>:

LoopForever:
    b LoopForever
 80045ba:	e7fe      	b.n	80045ba <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80045bc:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80045c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80045c4:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80045c8:	0800c384 	.word	0x0800c384
  ldr r2, =_sbss
 80045cc:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80045d0:	20000628 	.word	0x20000628

080045d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80045d4:	e7fe      	b.n	80045d4 <ADC1_2_IRQHandler>
	...

080045d8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80045dc:	4b08      	ldr	r3, [pc, #32]	@ (8004600 <HAL_Init+0x28>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a07      	ldr	r2, [pc, #28]	@ (8004600 <HAL_Init+0x28>)
 80045e2:	f043 0310 	orr.w	r3, r3, #16
 80045e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80045e8:	2003      	movs	r0, #3
 80045ea:	f000 f94f 	bl	800488c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80045ee:	2000      	movs	r0, #0
 80045f0:	f000 f808 	bl	8004604 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80045f4:	f7ff fcd4 	bl	8003fa0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80045f8:	2300      	movs	r3, #0
}
 80045fa:	4618      	mov	r0, r3
 80045fc:	bd80      	pop	{r7, pc}
 80045fe:	bf00      	nop
 8004600:	40022000 	.word	0x40022000

08004604 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b082      	sub	sp, #8
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800460c:	4b12      	ldr	r3, [pc, #72]	@ (8004658 <HAL_InitTick+0x54>)
 800460e:	681a      	ldr	r2, [r3, #0]
 8004610:	4b12      	ldr	r3, [pc, #72]	@ (800465c <HAL_InitTick+0x58>)
 8004612:	781b      	ldrb	r3, [r3, #0]
 8004614:	4619      	mov	r1, r3
 8004616:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800461a:	fbb3 f3f1 	udiv	r3, r3, r1
 800461e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004622:	4618      	mov	r0, r3
 8004624:	f000 f967 	bl	80048f6 <HAL_SYSTICK_Config>
 8004628:	4603      	mov	r3, r0
 800462a:	2b00      	cmp	r3, #0
 800462c:	d001      	beq.n	8004632 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	e00e      	b.n	8004650 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2b0f      	cmp	r3, #15
 8004636:	d80a      	bhi.n	800464e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004638:	2200      	movs	r2, #0
 800463a:	6879      	ldr	r1, [r7, #4]
 800463c:	f04f 30ff 	mov.w	r0, #4294967295
 8004640:	f000 f92f 	bl	80048a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004644:	4a06      	ldr	r2, [pc, #24]	@ (8004660 <HAL_InitTick+0x5c>)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800464a:	2300      	movs	r3, #0
 800464c:	e000      	b.n	8004650 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
}
 8004650:	4618      	mov	r0, r3
 8004652:	3708      	adds	r7, #8
 8004654:	46bd      	mov	sp, r7
 8004656:	bd80      	pop	{r7, pc}
 8004658:	20000004 	.word	0x20000004
 800465c:	2000000c 	.word	0x2000000c
 8004660:	20000008 	.word	0x20000008

08004664 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004664:	b480      	push	{r7}
 8004666:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004668:	4b06      	ldr	r3, [pc, #24]	@ (8004684 <HAL_IncTick+0x20>)
 800466a:	781b      	ldrb	r3, [r3, #0]
 800466c:	461a      	mov	r2, r3
 800466e:	4b06      	ldr	r3, [pc, #24]	@ (8004688 <HAL_IncTick+0x24>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4413      	add	r3, r2
 8004674:	4a04      	ldr	r2, [pc, #16]	@ (8004688 <HAL_IncTick+0x24>)
 8004676:	6013      	str	r3, [r2, #0]
}
 8004678:	bf00      	nop
 800467a:	46bd      	mov	sp, r7
 800467c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004680:	4770      	bx	lr
 8004682:	bf00      	nop
 8004684:	2000000c 	.word	0x2000000c
 8004688:	200004d8 	.word	0x200004d8

0800468c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800468c:	b480      	push	{r7}
 800468e:	af00      	add	r7, sp, #0
  return uwTick;  
 8004690:	4b03      	ldr	r3, [pc, #12]	@ (80046a0 <HAL_GetTick+0x14>)
 8004692:	681b      	ldr	r3, [r3, #0]
}
 8004694:	4618      	mov	r0, r3
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr
 800469e:	bf00      	nop
 80046a0:	200004d8 	.word	0x200004d8

080046a4 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b084      	sub	sp, #16
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80046ac:	f7ff ffee 	bl	800468c <HAL_GetTick>
 80046b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046bc:	d005      	beq.n	80046ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80046be:	4b0a      	ldr	r3, [pc, #40]	@ (80046e8 <HAL_Delay+0x44>)
 80046c0:	781b      	ldrb	r3, [r3, #0]
 80046c2:	461a      	mov	r2, r3
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	4413      	add	r3, r2
 80046c8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80046ca:	bf00      	nop
 80046cc:	f7ff ffde 	bl	800468c <HAL_GetTick>
 80046d0:	4602      	mov	r2, r0
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	68fa      	ldr	r2, [r7, #12]
 80046d8:	429a      	cmp	r2, r3
 80046da:	d8f7      	bhi.n	80046cc <HAL_Delay+0x28>
  {
  }
}
 80046dc:	bf00      	nop
 80046de:	bf00      	nop
 80046e0:	3710      	adds	r7, #16
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}
 80046e6:	bf00      	nop
 80046e8:	2000000c 	.word	0x2000000c

080046ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b085      	sub	sp, #20
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	f003 0307 	and.w	r3, r3, #7
 80046fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80046fc:	4b0c      	ldr	r3, [pc, #48]	@ (8004730 <__NVIC_SetPriorityGrouping+0x44>)
 80046fe:	68db      	ldr	r3, [r3, #12]
 8004700:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004702:	68ba      	ldr	r2, [r7, #8]
 8004704:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004708:	4013      	ands	r3, r2
 800470a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004714:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004718:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800471c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800471e:	4a04      	ldr	r2, [pc, #16]	@ (8004730 <__NVIC_SetPriorityGrouping+0x44>)
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	60d3      	str	r3, [r2, #12]
}
 8004724:	bf00      	nop
 8004726:	3714      	adds	r7, #20
 8004728:	46bd      	mov	sp, r7
 800472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472e:	4770      	bx	lr
 8004730:	e000ed00 	.word	0xe000ed00

08004734 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004734:	b480      	push	{r7}
 8004736:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004738:	4b04      	ldr	r3, [pc, #16]	@ (800474c <__NVIC_GetPriorityGrouping+0x18>)
 800473a:	68db      	ldr	r3, [r3, #12]
 800473c:	0a1b      	lsrs	r3, r3, #8
 800473e:	f003 0307 	and.w	r3, r3, #7
}
 8004742:	4618      	mov	r0, r3
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr
 800474c:	e000ed00 	.word	0xe000ed00

08004750 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004750:	b480      	push	{r7}
 8004752:	b083      	sub	sp, #12
 8004754:	af00      	add	r7, sp, #0
 8004756:	4603      	mov	r3, r0
 8004758:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800475a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800475e:	2b00      	cmp	r3, #0
 8004760:	db0b      	blt.n	800477a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004762:	79fb      	ldrb	r3, [r7, #7]
 8004764:	f003 021f 	and.w	r2, r3, #31
 8004768:	4907      	ldr	r1, [pc, #28]	@ (8004788 <__NVIC_EnableIRQ+0x38>)
 800476a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800476e:	095b      	lsrs	r3, r3, #5
 8004770:	2001      	movs	r0, #1
 8004772:	fa00 f202 	lsl.w	r2, r0, r2
 8004776:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800477a:	bf00      	nop
 800477c:	370c      	adds	r7, #12
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr
 8004786:	bf00      	nop
 8004788:	e000e100 	.word	0xe000e100

0800478c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800478c:	b480      	push	{r7}
 800478e:	b083      	sub	sp, #12
 8004790:	af00      	add	r7, sp, #0
 8004792:	4603      	mov	r3, r0
 8004794:	6039      	str	r1, [r7, #0]
 8004796:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004798:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800479c:	2b00      	cmp	r3, #0
 800479e:	db0a      	blt.n	80047b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	b2da      	uxtb	r2, r3
 80047a4:	490c      	ldr	r1, [pc, #48]	@ (80047d8 <__NVIC_SetPriority+0x4c>)
 80047a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047aa:	0112      	lsls	r2, r2, #4
 80047ac:	b2d2      	uxtb	r2, r2
 80047ae:	440b      	add	r3, r1
 80047b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80047b4:	e00a      	b.n	80047cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	b2da      	uxtb	r2, r3
 80047ba:	4908      	ldr	r1, [pc, #32]	@ (80047dc <__NVIC_SetPriority+0x50>)
 80047bc:	79fb      	ldrb	r3, [r7, #7]
 80047be:	f003 030f 	and.w	r3, r3, #15
 80047c2:	3b04      	subs	r3, #4
 80047c4:	0112      	lsls	r2, r2, #4
 80047c6:	b2d2      	uxtb	r2, r2
 80047c8:	440b      	add	r3, r1
 80047ca:	761a      	strb	r2, [r3, #24]
}
 80047cc:	bf00      	nop
 80047ce:	370c      	adds	r7, #12
 80047d0:	46bd      	mov	sp, r7
 80047d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d6:	4770      	bx	lr
 80047d8:	e000e100 	.word	0xe000e100
 80047dc:	e000ed00 	.word	0xe000ed00

080047e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b089      	sub	sp, #36	@ 0x24
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	60f8      	str	r0, [r7, #12]
 80047e8:	60b9      	str	r1, [r7, #8]
 80047ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	f003 0307 	and.w	r3, r3, #7
 80047f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80047f4:	69fb      	ldr	r3, [r7, #28]
 80047f6:	f1c3 0307 	rsb	r3, r3, #7
 80047fa:	2b04      	cmp	r3, #4
 80047fc:	bf28      	it	cs
 80047fe:	2304      	movcs	r3, #4
 8004800:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004802:	69fb      	ldr	r3, [r7, #28]
 8004804:	3304      	adds	r3, #4
 8004806:	2b06      	cmp	r3, #6
 8004808:	d902      	bls.n	8004810 <NVIC_EncodePriority+0x30>
 800480a:	69fb      	ldr	r3, [r7, #28]
 800480c:	3b03      	subs	r3, #3
 800480e:	e000      	b.n	8004812 <NVIC_EncodePriority+0x32>
 8004810:	2300      	movs	r3, #0
 8004812:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004814:	f04f 32ff 	mov.w	r2, #4294967295
 8004818:	69bb      	ldr	r3, [r7, #24]
 800481a:	fa02 f303 	lsl.w	r3, r2, r3
 800481e:	43da      	mvns	r2, r3
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	401a      	ands	r2, r3
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004828:	f04f 31ff 	mov.w	r1, #4294967295
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	fa01 f303 	lsl.w	r3, r1, r3
 8004832:	43d9      	mvns	r1, r3
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004838:	4313      	orrs	r3, r2
         );
}
 800483a:	4618      	mov	r0, r3
 800483c:	3724      	adds	r7, #36	@ 0x24
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr
	...

08004848 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b082      	sub	sp, #8
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	3b01      	subs	r3, #1
 8004854:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004858:	d301      	bcc.n	800485e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800485a:	2301      	movs	r3, #1
 800485c:	e00f      	b.n	800487e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800485e:	4a0a      	ldr	r2, [pc, #40]	@ (8004888 <SysTick_Config+0x40>)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	3b01      	subs	r3, #1
 8004864:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004866:	210f      	movs	r1, #15
 8004868:	f04f 30ff 	mov.w	r0, #4294967295
 800486c:	f7ff ff8e 	bl	800478c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004870:	4b05      	ldr	r3, [pc, #20]	@ (8004888 <SysTick_Config+0x40>)
 8004872:	2200      	movs	r2, #0
 8004874:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004876:	4b04      	ldr	r3, [pc, #16]	@ (8004888 <SysTick_Config+0x40>)
 8004878:	2207      	movs	r2, #7
 800487a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800487c:	2300      	movs	r3, #0
}
 800487e:	4618      	mov	r0, r3
 8004880:	3708      	adds	r7, #8
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}
 8004886:	bf00      	nop
 8004888:	e000e010 	.word	0xe000e010

0800488c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b082      	sub	sp, #8
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004894:	6878      	ldr	r0, [r7, #4]
 8004896:	f7ff ff29 	bl	80046ec <__NVIC_SetPriorityGrouping>
}
 800489a:	bf00      	nop
 800489c:	3708      	adds	r7, #8
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}

080048a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048a2:	b580      	push	{r7, lr}
 80048a4:	b086      	sub	sp, #24
 80048a6:	af00      	add	r7, sp, #0
 80048a8:	4603      	mov	r3, r0
 80048aa:	60b9      	str	r1, [r7, #8]
 80048ac:	607a      	str	r2, [r7, #4]
 80048ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80048b0:	2300      	movs	r3, #0
 80048b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80048b4:	f7ff ff3e 	bl	8004734 <__NVIC_GetPriorityGrouping>
 80048b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80048ba:	687a      	ldr	r2, [r7, #4]
 80048bc:	68b9      	ldr	r1, [r7, #8]
 80048be:	6978      	ldr	r0, [r7, #20]
 80048c0:	f7ff ff8e 	bl	80047e0 <NVIC_EncodePriority>
 80048c4:	4602      	mov	r2, r0
 80048c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80048ca:	4611      	mov	r1, r2
 80048cc:	4618      	mov	r0, r3
 80048ce:	f7ff ff5d 	bl	800478c <__NVIC_SetPriority>
}
 80048d2:	bf00      	nop
 80048d4:	3718      	adds	r7, #24
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}

080048da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80048da:	b580      	push	{r7, lr}
 80048dc:	b082      	sub	sp, #8
 80048de:	af00      	add	r7, sp, #0
 80048e0:	4603      	mov	r3, r0
 80048e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80048e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048e8:	4618      	mov	r0, r3
 80048ea:	f7ff ff31 	bl	8004750 <__NVIC_EnableIRQ>
}
 80048ee:	bf00      	nop
 80048f0:	3708      	adds	r7, #8
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}

080048f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80048f6:	b580      	push	{r7, lr}
 80048f8:	b082      	sub	sp, #8
 80048fa:	af00      	add	r7, sp, #0
 80048fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80048fe:	6878      	ldr	r0, [r7, #4]
 8004900:	f7ff ffa2 	bl	8004848 <SysTick_Config>
 8004904:	4603      	mov	r3, r0
}
 8004906:	4618      	mov	r0, r3
 8004908:	3708      	adds	r7, #8
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}

0800490e <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800490e:	b580      	push	{r7, lr}
 8004910:	b084      	sub	sp, #16
 8004912:	af00      	add	r7, sp, #0
 8004914:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004916:	2300      	movs	r3, #0
 8004918:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d101      	bne.n	8004924 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004920:	2301      	movs	r3, #1
 8004922:	e037      	b.n	8004994 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2202      	movs	r2, #2
 8004928:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800493a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800493e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004948:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	68db      	ldr	r3, [r3, #12]
 800494e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004954:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	695b      	ldr	r3, [r3, #20]
 800495a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004960:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	69db      	ldr	r3, [r3, #28]
 8004966:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004968:	68fa      	ldr	r2, [r7, #12]
 800496a:	4313      	orrs	r3, r2
 800496c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	68fa      	ldr	r2, [r7, #12]
 8004974:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	f000 f940 	bl	8004bfc <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2200      	movs	r2, #0
 8004980:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2201      	movs	r2, #1
 8004986:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2200      	movs	r2, #0
 800498e:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004992:	2300      	movs	r3, #0
}
 8004994:	4618      	mov	r0, r3
 8004996:	3710      	adds	r7, #16
 8004998:	46bd      	mov	sp, r7
 800499a:	bd80      	pop	{r7, pc}

0800499c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b086      	sub	sp, #24
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	60f8      	str	r0, [r7, #12]
 80049a4:	60b9      	str	r1, [r7, #8]
 80049a6:	607a      	str	r2, [r7, #4]
 80049a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049aa:	2300      	movs	r3, #0
 80049ac:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	d101      	bne.n	80049bc <HAL_DMA_Start_IT+0x20>
 80049b8:	2302      	movs	r3, #2
 80049ba:	e04a      	b.n	8004a52 <HAL_DMA_Start_IT+0xb6>
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2201      	movs	r2, #1
 80049c0:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80049ca:	2b01      	cmp	r3, #1
 80049cc:	d13a      	bne.n	8004a44 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2202      	movs	r2, #2
 80049d2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2200      	movs	r2, #0
 80049da:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f022 0201 	bic.w	r2, r2, #1
 80049ea:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	687a      	ldr	r2, [r7, #4]
 80049f0:	68b9      	ldr	r1, [r7, #8]
 80049f2:	68f8      	ldr	r0, [r7, #12]
 80049f4:	f000 f8d4 	bl	8004ba0 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d008      	beq.n	8004a12 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f042 020e 	orr.w	r2, r2, #14
 8004a0e:	601a      	str	r2, [r3, #0]
 8004a10:	e00f      	b.n	8004a32 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f042 020a 	orr.w	r2, r2, #10
 8004a20:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f022 0204 	bic.w	r2, r2, #4
 8004a30:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f042 0201 	orr.w	r2, r2, #1
 8004a40:	601a      	str	r2, [r3, #0]
 8004a42:	e005      	b.n	8004a50 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2200      	movs	r2, #0
 8004a48:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004a4c:	2302      	movs	r3, #2
 8004a4e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004a50:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	3718      	adds	r7, #24
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}

08004a5a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004a5a:	b580      	push	{r7, lr}
 8004a5c:	b084      	sub	sp, #16
 8004a5e:	af00      	add	r7, sp, #0
 8004a60:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a76:	2204      	movs	r2, #4
 8004a78:	409a      	lsls	r2, r3
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	4013      	ands	r3, r2
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d024      	beq.n	8004acc <HAL_DMA_IRQHandler+0x72>
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	f003 0304 	and.w	r3, r3, #4
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d01f      	beq.n	8004acc <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 0320 	and.w	r3, r3, #32
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d107      	bne.n	8004aaa <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f022 0204 	bic.w	r2, r2, #4
 8004aa8:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ab2:	2104      	movs	r1, #4
 8004ab4:	fa01 f202 	lsl.w	r2, r1, r2
 8004ab8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d06a      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004aca:	e065      	b.n	8004b98 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ad0:	2202      	movs	r2, #2
 8004ad2:	409a      	lsls	r2, r3
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	4013      	ands	r3, r2
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d02c      	beq.n	8004b36 <HAL_DMA_IRQHandler+0xdc>
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	f003 0302 	and.w	r3, r3, #2
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d027      	beq.n	8004b36 <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f003 0320 	and.w	r3, r3, #32
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d10b      	bne.n	8004b0c <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	681a      	ldr	r2, [r3, #0]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f022 020a 	bic.w	r2, r2, #10
 8004b02:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b14:	2102      	movs	r1, #2
 8004b16:	fa01 f202 	lsl.w	r2, r1, r2
 8004b1a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d035      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004b34:	e030      	b.n	8004b98 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b3a:	2208      	movs	r2, #8
 8004b3c:	409a      	lsls	r2, r3
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	4013      	ands	r3, r2
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d028      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x13e>
 8004b46:	68bb      	ldr	r3, [r7, #8]
 8004b48:	f003 0308 	and.w	r3, r3, #8
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d023      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f022 020e 	bic.w	r2, r2, #14
 8004b5e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b68:	2101      	movs	r1, #1
 8004b6a:	fa01 f202 	lsl.w	r2, r1, r2
 8004b6e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2201      	movs	r2, #1
 8004b74:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2201      	movs	r2, #1
 8004b7a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d004      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b92:	6878      	ldr	r0, [r7, #4]
 8004b94:	4798      	blx	r3
    }
  }
}
 8004b96:	e7ff      	b.n	8004b98 <HAL_DMA_IRQHandler+0x13e>
 8004b98:	bf00      	nop
 8004b9a:	3710      	adds	r7, #16
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd80      	pop	{r7, pc}

08004ba0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b085      	sub	sp, #20
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	60f8      	str	r0, [r7, #12]
 8004ba8:	60b9      	str	r1, [r7, #8]
 8004baa:	607a      	str	r2, [r7, #4]
 8004bac:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bb6:	2101      	movs	r1, #1
 8004bb8:	fa01 f202 	lsl.w	r2, r1, r2
 8004bbc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	683a      	ldr	r2, [r7, #0]
 8004bc4:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	2b10      	cmp	r3, #16
 8004bcc:	d108      	bne.n	8004be0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	687a      	ldr	r2, [r7, #4]
 8004bd4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	68ba      	ldr	r2, [r7, #8]
 8004bdc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004bde:	e007      	b.n	8004bf0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	68ba      	ldr	r2, [r7, #8]
 8004be6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	687a      	ldr	r2, [r7, #4]
 8004bee:	60da      	str	r2, [r3, #12]
}
 8004bf0:	bf00      	nop
 8004bf2:	3714      	adds	r7, #20
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfa:	4770      	bx	lr

08004bfc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b083      	sub	sp, #12
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	461a      	mov	r2, r3
 8004c0a:	4b09      	ldr	r3, [pc, #36]	@ (8004c30 <DMA_CalcBaseAndBitshift+0x34>)
 8004c0c:	4413      	add	r3, r2
 8004c0e:	4a09      	ldr	r2, [pc, #36]	@ (8004c34 <DMA_CalcBaseAndBitshift+0x38>)
 8004c10:	fba2 2303 	umull	r2, r3, r2, r3
 8004c14:	091b      	lsrs	r3, r3, #4
 8004c16:	009a      	lsls	r2, r3, #2
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	4a06      	ldr	r2, [pc, #24]	@ (8004c38 <DMA_CalcBaseAndBitshift+0x3c>)
 8004c20:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8004c22:	bf00      	nop
 8004c24:	370c      	adds	r7, #12
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr
 8004c2e:	bf00      	nop
 8004c30:	bffdfff8 	.word	0xbffdfff8
 8004c34:	cccccccd 	.word	0xcccccccd
 8004c38:	40020000 	.word	0x40020000

08004c3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b087      	sub	sp, #28
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
 8004c44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004c46:	2300      	movs	r3, #0
 8004c48:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004c4a:	e14e      	b.n	8004eea <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	681a      	ldr	r2, [r3, #0]
 8004c50:	2101      	movs	r1, #1
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	fa01 f303 	lsl.w	r3, r1, r3
 8004c58:	4013      	ands	r3, r2
 8004c5a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	f000 8140 	beq.w	8004ee4 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	f003 0303 	and.w	r3, r3, #3
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d005      	beq.n	8004c7c <HAL_GPIO_Init+0x40>
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	f003 0303 	and.w	r3, r3, #3
 8004c78:	2b02      	cmp	r3, #2
 8004c7a:	d130      	bne.n	8004cde <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	005b      	lsls	r3, r3, #1
 8004c86:	2203      	movs	r2, #3
 8004c88:	fa02 f303 	lsl.w	r3, r2, r3
 8004c8c:	43db      	mvns	r3, r3
 8004c8e:	693a      	ldr	r2, [r7, #16]
 8004c90:	4013      	ands	r3, r2
 8004c92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	68da      	ldr	r2, [r3, #12]
 8004c98:	697b      	ldr	r3, [r7, #20]
 8004c9a:	005b      	lsls	r3, r3, #1
 8004c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca0:	693a      	ldr	r2, [r7, #16]
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	693a      	ldr	r2, [r7, #16]
 8004caa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cba:	43db      	mvns	r3, r3
 8004cbc:	693a      	ldr	r2, [r7, #16]
 8004cbe:	4013      	ands	r3, r2
 8004cc0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	091b      	lsrs	r3, r3, #4
 8004cc8:	f003 0201 	and.w	r2, r3, #1
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd2:	693a      	ldr	r2, [r7, #16]
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	693a      	ldr	r2, [r7, #16]
 8004cdc:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	f003 0303 	and.w	r3, r3, #3
 8004ce6:	2b03      	cmp	r3, #3
 8004ce8:	d017      	beq.n	8004d1a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	68db      	ldr	r3, [r3, #12]
 8004cee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	005b      	lsls	r3, r3, #1
 8004cf4:	2203      	movs	r2, #3
 8004cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cfa:	43db      	mvns	r3, r3
 8004cfc:	693a      	ldr	r2, [r7, #16]
 8004cfe:	4013      	ands	r3, r2
 8004d00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	689a      	ldr	r2, [r3, #8]
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	005b      	lsls	r3, r3, #1
 8004d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d0e:	693a      	ldr	r2, [r7, #16]
 8004d10:	4313      	orrs	r3, r2
 8004d12:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	693a      	ldr	r2, [r7, #16]
 8004d18:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	f003 0303 	and.w	r3, r3, #3
 8004d22:	2b02      	cmp	r3, #2
 8004d24:	d123      	bne.n	8004d6e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	08da      	lsrs	r2, r3, #3
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	3208      	adds	r2, #8
 8004d2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d32:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	f003 0307 	and.w	r3, r3, #7
 8004d3a:	009b      	lsls	r3, r3, #2
 8004d3c:	220f      	movs	r2, #15
 8004d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d42:	43db      	mvns	r3, r3
 8004d44:	693a      	ldr	r2, [r7, #16]
 8004d46:	4013      	ands	r3, r2
 8004d48:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	691a      	ldr	r2, [r3, #16]
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	f003 0307 	and.w	r3, r3, #7
 8004d54:	009b      	lsls	r3, r3, #2
 8004d56:	fa02 f303 	lsl.w	r3, r2, r3
 8004d5a:	693a      	ldr	r2, [r7, #16]
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	08da      	lsrs	r2, r3, #3
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	3208      	adds	r2, #8
 8004d68:	6939      	ldr	r1, [r7, #16]
 8004d6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	005b      	lsls	r3, r3, #1
 8004d78:	2203      	movs	r2, #3
 8004d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d7e:	43db      	mvns	r3, r3
 8004d80:	693a      	ldr	r2, [r7, #16]
 8004d82:	4013      	ands	r3, r2
 8004d84:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	f003 0203 	and.w	r2, r3, #3
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	005b      	lsls	r3, r3, #1
 8004d92:	fa02 f303 	lsl.w	r3, r2, r3
 8004d96:	693a      	ldr	r2, [r7, #16]
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	693a      	ldr	r2, [r7, #16]
 8004da0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	f000 809a 	beq.w	8004ee4 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004db0:	4b55      	ldr	r3, [pc, #340]	@ (8004f08 <HAL_GPIO_Init+0x2cc>)
 8004db2:	699b      	ldr	r3, [r3, #24]
 8004db4:	4a54      	ldr	r2, [pc, #336]	@ (8004f08 <HAL_GPIO_Init+0x2cc>)
 8004db6:	f043 0301 	orr.w	r3, r3, #1
 8004dba:	6193      	str	r3, [r2, #24]
 8004dbc:	4b52      	ldr	r3, [pc, #328]	@ (8004f08 <HAL_GPIO_Init+0x2cc>)
 8004dbe:	699b      	ldr	r3, [r3, #24]
 8004dc0:	f003 0301 	and.w	r3, r3, #1
 8004dc4:	60bb      	str	r3, [r7, #8]
 8004dc6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004dc8:	4a50      	ldr	r2, [pc, #320]	@ (8004f0c <HAL_GPIO_Init+0x2d0>)
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	089b      	lsrs	r3, r3, #2
 8004dce:	3302      	adds	r3, #2
 8004dd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004dd4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	f003 0303 	and.w	r3, r3, #3
 8004ddc:	009b      	lsls	r3, r3, #2
 8004dde:	220f      	movs	r2, #15
 8004de0:	fa02 f303 	lsl.w	r3, r2, r3
 8004de4:	43db      	mvns	r3, r3
 8004de6:	693a      	ldr	r2, [r7, #16]
 8004de8:	4013      	ands	r3, r2
 8004dea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004df2:	d013      	beq.n	8004e1c <HAL_GPIO_Init+0x1e0>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	4a46      	ldr	r2, [pc, #280]	@ (8004f10 <HAL_GPIO_Init+0x2d4>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d00d      	beq.n	8004e18 <HAL_GPIO_Init+0x1dc>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	4a45      	ldr	r2, [pc, #276]	@ (8004f14 <HAL_GPIO_Init+0x2d8>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d007      	beq.n	8004e14 <HAL_GPIO_Init+0x1d8>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	4a44      	ldr	r2, [pc, #272]	@ (8004f18 <HAL_GPIO_Init+0x2dc>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d101      	bne.n	8004e10 <HAL_GPIO_Init+0x1d4>
 8004e0c:	2303      	movs	r3, #3
 8004e0e:	e006      	b.n	8004e1e <HAL_GPIO_Init+0x1e2>
 8004e10:	2305      	movs	r3, #5
 8004e12:	e004      	b.n	8004e1e <HAL_GPIO_Init+0x1e2>
 8004e14:	2302      	movs	r3, #2
 8004e16:	e002      	b.n	8004e1e <HAL_GPIO_Init+0x1e2>
 8004e18:	2301      	movs	r3, #1
 8004e1a:	e000      	b.n	8004e1e <HAL_GPIO_Init+0x1e2>
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	697a      	ldr	r2, [r7, #20]
 8004e20:	f002 0203 	and.w	r2, r2, #3
 8004e24:	0092      	lsls	r2, r2, #2
 8004e26:	4093      	lsls	r3, r2
 8004e28:	693a      	ldr	r2, [r7, #16]
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004e2e:	4937      	ldr	r1, [pc, #220]	@ (8004f0c <HAL_GPIO_Init+0x2d0>)
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	089b      	lsrs	r3, r3, #2
 8004e34:	3302      	adds	r3, #2
 8004e36:	693a      	ldr	r2, [r7, #16]
 8004e38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004e3c:	4b37      	ldr	r3, [pc, #220]	@ (8004f1c <HAL_GPIO_Init+0x2e0>)
 8004e3e:	689b      	ldr	r3, [r3, #8]
 8004e40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	43db      	mvns	r3, r3
 8004e46:	693a      	ldr	r2, [r7, #16]
 8004e48:	4013      	ands	r3, r2
 8004e4a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d003      	beq.n	8004e60 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8004e58:	693a      	ldr	r2, [r7, #16]
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004e60:	4a2e      	ldr	r2, [pc, #184]	@ (8004f1c <HAL_GPIO_Init+0x2e0>)
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004e66:	4b2d      	ldr	r3, [pc, #180]	@ (8004f1c <HAL_GPIO_Init+0x2e0>)
 8004e68:	68db      	ldr	r3, [r3, #12]
 8004e6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	43db      	mvns	r3, r3
 8004e70:	693a      	ldr	r2, [r7, #16]
 8004e72:	4013      	ands	r3, r2
 8004e74:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d003      	beq.n	8004e8a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8004e82:	693a      	ldr	r2, [r7, #16]
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004e8a:	4a24      	ldr	r2, [pc, #144]	@ (8004f1c <HAL_GPIO_Init+0x2e0>)
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004e90:	4b22      	ldr	r3, [pc, #136]	@ (8004f1c <HAL_GPIO_Init+0x2e0>)
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	43db      	mvns	r3, r3
 8004e9a:	693a      	ldr	r2, [r7, #16]
 8004e9c:	4013      	ands	r3, r2
 8004e9e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d003      	beq.n	8004eb4 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8004eac:	693a      	ldr	r2, [r7, #16]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004eb4:	4a19      	ldr	r2, [pc, #100]	@ (8004f1c <HAL_GPIO_Init+0x2e0>)
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004eba:	4b18      	ldr	r3, [pc, #96]	@ (8004f1c <HAL_GPIO_Init+0x2e0>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	43db      	mvns	r3, r3
 8004ec4:	693a      	ldr	r2, [r7, #16]
 8004ec6:	4013      	ands	r3, r2
 8004ec8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d003      	beq.n	8004ede <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8004ed6:	693a      	ldr	r2, [r7, #16]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	4313      	orrs	r3, r2
 8004edc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004ede:	4a0f      	ldr	r2, [pc, #60]	@ (8004f1c <HAL_GPIO_Init+0x2e0>)
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	3301      	adds	r3, #1
 8004ee8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	681a      	ldr	r2, [r3, #0]
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	fa22 f303 	lsr.w	r3, r2, r3
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	f47f aea9 	bne.w	8004c4c <HAL_GPIO_Init+0x10>
  }
}
 8004efa:	bf00      	nop
 8004efc:	bf00      	nop
 8004efe:	371c      	adds	r7, #28
 8004f00:	46bd      	mov	sp, r7
 8004f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f06:	4770      	bx	lr
 8004f08:	40021000 	.word	0x40021000
 8004f0c:	40010000 	.word	0x40010000
 8004f10:	48000400 	.word	0x48000400
 8004f14:	48000800 	.word	0x48000800
 8004f18:	48000c00 	.word	0x48000c00
 8004f1c:	40010400 	.word	0x40010400

08004f20 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b085      	sub	sp, #20
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
 8004f28:	460b      	mov	r3, r1
 8004f2a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	691a      	ldr	r2, [r3, #16]
 8004f30:	887b      	ldrh	r3, [r7, #2]
 8004f32:	4013      	ands	r3, r2
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d002      	beq.n	8004f3e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	73fb      	strb	r3, [r7, #15]
 8004f3c:	e001      	b.n	8004f42 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004f42:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	3714      	adds	r7, #20
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4e:	4770      	bx	lr

08004f50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b083      	sub	sp, #12
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
 8004f58:	460b      	mov	r3, r1
 8004f5a:	807b      	strh	r3, [r7, #2]
 8004f5c:	4613      	mov	r3, r2
 8004f5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004f60:	787b      	ldrb	r3, [r7, #1]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d003      	beq.n	8004f6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004f66:	887a      	ldrh	r2, [r7, #2]
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004f6c:	e002      	b.n	8004f74 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004f6e:	887a      	ldrh	r2, [r7, #2]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004f74:	bf00      	nop
 8004f76:	370c      	adds	r7, #12
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7e:	4770      	bx	lr

08004f80 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b085      	sub	sp, #20
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
 8004f88:	460b      	mov	r3, r1
 8004f8a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	695b      	ldr	r3, [r3, #20]
 8004f90:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004f92:	887a      	ldrh	r2, [r7, #2]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	4013      	ands	r3, r2
 8004f98:	041a      	lsls	r2, r3, #16
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	43d9      	mvns	r1, r3
 8004f9e:	887b      	ldrh	r3, [r7, #2]
 8004fa0:	400b      	ands	r3, r1
 8004fa2:	431a      	orrs	r2, r3
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	619a      	str	r2, [r3, #24]
}
 8004fa8:	bf00      	nop
 8004faa:	3714      	adds	r7, #20
 8004fac:	46bd      	mov	sp, r7
 8004fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb2:	4770      	bx	lr

08004fb4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b082      	sub	sp, #8
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	4603      	mov	r3, r0
 8004fbc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004fbe:	4b08      	ldr	r3, [pc, #32]	@ (8004fe0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004fc0:	695a      	ldr	r2, [r3, #20]
 8004fc2:	88fb      	ldrh	r3, [r7, #6]
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d006      	beq.n	8004fd8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004fca:	4a05      	ldr	r2, [pc, #20]	@ (8004fe0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004fcc:	88fb      	ldrh	r3, [r7, #6]
 8004fce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004fd0:	88fb      	ldrh	r3, [r7, #6]
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f7fe ff14 	bl	8003e00 <HAL_GPIO_EXTI_Callback>
  }
}
 8004fd8:	bf00      	nop
 8004fda:	3708      	adds	r7, #8
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bd80      	pop	{r7, pc}
 8004fe0:	40010400 	.word	0x40010400

08004fe4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b082      	sub	sp, #8
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d101      	bne.n	8004ff6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e08d      	b.n	8005112 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d106      	bne.n	8005010 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f7fd feb0 	bl	8002d70 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2224      	movs	r2, #36	@ 0x24
 8005014:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f022 0201 	bic.w	r2, r2, #1
 8005026:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	685a      	ldr	r2, [r3, #4]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005034:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	689a      	ldr	r2, [r3, #8]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005044:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	68db      	ldr	r3, [r3, #12]
 800504a:	2b01      	cmp	r3, #1
 800504c:	d107      	bne.n	800505e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	689a      	ldr	r2, [r3, #8]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800505a:	609a      	str	r2, [r3, #8]
 800505c:	e006      	b.n	800506c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	689a      	ldr	r2, [r3, #8]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800506a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	2b02      	cmp	r3, #2
 8005072:	d108      	bne.n	8005086 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	685a      	ldr	r2, [r3, #4]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005082:	605a      	str	r2, [r3, #4]
 8005084:	e007      	b.n	8005096 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	685a      	ldr	r2, [r3, #4]
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005094:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	685b      	ldr	r3, [r3, #4]
 800509c:	687a      	ldr	r2, [r7, #4]
 800509e:	6812      	ldr	r2, [r2, #0]
 80050a0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80050a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80050a8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	68da      	ldr	r2, [r3, #12]
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80050b8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	691a      	ldr	r2, [r3, #16]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	695b      	ldr	r3, [r3, #20]
 80050c2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	699b      	ldr	r3, [r3, #24]
 80050ca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	430a      	orrs	r2, r1
 80050d2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	69d9      	ldr	r1, [r3, #28]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6a1a      	ldr	r2, [r3, #32]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	430a      	orrs	r2, r1
 80050e2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	681a      	ldr	r2, [r3, #0]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f042 0201 	orr.w	r2, r2, #1
 80050f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2200      	movs	r2, #0
 80050f8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2220      	movs	r2, #32
 80050fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2200      	movs	r2, #0
 8005106:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2200      	movs	r2, #0
 800510c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005110:	2300      	movs	r3, #0
}
 8005112:	4618      	mov	r0, r3
 8005114:	3708      	adds	r7, #8
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}

0800511a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800511a:	b480      	push	{r7}
 800511c:	b083      	sub	sp, #12
 800511e:	af00      	add	r7, sp, #0
 8005120:	6078      	str	r0, [r7, #4]
 8005122:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800512a:	b2db      	uxtb	r3, r3
 800512c:	2b20      	cmp	r3, #32
 800512e:	d138      	bne.n	80051a2 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005136:	2b01      	cmp	r3, #1
 8005138:	d101      	bne.n	800513e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800513a:	2302      	movs	r3, #2
 800513c:	e032      	b.n	80051a4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2201      	movs	r2, #1
 8005142:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2224      	movs	r2, #36	@ 0x24
 800514a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f022 0201 	bic.w	r2, r2, #1
 800515c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800516c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	6819      	ldr	r1, [r3, #0]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	683a      	ldr	r2, [r7, #0]
 800517a:	430a      	orrs	r2, r1
 800517c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f042 0201 	orr.w	r2, r2, #1
 800518c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2220      	movs	r2, #32
 8005192:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2200      	movs	r2, #0
 800519a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800519e:	2300      	movs	r3, #0
 80051a0:	e000      	b.n	80051a4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80051a2:	2302      	movs	r3, #2
  }
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	370c      	adds	r7, #12
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr

080051b0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b085      	sub	sp, #20
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
 80051b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051c0:	b2db      	uxtb	r3, r3
 80051c2:	2b20      	cmp	r3, #32
 80051c4:	d139      	bne.n	800523a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80051cc:	2b01      	cmp	r3, #1
 80051ce:	d101      	bne.n	80051d4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80051d0:	2302      	movs	r3, #2
 80051d2:	e033      	b.n	800523c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2201      	movs	r2, #1
 80051d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2224      	movs	r2, #36	@ 0x24
 80051e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	681a      	ldr	r2, [r3, #0]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f022 0201 	bic.w	r2, r2, #1
 80051f2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005202:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	021b      	lsls	r3, r3, #8
 8005208:	68fa      	ldr	r2, [r7, #12]
 800520a:	4313      	orrs	r3, r2
 800520c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	68fa      	ldr	r2, [r7, #12]
 8005214:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	681a      	ldr	r2, [r3, #0]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f042 0201 	orr.w	r2, r2, #1
 8005224:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2220      	movs	r2, #32
 800522a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2200      	movs	r2, #0
 8005232:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005236:	2300      	movs	r3, #0
 8005238:	e000      	b.n	800523c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800523a:	2302      	movs	r3, #2
  }
}
 800523c:	4618      	mov	r0, r3
 800523e:	3714      	adds	r7, #20
 8005240:	46bd      	mov	sp, r7
 8005242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005246:	4770      	bx	lr

08005248 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 800524e:	af00      	add	r7, sp, #0
 8005250:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005254:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005258:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800525a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800525e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d102      	bne.n	800526e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8005268:	2301      	movs	r3, #1
 800526a:	f000 bff4 	b.w	8006256 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800526e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005272:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f003 0301 	and.w	r3, r3, #1
 800527e:	2b00      	cmp	r3, #0
 8005280:	f000 816d 	beq.w	800555e <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005284:	4bb4      	ldr	r3, [pc, #720]	@ (8005558 <HAL_RCC_OscConfig+0x310>)
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	f003 030c 	and.w	r3, r3, #12
 800528c:	2b04      	cmp	r3, #4
 800528e:	d00c      	beq.n	80052aa <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005290:	4bb1      	ldr	r3, [pc, #708]	@ (8005558 <HAL_RCC_OscConfig+0x310>)
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	f003 030c 	and.w	r3, r3, #12
 8005298:	2b08      	cmp	r3, #8
 800529a:	d157      	bne.n	800534c <HAL_RCC_OscConfig+0x104>
 800529c:	4bae      	ldr	r3, [pc, #696]	@ (8005558 <HAL_RCC_OscConfig+0x310>)
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052a8:	d150      	bne.n	800534c <HAL_RCC_OscConfig+0x104>
 80052aa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80052ae:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052b2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80052b6:	fa93 f3a3 	rbit	r3, r3
 80052ba:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80052be:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052c2:	fab3 f383 	clz	r3, r3
 80052c6:	b2db      	uxtb	r3, r3
 80052c8:	2b3f      	cmp	r3, #63	@ 0x3f
 80052ca:	d802      	bhi.n	80052d2 <HAL_RCC_OscConfig+0x8a>
 80052cc:	4ba2      	ldr	r3, [pc, #648]	@ (8005558 <HAL_RCC_OscConfig+0x310>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	e015      	b.n	80052fe <HAL_RCC_OscConfig+0xb6>
 80052d2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80052d6:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052da:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80052de:	fa93 f3a3 	rbit	r3, r3
 80052e2:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80052e6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80052ea:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80052ee:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80052f2:	fa93 f3a3 	rbit	r3, r3
 80052f6:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80052fa:	4b97      	ldr	r3, [pc, #604]	@ (8005558 <HAL_RCC_OscConfig+0x310>)
 80052fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052fe:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005302:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8005306:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 800530a:	fa92 f2a2 	rbit	r2, r2
 800530e:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8005312:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8005316:	fab2 f282 	clz	r2, r2
 800531a:	b2d2      	uxtb	r2, r2
 800531c:	f042 0220 	orr.w	r2, r2, #32
 8005320:	b2d2      	uxtb	r2, r2
 8005322:	f002 021f 	and.w	r2, r2, #31
 8005326:	2101      	movs	r1, #1
 8005328:	fa01 f202 	lsl.w	r2, r1, r2
 800532c:	4013      	ands	r3, r2
 800532e:	2b00      	cmp	r3, #0
 8005330:	f000 8114 	beq.w	800555c <HAL_RCC_OscConfig+0x314>
 8005334:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005338:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	685b      	ldr	r3, [r3, #4]
 8005340:	2b00      	cmp	r3, #0
 8005342:	f040 810b 	bne.w	800555c <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8005346:	2301      	movs	r3, #1
 8005348:	f000 bf85 	b.w	8006256 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800534c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005350:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800535c:	d106      	bne.n	800536c <HAL_RCC_OscConfig+0x124>
 800535e:	4b7e      	ldr	r3, [pc, #504]	@ (8005558 <HAL_RCC_OscConfig+0x310>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	4a7d      	ldr	r2, [pc, #500]	@ (8005558 <HAL_RCC_OscConfig+0x310>)
 8005364:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005368:	6013      	str	r3, [r2, #0]
 800536a:	e036      	b.n	80053da <HAL_RCC_OscConfig+0x192>
 800536c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005370:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d10c      	bne.n	8005396 <HAL_RCC_OscConfig+0x14e>
 800537c:	4b76      	ldr	r3, [pc, #472]	@ (8005558 <HAL_RCC_OscConfig+0x310>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	4a75      	ldr	r2, [pc, #468]	@ (8005558 <HAL_RCC_OscConfig+0x310>)
 8005382:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005386:	6013      	str	r3, [r2, #0]
 8005388:	4b73      	ldr	r3, [pc, #460]	@ (8005558 <HAL_RCC_OscConfig+0x310>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4a72      	ldr	r2, [pc, #456]	@ (8005558 <HAL_RCC_OscConfig+0x310>)
 800538e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005392:	6013      	str	r3, [r2, #0]
 8005394:	e021      	b.n	80053da <HAL_RCC_OscConfig+0x192>
 8005396:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800539a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80053a6:	d10c      	bne.n	80053c2 <HAL_RCC_OscConfig+0x17a>
 80053a8:	4b6b      	ldr	r3, [pc, #428]	@ (8005558 <HAL_RCC_OscConfig+0x310>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a6a      	ldr	r2, [pc, #424]	@ (8005558 <HAL_RCC_OscConfig+0x310>)
 80053ae:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80053b2:	6013      	str	r3, [r2, #0]
 80053b4:	4b68      	ldr	r3, [pc, #416]	@ (8005558 <HAL_RCC_OscConfig+0x310>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a67      	ldr	r2, [pc, #412]	@ (8005558 <HAL_RCC_OscConfig+0x310>)
 80053ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053be:	6013      	str	r3, [r2, #0]
 80053c0:	e00b      	b.n	80053da <HAL_RCC_OscConfig+0x192>
 80053c2:	4b65      	ldr	r3, [pc, #404]	@ (8005558 <HAL_RCC_OscConfig+0x310>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a64      	ldr	r2, [pc, #400]	@ (8005558 <HAL_RCC_OscConfig+0x310>)
 80053c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053cc:	6013      	str	r3, [r2, #0]
 80053ce:	4b62      	ldr	r3, [pc, #392]	@ (8005558 <HAL_RCC_OscConfig+0x310>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a61      	ldr	r2, [pc, #388]	@ (8005558 <HAL_RCC_OscConfig+0x310>)
 80053d4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80053d8:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80053da:	4b5f      	ldr	r3, [pc, #380]	@ (8005558 <HAL_RCC_OscConfig+0x310>)
 80053dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053de:	f023 020f 	bic.w	r2, r3, #15
 80053e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80053e6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	689b      	ldr	r3, [r3, #8]
 80053ee:	495a      	ldr	r1, [pc, #360]	@ (8005558 <HAL_RCC_OscConfig+0x310>)
 80053f0:	4313      	orrs	r3, r2
 80053f2:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80053f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80053f8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d054      	beq.n	80054ae <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005404:	f7ff f942 	bl	800468c <HAL_GetTick>
 8005408:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800540c:	e00a      	b.n	8005424 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800540e:	f7ff f93d 	bl	800468c <HAL_GetTick>
 8005412:	4602      	mov	r2, r0
 8005414:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005418:	1ad3      	subs	r3, r2, r3
 800541a:	2b64      	cmp	r3, #100	@ 0x64
 800541c:	d902      	bls.n	8005424 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 800541e:	2303      	movs	r3, #3
 8005420:	f000 bf19 	b.w	8006256 <HAL_RCC_OscConfig+0x100e>
 8005424:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005428:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800542c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8005430:	fa93 f3a3 	rbit	r3, r3
 8005434:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8005438:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800543c:	fab3 f383 	clz	r3, r3
 8005440:	b2db      	uxtb	r3, r3
 8005442:	2b3f      	cmp	r3, #63	@ 0x3f
 8005444:	d802      	bhi.n	800544c <HAL_RCC_OscConfig+0x204>
 8005446:	4b44      	ldr	r3, [pc, #272]	@ (8005558 <HAL_RCC_OscConfig+0x310>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	e015      	b.n	8005478 <HAL_RCC_OscConfig+0x230>
 800544c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005450:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005454:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8005458:	fa93 f3a3 	rbit	r3, r3
 800545c:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8005460:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005464:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8005468:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 800546c:	fa93 f3a3 	rbit	r3, r3
 8005470:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8005474:	4b38      	ldr	r3, [pc, #224]	@ (8005558 <HAL_RCC_OscConfig+0x310>)
 8005476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005478:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800547c:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8005480:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8005484:	fa92 f2a2 	rbit	r2, r2
 8005488:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 800548c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8005490:	fab2 f282 	clz	r2, r2
 8005494:	b2d2      	uxtb	r2, r2
 8005496:	f042 0220 	orr.w	r2, r2, #32
 800549a:	b2d2      	uxtb	r2, r2
 800549c:	f002 021f 	and.w	r2, r2, #31
 80054a0:	2101      	movs	r1, #1
 80054a2:	fa01 f202 	lsl.w	r2, r1, r2
 80054a6:	4013      	ands	r3, r2
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d0b0      	beq.n	800540e <HAL_RCC_OscConfig+0x1c6>
 80054ac:	e057      	b.n	800555e <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054ae:	f7ff f8ed 	bl	800468c <HAL_GetTick>
 80054b2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80054b6:	e00a      	b.n	80054ce <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80054b8:	f7ff f8e8 	bl	800468c <HAL_GetTick>
 80054bc:	4602      	mov	r2, r0
 80054be:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80054c2:	1ad3      	subs	r3, r2, r3
 80054c4:	2b64      	cmp	r3, #100	@ 0x64
 80054c6:	d902      	bls.n	80054ce <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 80054c8:	2303      	movs	r3, #3
 80054ca:	f000 bec4 	b.w	8006256 <HAL_RCC_OscConfig+0x100e>
 80054ce:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80054d2:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054d6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80054da:	fa93 f3a3 	rbit	r3, r3
 80054de:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 80054e2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80054e6:	fab3 f383 	clz	r3, r3
 80054ea:	b2db      	uxtb	r3, r3
 80054ec:	2b3f      	cmp	r3, #63	@ 0x3f
 80054ee:	d802      	bhi.n	80054f6 <HAL_RCC_OscConfig+0x2ae>
 80054f0:	4b19      	ldr	r3, [pc, #100]	@ (8005558 <HAL_RCC_OscConfig+0x310>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	e015      	b.n	8005522 <HAL_RCC_OscConfig+0x2da>
 80054f6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80054fa:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054fe:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8005502:	fa93 f3a3 	rbit	r3, r3
 8005506:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 800550a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800550e:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8005512:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8005516:	fa93 f3a3 	rbit	r3, r3
 800551a:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800551e:	4b0e      	ldr	r3, [pc, #56]	@ (8005558 <HAL_RCC_OscConfig+0x310>)
 8005520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005522:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005526:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 800552a:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 800552e:	fa92 f2a2 	rbit	r2, r2
 8005532:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8005536:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 800553a:	fab2 f282 	clz	r2, r2
 800553e:	b2d2      	uxtb	r2, r2
 8005540:	f042 0220 	orr.w	r2, r2, #32
 8005544:	b2d2      	uxtb	r2, r2
 8005546:	f002 021f 	and.w	r2, r2, #31
 800554a:	2101      	movs	r1, #1
 800554c:	fa01 f202 	lsl.w	r2, r1, r2
 8005550:	4013      	ands	r3, r2
 8005552:	2b00      	cmp	r3, #0
 8005554:	d1b0      	bne.n	80054b8 <HAL_RCC_OscConfig+0x270>
 8005556:	e002      	b.n	800555e <HAL_RCC_OscConfig+0x316>
 8005558:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800555c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800555e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005562:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f003 0302 	and.w	r3, r3, #2
 800556e:	2b00      	cmp	r3, #0
 8005570:	f000 816c 	beq.w	800584c <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005574:	4bcc      	ldr	r3, [pc, #816]	@ (80058a8 <HAL_RCC_OscConfig+0x660>)
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	f003 030c 	and.w	r3, r3, #12
 800557c:	2b00      	cmp	r3, #0
 800557e:	d00b      	beq.n	8005598 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005580:	4bc9      	ldr	r3, [pc, #804]	@ (80058a8 <HAL_RCC_OscConfig+0x660>)
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	f003 030c 	and.w	r3, r3, #12
 8005588:	2b08      	cmp	r3, #8
 800558a:	d16d      	bne.n	8005668 <HAL_RCC_OscConfig+0x420>
 800558c:	4bc6      	ldr	r3, [pc, #792]	@ (80058a8 <HAL_RCC_OscConfig+0x660>)
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005594:	2b00      	cmp	r3, #0
 8005596:	d167      	bne.n	8005668 <HAL_RCC_OscConfig+0x420>
 8005598:	2302      	movs	r3, #2
 800559a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800559e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80055a2:	fa93 f3a3 	rbit	r3, r3
 80055a6:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 80055aa:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80055ae:	fab3 f383 	clz	r3, r3
 80055b2:	b2db      	uxtb	r3, r3
 80055b4:	2b3f      	cmp	r3, #63	@ 0x3f
 80055b6:	d802      	bhi.n	80055be <HAL_RCC_OscConfig+0x376>
 80055b8:	4bbb      	ldr	r3, [pc, #748]	@ (80058a8 <HAL_RCC_OscConfig+0x660>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	e013      	b.n	80055e6 <HAL_RCC_OscConfig+0x39e>
 80055be:	2302      	movs	r3, #2
 80055c0:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055c4:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80055c8:	fa93 f3a3 	rbit	r3, r3
 80055cc:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80055d0:	2302      	movs	r3, #2
 80055d2:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80055d6:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80055da:	fa93 f3a3 	rbit	r3, r3
 80055de:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80055e2:	4bb1      	ldr	r3, [pc, #708]	@ (80058a8 <HAL_RCC_OscConfig+0x660>)
 80055e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055e6:	2202      	movs	r2, #2
 80055e8:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 80055ec:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80055f0:	fa92 f2a2 	rbit	r2, r2
 80055f4:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 80055f8:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80055fc:	fab2 f282 	clz	r2, r2
 8005600:	b2d2      	uxtb	r2, r2
 8005602:	f042 0220 	orr.w	r2, r2, #32
 8005606:	b2d2      	uxtb	r2, r2
 8005608:	f002 021f 	and.w	r2, r2, #31
 800560c:	2101      	movs	r1, #1
 800560e:	fa01 f202 	lsl.w	r2, r1, r2
 8005612:	4013      	ands	r3, r2
 8005614:	2b00      	cmp	r3, #0
 8005616:	d00a      	beq.n	800562e <HAL_RCC_OscConfig+0x3e6>
 8005618:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800561c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	691b      	ldr	r3, [r3, #16]
 8005624:	2b01      	cmp	r3, #1
 8005626:	d002      	beq.n	800562e <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8005628:	2301      	movs	r3, #1
 800562a:	f000 be14 	b.w	8006256 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800562e:	4b9e      	ldr	r3, [pc, #632]	@ (80058a8 <HAL_RCC_OscConfig+0x660>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005636:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800563a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	695b      	ldr	r3, [r3, #20]
 8005642:	21f8      	movs	r1, #248	@ 0xf8
 8005644:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005648:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 800564c:	fa91 f1a1 	rbit	r1, r1
 8005650:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8005654:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8005658:	fab1 f181 	clz	r1, r1
 800565c:	b2c9      	uxtb	r1, r1
 800565e:	408b      	lsls	r3, r1
 8005660:	4991      	ldr	r1, [pc, #580]	@ (80058a8 <HAL_RCC_OscConfig+0x660>)
 8005662:	4313      	orrs	r3, r2
 8005664:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005666:	e0f1      	b.n	800584c <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005668:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800566c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	691b      	ldr	r3, [r3, #16]
 8005674:	2b00      	cmp	r3, #0
 8005676:	f000 8083 	beq.w	8005780 <HAL_RCC_OscConfig+0x538>
 800567a:	2301      	movs	r3, #1
 800567c:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005680:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005684:	fa93 f3a3 	rbit	r3, r3
 8005688:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 800568c:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005690:	fab3 f383 	clz	r3, r3
 8005694:	b2db      	uxtb	r3, r3
 8005696:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800569a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800569e:	009b      	lsls	r3, r3, #2
 80056a0:	461a      	mov	r2, r3
 80056a2:	2301      	movs	r3, #1
 80056a4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056a6:	f7fe fff1 	bl	800468c <HAL_GetTick>
 80056aa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056ae:	e00a      	b.n	80056c6 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80056b0:	f7fe ffec 	bl	800468c <HAL_GetTick>
 80056b4:	4602      	mov	r2, r0
 80056b6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80056ba:	1ad3      	subs	r3, r2, r3
 80056bc:	2b02      	cmp	r3, #2
 80056be:	d902      	bls.n	80056c6 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 80056c0:	2303      	movs	r3, #3
 80056c2:	f000 bdc8 	b.w	8006256 <HAL_RCC_OscConfig+0x100e>
 80056c6:	2302      	movs	r3, #2
 80056c8:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056cc:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80056d0:	fa93 f3a3 	rbit	r3, r3
 80056d4:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 80056d8:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056dc:	fab3 f383 	clz	r3, r3
 80056e0:	b2db      	uxtb	r3, r3
 80056e2:	2b3f      	cmp	r3, #63	@ 0x3f
 80056e4:	d802      	bhi.n	80056ec <HAL_RCC_OscConfig+0x4a4>
 80056e6:	4b70      	ldr	r3, [pc, #448]	@ (80058a8 <HAL_RCC_OscConfig+0x660>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	e013      	b.n	8005714 <HAL_RCC_OscConfig+0x4cc>
 80056ec:	2302      	movs	r3, #2
 80056ee:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056f2:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80056f6:	fa93 f3a3 	rbit	r3, r3
 80056fa:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80056fe:	2302      	movs	r3, #2
 8005700:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8005704:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8005708:	fa93 f3a3 	rbit	r3, r3
 800570c:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8005710:	4b65      	ldr	r3, [pc, #404]	@ (80058a8 <HAL_RCC_OscConfig+0x660>)
 8005712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005714:	2202      	movs	r2, #2
 8005716:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 800571a:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800571e:	fa92 f2a2 	rbit	r2, r2
 8005722:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8005726:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 800572a:	fab2 f282 	clz	r2, r2
 800572e:	b2d2      	uxtb	r2, r2
 8005730:	f042 0220 	orr.w	r2, r2, #32
 8005734:	b2d2      	uxtb	r2, r2
 8005736:	f002 021f 	and.w	r2, r2, #31
 800573a:	2101      	movs	r1, #1
 800573c:	fa01 f202 	lsl.w	r2, r1, r2
 8005740:	4013      	ands	r3, r2
 8005742:	2b00      	cmp	r3, #0
 8005744:	d0b4      	beq.n	80056b0 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005746:	4b58      	ldr	r3, [pc, #352]	@ (80058a8 <HAL_RCC_OscConfig+0x660>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800574e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005752:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	695b      	ldr	r3, [r3, #20]
 800575a:	21f8      	movs	r1, #248	@ 0xf8
 800575c:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005760:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8005764:	fa91 f1a1 	rbit	r1, r1
 8005768:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 800576c:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8005770:	fab1 f181 	clz	r1, r1
 8005774:	b2c9      	uxtb	r1, r1
 8005776:	408b      	lsls	r3, r1
 8005778:	494b      	ldr	r1, [pc, #300]	@ (80058a8 <HAL_RCC_OscConfig+0x660>)
 800577a:	4313      	orrs	r3, r2
 800577c:	600b      	str	r3, [r1, #0]
 800577e:	e065      	b.n	800584c <HAL_RCC_OscConfig+0x604>
 8005780:	2301      	movs	r3, #1
 8005782:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005786:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800578a:	fa93 f3a3 	rbit	r3, r3
 800578e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8005792:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005796:	fab3 f383 	clz	r3, r3
 800579a:	b2db      	uxtb	r3, r3
 800579c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80057a0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80057a4:	009b      	lsls	r3, r3, #2
 80057a6:	461a      	mov	r2, r3
 80057a8:	2300      	movs	r3, #0
 80057aa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057ac:	f7fe ff6e 	bl	800468c <HAL_GetTick>
 80057b0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80057b4:	e00a      	b.n	80057cc <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80057b6:	f7fe ff69 	bl	800468c <HAL_GetTick>
 80057ba:	4602      	mov	r2, r0
 80057bc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80057c0:	1ad3      	subs	r3, r2, r3
 80057c2:	2b02      	cmp	r3, #2
 80057c4:	d902      	bls.n	80057cc <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 80057c6:	2303      	movs	r3, #3
 80057c8:	f000 bd45 	b.w	8006256 <HAL_RCC_OscConfig+0x100e>
 80057cc:	2302      	movs	r3, #2
 80057ce:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057d2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80057d6:	fa93 f3a3 	rbit	r3, r3
 80057da:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80057de:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80057e2:	fab3 f383 	clz	r3, r3
 80057e6:	b2db      	uxtb	r3, r3
 80057e8:	2b3f      	cmp	r3, #63	@ 0x3f
 80057ea:	d802      	bhi.n	80057f2 <HAL_RCC_OscConfig+0x5aa>
 80057ec:	4b2e      	ldr	r3, [pc, #184]	@ (80058a8 <HAL_RCC_OscConfig+0x660>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	e013      	b.n	800581a <HAL_RCC_OscConfig+0x5d2>
 80057f2:	2302      	movs	r3, #2
 80057f4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057f8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80057fc:	fa93 f3a3 	rbit	r3, r3
 8005800:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8005804:	2302      	movs	r3, #2
 8005806:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800580a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800580e:	fa93 f3a3 	rbit	r3, r3
 8005812:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8005816:	4b24      	ldr	r3, [pc, #144]	@ (80058a8 <HAL_RCC_OscConfig+0x660>)
 8005818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800581a:	2202      	movs	r2, #2
 800581c:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8005820:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8005824:	fa92 f2a2 	rbit	r2, r2
 8005828:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 800582c:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8005830:	fab2 f282 	clz	r2, r2
 8005834:	b2d2      	uxtb	r2, r2
 8005836:	f042 0220 	orr.w	r2, r2, #32
 800583a:	b2d2      	uxtb	r2, r2
 800583c:	f002 021f 	and.w	r2, r2, #31
 8005840:	2101      	movs	r1, #1
 8005842:	fa01 f202 	lsl.w	r2, r1, r2
 8005846:	4013      	ands	r3, r2
 8005848:	2b00      	cmp	r3, #0
 800584a:	d1b4      	bne.n	80057b6 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800584c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005850:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f003 0308 	and.w	r3, r3, #8
 800585c:	2b00      	cmp	r3, #0
 800585e:	f000 8115 	beq.w	8005a8c <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005862:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005866:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	699b      	ldr	r3, [r3, #24]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d07e      	beq.n	8005970 <HAL_RCC_OscConfig+0x728>
 8005872:	2301      	movs	r3, #1
 8005874:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005878:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800587c:	fa93 f3a3 	rbit	r3, r3
 8005880:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8005884:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005888:	fab3 f383 	clz	r3, r3
 800588c:	b2db      	uxtb	r3, r3
 800588e:	461a      	mov	r2, r3
 8005890:	4b06      	ldr	r3, [pc, #24]	@ (80058ac <HAL_RCC_OscConfig+0x664>)
 8005892:	4413      	add	r3, r2
 8005894:	009b      	lsls	r3, r3, #2
 8005896:	461a      	mov	r2, r3
 8005898:	2301      	movs	r3, #1
 800589a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800589c:	f7fe fef6 	bl	800468c <HAL_GetTick>
 80058a0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058a4:	e00f      	b.n	80058c6 <HAL_RCC_OscConfig+0x67e>
 80058a6:	bf00      	nop
 80058a8:	40021000 	.word	0x40021000
 80058ac:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80058b0:	f7fe feec 	bl	800468c <HAL_GetTick>
 80058b4:	4602      	mov	r2, r0
 80058b6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80058ba:	1ad3      	subs	r3, r2, r3
 80058bc:	2b02      	cmp	r3, #2
 80058be:	d902      	bls.n	80058c6 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 80058c0:	2303      	movs	r3, #3
 80058c2:	f000 bcc8 	b.w	8006256 <HAL_RCC_OscConfig+0x100e>
 80058c6:	2302      	movs	r3, #2
 80058c8:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058cc:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80058d0:	fa93 f3a3 	rbit	r3, r3
 80058d4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80058d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80058dc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80058e0:	2202      	movs	r2, #2
 80058e2:	601a      	str	r2, [r3, #0]
 80058e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80058e8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	fa93 f2a3 	rbit	r2, r3
 80058f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80058f6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80058fa:	601a      	str	r2, [r3, #0]
 80058fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005900:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005904:	2202      	movs	r2, #2
 8005906:	601a      	str	r2, [r3, #0]
 8005908:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800590c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	fa93 f2a3 	rbit	r2, r3
 8005916:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800591a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800591e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005920:	4bb0      	ldr	r3, [pc, #704]	@ (8005be4 <HAL_RCC_OscConfig+0x99c>)
 8005922:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005924:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005928:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800592c:	2102      	movs	r1, #2
 800592e:	6019      	str	r1, [r3, #0]
 8005930:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005934:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	fa93 f1a3 	rbit	r1, r3
 800593e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005942:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8005946:	6019      	str	r1, [r3, #0]
  return result;
 8005948:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800594c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	fab3 f383 	clz	r3, r3
 8005956:	b2db      	uxtb	r3, r3
 8005958:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800595c:	b2db      	uxtb	r3, r3
 800595e:	f003 031f 	and.w	r3, r3, #31
 8005962:	2101      	movs	r1, #1
 8005964:	fa01 f303 	lsl.w	r3, r1, r3
 8005968:	4013      	ands	r3, r2
 800596a:	2b00      	cmp	r3, #0
 800596c:	d0a0      	beq.n	80058b0 <HAL_RCC_OscConfig+0x668>
 800596e:	e08d      	b.n	8005a8c <HAL_RCC_OscConfig+0x844>
 8005970:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005974:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8005978:	2201      	movs	r2, #1
 800597a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800597c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005980:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	fa93 f2a3 	rbit	r2, r3
 800598a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800598e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8005992:	601a      	str	r2, [r3, #0]
  return result;
 8005994:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005998:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800599c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800599e:	fab3 f383 	clz	r3, r3
 80059a2:	b2db      	uxtb	r3, r3
 80059a4:	461a      	mov	r2, r3
 80059a6:	4b90      	ldr	r3, [pc, #576]	@ (8005be8 <HAL_RCC_OscConfig+0x9a0>)
 80059a8:	4413      	add	r3, r2
 80059aa:	009b      	lsls	r3, r3, #2
 80059ac:	461a      	mov	r2, r3
 80059ae:	2300      	movs	r3, #0
 80059b0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059b2:	f7fe fe6b 	bl	800468c <HAL_GetTick>
 80059b6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059ba:	e00a      	b.n	80059d2 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80059bc:	f7fe fe66 	bl	800468c <HAL_GetTick>
 80059c0:	4602      	mov	r2, r0
 80059c2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80059c6:	1ad3      	subs	r3, r2, r3
 80059c8:	2b02      	cmp	r3, #2
 80059ca:	d902      	bls.n	80059d2 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 80059cc:	2303      	movs	r3, #3
 80059ce:	f000 bc42 	b.w	8006256 <HAL_RCC_OscConfig+0x100e>
 80059d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80059d6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80059da:	2202      	movs	r2, #2
 80059dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80059e2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	fa93 f2a3 	rbit	r2, r3
 80059ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80059f0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80059f4:	601a      	str	r2, [r3, #0]
 80059f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80059fa:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80059fe:	2202      	movs	r2, #2
 8005a00:	601a      	str	r2, [r3, #0]
 8005a02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005a06:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	fa93 f2a3 	rbit	r2, r3
 8005a10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005a14:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8005a18:	601a      	str	r2, [r3, #0]
 8005a1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005a1e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8005a22:	2202      	movs	r2, #2
 8005a24:	601a      	str	r2, [r3, #0]
 8005a26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005a2a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	fa93 f2a3 	rbit	r2, r3
 8005a34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005a38:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8005a3c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a3e:	4b69      	ldr	r3, [pc, #420]	@ (8005be4 <HAL_RCC_OscConfig+0x99c>)
 8005a40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005a42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005a46:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8005a4a:	2102      	movs	r1, #2
 8005a4c:	6019      	str	r1, [r3, #0]
 8005a4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005a52:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	fa93 f1a3 	rbit	r1, r3
 8005a5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005a60:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8005a64:	6019      	str	r1, [r3, #0]
  return result;
 8005a66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005a6a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	fab3 f383 	clz	r3, r3
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005a7a:	b2db      	uxtb	r3, r3
 8005a7c:	f003 031f 	and.w	r3, r3, #31
 8005a80:	2101      	movs	r1, #1
 8005a82:	fa01 f303 	lsl.w	r3, r1, r3
 8005a86:	4013      	ands	r3, r2
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d197      	bne.n	80059bc <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005a90:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f003 0304 	and.w	r3, r3, #4
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	f000 819e 	beq.w	8005dde <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005aa8:	4b4e      	ldr	r3, [pc, #312]	@ (8005be4 <HAL_RCC_OscConfig+0x99c>)
 8005aaa:	69db      	ldr	r3, [r3, #28]
 8005aac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d116      	bne.n	8005ae2 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ab4:	4b4b      	ldr	r3, [pc, #300]	@ (8005be4 <HAL_RCC_OscConfig+0x99c>)
 8005ab6:	69db      	ldr	r3, [r3, #28]
 8005ab8:	4a4a      	ldr	r2, [pc, #296]	@ (8005be4 <HAL_RCC_OscConfig+0x99c>)
 8005aba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005abe:	61d3      	str	r3, [r2, #28]
 8005ac0:	4b48      	ldr	r3, [pc, #288]	@ (8005be4 <HAL_RCC_OscConfig+0x99c>)
 8005ac2:	69db      	ldr	r3, [r3, #28]
 8005ac4:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8005ac8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005acc:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8005ad0:	601a      	str	r2, [r3, #0]
 8005ad2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005ad6:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8005ada:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8005adc:	2301      	movs	r3, #1
 8005ade:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ae2:	4b42      	ldr	r3, [pc, #264]	@ (8005bec <HAL_RCC_OscConfig+0x9a4>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d11a      	bne.n	8005b24 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005aee:	4b3f      	ldr	r3, [pc, #252]	@ (8005bec <HAL_RCC_OscConfig+0x9a4>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a3e      	ldr	r2, [pc, #248]	@ (8005bec <HAL_RCC_OscConfig+0x9a4>)
 8005af4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005af8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005afa:	f7fe fdc7 	bl	800468c <HAL_GetTick>
 8005afe:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b02:	e009      	b.n	8005b18 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b04:	f7fe fdc2 	bl	800468c <HAL_GetTick>
 8005b08:	4602      	mov	r2, r0
 8005b0a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005b0e:	1ad3      	subs	r3, r2, r3
 8005b10:	2b64      	cmp	r3, #100	@ 0x64
 8005b12:	d901      	bls.n	8005b18 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8005b14:	2303      	movs	r3, #3
 8005b16:	e39e      	b.n	8006256 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b18:	4b34      	ldr	r3, [pc, #208]	@ (8005bec <HAL_RCC_OscConfig+0x9a4>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d0ef      	beq.n	8005b04 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005b28:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	68db      	ldr	r3, [r3, #12]
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d106      	bne.n	8005b42 <HAL_RCC_OscConfig+0x8fa>
 8005b34:	4b2b      	ldr	r3, [pc, #172]	@ (8005be4 <HAL_RCC_OscConfig+0x99c>)
 8005b36:	6a1b      	ldr	r3, [r3, #32]
 8005b38:	4a2a      	ldr	r2, [pc, #168]	@ (8005be4 <HAL_RCC_OscConfig+0x99c>)
 8005b3a:	f043 0301 	orr.w	r3, r3, #1
 8005b3e:	6213      	str	r3, [r2, #32]
 8005b40:	e035      	b.n	8005bae <HAL_RCC_OscConfig+0x966>
 8005b42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005b46:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d10c      	bne.n	8005b6c <HAL_RCC_OscConfig+0x924>
 8005b52:	4b24      	ldr	r3, [pc, #144]	@ (8005be4 <HAL_RCC_OscConfig+0x99c>)
 8005b54:	6a1b      	ldr	r3, [r3, #32]
 8005b56:	4a23      	ldr	r2, [pc, #140]	@ (8005be4 <HAL_RCC_OscConfig+0x99c>)
 8005b58:	f023 0301 	bic.w	r3, r3, #1
 8005b5c:	6213      	str	r3, [r2, #32]
 8005b5e:	4b21      	ldr	r3, [pc, #132]	@ (8005be4 <HAL_RCC_OscConfig+0x99c>)
 8005b60:	6a1b      	ldr	r3, [r3, #32]
 8005b62:	4a20      	ldr	r2, [pc, #128]	@ (8005be4 <HAL_RCC_OscConfig+0x99c>)
 8005b64:	f023 0304 	bic.w	r3, r3, #4
 8005b68:	6213      	str	r3, [r2, #32]
 8005b6a:	e020      	b.n	8005bae <HAL_RCC_OscConfig+0x966>
 8005b6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005b70:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	68db      	ldr	r3, [r3, #12]
 8005b78:	2b05      	cmp	r3, #5
 8005b7a:	d10c      	bne.n	8005b96 <HAL_RCC_OscConfig+0x94e>
 8005b7c:	4b19      	ldr	r3, [pc, #100]	@ (8005be4 <HAL_RCC_OscConfig+0x99c>)
 8005b7e:	6a1b      	ldr	r3, [r3, #32]
 8005b80:	4a18      	ldr	r2, [pc, #96]	@ (8005be4 <HAL_RCC_OscConfig+0x99c>)
 8005b82:	f043 0304 	orr.w	r3, r3, #4
 8005b86:	6213      	str	r3, [r2, #32]
 8005b88:	4b16      	ldr	r3, [pc, #88]	@ (8005be4 <HAL_RCC_OscConfig+0x99c>)
 8005b8a:	6a1b      	ldr	r3, [r3, #32]
 8005b8c:	4a15      	ldr	r2, [pc, #84]	@ (8005be4 <HAL_RCC_OscConfig+0x99c>)
 8005b8e:	f043 0301 	orr.w	r3, r3, #1
 8005b92:	6213      	str	r3, [r2, #32]
 8005b94:	e00b      	b.n	8005bae <HAL_RCC_OscConfig+0x966>
 8005b96:	4b13      	ldr	r3, [pc, #76]	@ (8005be4 <HAL_RCC_OscConfig+0x99c>)
 8005b98:	6a1b      	ldr	r3, [r3, #32]
 8005b9a:	4a12      	ldr	r2, [pc, #72]	@ (8005be4 <HAL_RCC_OscConfig+0x99c>)
 8005b9c:	f023 0301 	bic.w	r3, r3, #1
 8005ba0:	6213      	str	r3, [r2, #32]
 8005ba2:	4b10      	ldr	r3, [pc, #64]	@ (8005be4 <HAL_RCC_OscConfig+0x99c>)
 8005ba4:	6a1b      	ldr	r3, [r3, #32]
 8005ba6:	4a0f      	ldr	r2, [pc, #60]	@ (8005be4 <HAL_RCC_OscConfig+0x99c>)
 8005ba8:	f023 0304 	bic.w	r3, r3, #4
 8005bac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005bae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005bb2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	68db      	ldr	r3, [r3, #12]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	f000 8087 	beq.w	8005cce <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bc0:	f7fe fd64 	bl	800468c <HAL_GetTick>
 8005bc4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bc8:	e012      	b.n	8005bf0 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005bca:	f7fe fd5f 	bl	800468c <HAL_GetTick>
 8005bce:	4602      	mov	r2, r0
 8005bd0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005bd4:	1ad3      	subs	r3, r2, r3
 8005bd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d908      	bls.n	8005bf0 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8005bde:	2303      	movs	r3, #3
 8005be0:	e339      	b.n	8006256 <HAL_RCC_OscConfig+0x100e>
 8005be2:	bf00      	nop
 8005be4:	40021000 	.word	0x40021000
 8005be8:	10908120 	.word	0x10908120
 8005bec:	40007000 	.word	0x40007000
 8005bf0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005bf4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8005bf8:	2202      	movs	r2, #2
 8005bfa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bfc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005c00:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	fa93 f2a3 	rbit	r2, r3
 8005c0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005c0e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8005c12:	601a      	str	r2, [r3, #0]
 8005c14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005c18:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8005c1c:	2202      	movs	r2, #2
 8005c1e:	601a      	str	r2, [r3, #0]
 8005c20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005c24:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	fa93 f2a3 	rbit	r2, r3
 8005c2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005c32:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8005c36:	601a      	str	r2, [r3, #0]
  return result;
 8005c38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005c3c:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8005c40:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c42:	fab3 f383 	clz	r3, r3
 8005c46:	b2db      	uxtb	r3, r3
 8005c48:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8005c4c:	b2db      	uxtb	r3, r3
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d102      	bne.n	8005c58 <HAL_RCC_OscConfig+0xa10>
 8005c52:	4b98      	ldr	r3, [pc, #608]	@ (8005eb4 <HAL_RCC_OscConfig+0xc6c>)
 8005c54:	6a1b      	ldr	r3, [r3, #32]
 8005c56:	e013      	b.n	8005c80 <HAL_RCC_OscConfig+0xa38>
 8005c58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005c5c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8005c60:	2202      	movs	r2, #2
 8005c62:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005c68:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	fa93 f2a3 	rbit	r2, r3
 8005c72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005c76:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8005c7a:	601a      	str	r2, [r3, #0]
 8005c7c:	4b8d      	ldr	r3, [pc, #564]	@ (8005eb4 <HAL_RCC_OscConfig+0xc6c>)
 8005c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c80:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005c84:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8005c88:	2102      	movs	r1, #2
 8005c8a:	6011      	str	r1, [r2, #0]
 8005c8c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005c90:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8005c94:	6812      	ldr	r2, [r2, #0]
 8005c96:	fa92 f1a2 	rbit	r1, r2
 8005c9a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005c9e:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8005ca2:	6011      	str	r1, [r2, #0]
  return result;
 8005ca4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005ca8:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8005cac:	6812      	ldr	r2, [r2, #0]
 8005cae:	fab2 f282 	clz	r2, r2
 8005cb2:	b2d2      	uxtb	r2, r2
 8005cb4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005cb8:	b2d2      	uxtb	r2, r2
 8005cba:	f002 021f 	and.w	r2, r2, #31
 8005cbe:	2101      	movs	r1, #1
 8005cc0:	fa01 f202 	lsl.w	r2, r1, r2
 8005cc4:	4013      	ands	r3, r2
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	f43f af7f 	beq.w	8005bca <HAL_RCC_OscConfig+0x982>
 8005ccc:	e07d      	b.n	8005dca <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cce:	f7fe fcdd 	bl	800468c <HAL_GetTick>
 8005cd2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005cd6:	e00b      	b.n	8005cf0 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005cd8:	f7fe fcd8 	bl	800468c <HAL_GetTick>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005ce2:	1ad3      	subs	r3, r2, r3
 8005ce4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d901      	bls.n	8005cf0 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8005cec:	2303      	movs	r3, #3
 8005cee:	e2b2      	b.n	8006256 <HAL_RCC_OscConfig+0x100e>
 8005cf0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005cf4:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8005cf8:	2202      	movs	r2, #2
 8005cfa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cfc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005d00:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	fa93 f2a3 	rbit	r2, r3
 8005d0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005d0e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8005d12:	601a      	str	r2, [r3, #0]
 8005d14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005d18:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8005d1c:	2202      	movs	r2, #2
 8005d1e:	601a      	str	r2, [r3, #0]
 8005d20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005d24:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	fa93 f2a3 	rbit	r2, r3
 8005d2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005d32:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8005d36:	601a      	str	r2, [r3, #0]
  return result;
 8005d38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005d3c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8005d40:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d42:	fab3 f383 	clz	r3, r3
 8005d46:	b2db      	uxtb	r3, r3
 8005d48:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d102      	bne.n	8005d58 <HAL_RCC_OscConfig+0xb10>
 8005d52:	4b58      	ldr	r3, [pc, #352]	@ (8005eb4 <HAL_RCC_OscConfig+0xc6c>)
 8005d54:	6a1b      	ldr	r3, [r3, #32]
 8005d56:	e013      	b.n	8005d80 <HAL_RCC_OscConfig+0xb38>
 8005d58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005d5c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8005d60:	2202      	movs	r2, #2
 8005d62:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005d68:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	fa93 f2a3 	rbit	r2, r3
 8005d72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005d76:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005d7a:	601a      	str	r2, [r3, #0]
 8005d7c:	4b4d      	ldr	r3, [pc, #308]	@ (8005eb4 <HAL_RCC_OscConfig+0xc6c>)
 8005d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d80:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005d84:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8005d88:	2102      	movs	r1, #2
 8005d8a:	6011      	str	r1, [r2, #0]
 8005d8c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005d90:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8005d94:	6812      	ldr	r2, [r2, #0]
 8005d96:	fa92 f1a2 	rbit	r1, r2
 8005d9a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005d9e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8005da2:	6011      	str	r1, [r2, #0]
  return result;
 8005da4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005da8:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8005dac:	6812      	ldr	r2, [r2, #0]
 8005dae:	fab2 f282 	clz	r2, r2
 8005db2:	b2d2      	uxtb	r2, r2
 8005db4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005db8:	b2d2      	uxtb	r2, r2
 8005dba:	f002 021f 	and.w	r2, r2, #31
 8005dbe:	2101      	movs	r1, #1
 8005dc0:	fa01 f202 	lsl.w	r2, r1, r2
 8005dc4:	4013      	ands	r3, r2
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d186      	bne.n	8005cd8 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005dca:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8005dce:	2b01      	cmp	r3, #1
 8005dd0:	d105      	bne.n	8005dde <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005dd2:	4b38      	ldr	r3, [pc, #224]	@ (8005eb4 <HAL_RCC_OscConfig+0xc6c>)
 8005dd4:	69db      	ldr	r3, [r3, #28]
 8005dd6:	4a37      	ldr	r2, [pc, #220]	@ (8005eb4 <HAL_RCC_OscConfig+0xc6c>)
 8005dd8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ddc:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005dde:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005de2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	69db      	ldr	r3, [r3, #28]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	f000 8232 	beq.w	8006254 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005df0:	4b30      	ldr	r3, [pc, #192]	@ (8005eb4 <HAL_RCC_OscConfig+0xc6c>)
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	f003 030c 	and.w	r3, r3, #12
 8005df8:	2b08      	cmp	r3, #8
 8005dfa:	f000 8201 	beq.w	8006200 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005dfe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e02:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	69db      	ldr	r3, [r3, #28]
 8005e0a:	2b02      	cmp	r3, #2
 8005e0c:	f040 8157 	bne.w	80060be <HAL_RCC_OscConfig+0xe76>
 8005e10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e14:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8005e18:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005e1c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e22:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	fa93 f2a3 	rbit	r2, r3
 8005e2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e30:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8005e34:	601a      	str	r2, [r3, #0]
  return result;
 8005e36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e3a:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8005e3e:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e40:	fab3 f383 	clz	r3, r3
 8005e44:	b2db      	uxtb	r3, r3
 8005e46:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005e4a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005e4e:	009b      	lsls	r3, r3, #2
 8005e50:	461a      	mov	r2, r3
 8005e52:	2300      	movs	r3, #0
 8005e54:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e56:	f7fe fc19 	bl	800468c <HAL_GetTick>
 8005e5a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e5e:	e009      	b.n	8005e74 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e60:	f7fe fc14 	bl	800468c <HAL_GetTick>
 8005e64:	4602      	mov	r2, r0
 8005e66:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005e6a:	1ad3      	subs	r3, r2, r3
 8005e6c:	2b02      	cmp	r3, #2
 8005e6e:	d901      	bls.n	8005e74 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8005e70:	2303      	movs	r3, #3
 8005e72:	e1f0      	b.n	8006256 <HAL_RCC_OscConfig+0x100e>
 8005e74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e78:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8005e7c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005e80:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e86:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	fa93 f2a3 	rbit	r2, r3
 8005e90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e94:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8005e98:	601a      	str	r2, [r3, #0]
  return result;
 8005e9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e9e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8005ea2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ea4:	fab3 f383 	clz	r3, r3
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	2b3f      	cmp	r3, #63	@ 0x3f
 8005eac:	d804      	bhi.n	8005eb8 <HAL_RCC_OscConfig+0xc70>
 8005eae:	4b01      	ldr	r3, [pc, #4]	@ (8005eb4 <HAL_RCC_OscConfig+0xc6c>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	e029      	b.n	8005f08 <HAL_RCC_OscConfig+0xcc0>
 8005eb4:	40021000 	.word	0x40021000
 8005eb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005ebc:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8005ec0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005ec4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ec6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005eca:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	fa93 f2a3 	rbit	r2, r3
 8005ed4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005ed8:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8005edc:	601a      	str	r2, [r3, #0]
 8005ede:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005ee2:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8005ee6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005eea:	601a      	str	r2, [r3, #0]
 8005eec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005ef0:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	fa93 f2a3 	rbit	r2, r3
 8005efa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005efe:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8005f02:	601a      	str	r2, [r3, #0]
 8005f04:	4bc3      	ldr	r3, [pc, #780]	@ (8006214 <HAL_RCC_OscConfig+0xfcc>)
 8005f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f08:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005f0c:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8005f10:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8005f14:	6011      	str	r1, [r2, #0]
 8005f16:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005f1a:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8005f1e:	6812      	ldr	r2, [r2, #0]
 8005f20:	fa92 f1a2 	rbit	r1, r2
 8005f24:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005f28:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8005f2c:	6011      	str	r1, [r2, #0]
  return result;
 8005f2e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005f32:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8005f36:	6812      	ldr	r2, [r2, #0]
 8005f38:	fab2 f282 	clz	r2, r2
 8005f3c:	b2d2      	uxtb	r2, r2
 8005f3e:	f042 0220 	orr.w	r2, r2, #32
 8005f42:	b2d2      	uxtb	r2, r2
 8005f44:	f002 021f 	and.w	r2, r2, #31
 8005f48:	2101      	movs	r1, #1
 8005f4a:	fa01 f202 	lsl.w	r2, r1, r2
 8005f4e:	4013      	ands	r3, r2
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d185      	bne.n	8005e60 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005f54:	4baf      	ldr	r3, [pc, #700]	@ (8006214 <HAL_RCC_OscConfig+0xfcc>)
 8005f56:	685b      	ldr	r3, [r3, #4]
 8005f58:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005f5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005f60:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005f68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005f6c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	6a1b      	ldr	r3, [r3, #32]
 8005f74:	430b      	orrs	r3, r1
 8005f76:	49a7      	ldr	r1, [pc, #668]	@ (8006214 <HAL_RCC_OscConfig+0xfcc>)
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	604b      	str	r3, [r1, #4]
 8005f7c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005f80:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8005f84:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005f88:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f8a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005f8e:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	fa93 f2a3 	rbit	r2, r3
 8005f98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005f9c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005fa0:	601a      	str	r2, [r3, #0]
  return result;
 8005fa2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005fa6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005faa:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005fac:	fab3 f383 	clz	r3, r3
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005fb6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005fba:	009b      	lsls	r3, r3, #2
 8005fbc:	461a      	mov	r2, r3
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fc2:	f7fe fb63 	bl	800468c <HAL_GetTick>
 8005fc6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005fca:	e009      	b.n	8005fe0 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005fcc:	f7fe fb5e 	bl	800468c <HAL_GetTick>
 8005fd0:	4602      	mov	r2, r0
 8005fd2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005fd6:	1ad3      	subs	r3, r2, r3
 8005fd8:	2b02      	cmp	r3, #2
 8005fda:	d901      	bls.n	8005fe0 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8005fdc:	2303      	movs	r3, #3
 8005fde:	e13a      	b.n	8006256 <HAL_RCC_OscConfig+0x100e>
 8005fe0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005fe4:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8005fe8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005fec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005ff2:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	fa93 f2a3 	rbit	r2, r3
 8005ffc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006000:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8006004:	601a      	str	r2, [r3, #0]
  return result;
 8006006:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800600a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800600e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006010:	fab3 f383 	clz	r3, r3
 8006014:	b2db      	uxtb	r3, r3
 8006016:	2b3f      	cmp	r3, #63	@ 0x3f
 8006018:	d802      	bhi.n	8006020 <HAL_RCC_OscConfig+0xdd8>
 800601a:	4b7e      	ldr	r3, [pc, #504]	@ (8006214 <HAL_RCC_OscConfig+0xfcc>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	e027      	b.n	8006070 <HAL_RCC_OscConfig+0xe28>
 8006020:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006024:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8006028:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800602c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800602e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006032:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	fa93 f2a3 	rbit	r2, r3
 800603c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006040:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8006044:	601a      	str	r2, [r3, #0]
 8006046:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800604a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800604e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006052:	601a      	str	r2, [r3, #0]
 8006054:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006058:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	fa93 f2a3 	rbit	r2, r3
 8006062:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006066:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800606a:	601a      	str	r2, [r3, #0]
 800606c:	4b69      	ldr	r3, [pc, #420]	@ (8006214 <HAL_RCC_OscConfig+0xfcc>)
 800606e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006070:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006074:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8006078:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800607c:	6011      	str	r1, [r2, #0]
 800607e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006082:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8006086:	6812      	ldr	r2, [r2, #0]
 8006088:	fa92 f1a2 	rbit	r1, r2
 800608c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006090:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8006094:	6011      	str	r1, [r2, #0]
  return result;
 8006096:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800609a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800609e:	6812      	ldr	r2, [r2, #0]
 80060a0:	fab2 f282 	clz	r2, r2
 80060a4:	b2d2      	uxtb	r2, r2
 80060a6:	f042 0220 	orr.w	r2, r2, #32
 80060aa:	b2d2      	uxtb	r2, r2
 80060ac:	f002 021f 	and.w	r2, r2, #31
 80060b0:	2101      	movs	r1, #1
 80060b2:	fa01 f202 	lsl.w	r2, r1, r2
 80060b6:	4013      	ands	r3, r2
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d087      	beq.n	8005fcc <HAL_RCC_OscConfig+0xd84>
 80060bc:	e0ca      	b.n	8006254 <HAL_RCC_OscConfig+0x100c>
 80060be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80060c2:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80060c6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80060ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80060d0:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	fa93 f2a3 	rbit	r2, r3
 80060da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80060de:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80060e2:	601a      	str	r2, [r3, #0]
  return result;
 80060e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80060e8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80060ec:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060ee:	fab3 f383 	clz	r3, r3
 80060f2:	b2db      	uxtb	r3, r3
 80060f4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80060f8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80060fc:	009b      	lsls	r3, r3, #2
 80060fe:	461a      	mov	r2, r3
 8006100:	2300      	movs	r3, #0
 8006102:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006104:	f7fe fac2 	bl	800468c <HAL_GetTick>
 8006108:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800610c:	e009      	b.n	8006122 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800610e:	f7fe fabd 	bl	800468c <HAL_GetTick>
 8006112:	4602      	mov	r2, r0
 8006114:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8006118:	1ad3      	subs	r3, r2, r3
 800611a:	2b02      	cmp	r3, #2
 800611c:	d901      	bls.n	8006122 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 800611e:	2303      	movs	r3, #3
 8006120:	e099      	b.n	8006256 <HAL_RCC_OscConfig+0x100e>
 8006122:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006126:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800612a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800612e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006130:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006134:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	fa93 f2a3 	rbit	r2, r3
 800613e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006142:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8006146:	601a      	str	r2, [r3, #0]
  return result;
 8006148:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800614c:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8006150:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006152:	fab3 f383 	clz	r3, r3
 8006156:	b2db      	uxtb	r3, r3
 8006158:	2b3f      	cmp	r3, #63	@ 0x3f
 800615a:	d802      	bhi.n	8006162 <HAL_RCC_OscConfig+0xf1a>
 800615c:	4b2d      	ldr	r3, [pc, #180]	@ (8006214 <HAL_RCC_OscConfig+0xfcc>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	e027      	b.n	80061b2 <HAL_RCC_OscConfig+0xf6a>
 8006162:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006166:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800616a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800616e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006170:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006174:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	fa93 f2a3 	rbit	r2, r3
 800617e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006182:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8006186:	601a      	str	r2, [r3, #0]
 8006188:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800618c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8006190:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006194:	601a      	str	r2, [r3, #0]
 8006196:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800619a:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	fa93 f2a3 	rbit	r2, r3
 80061a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80061a8:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80061ac:	601a      	str	r2, [r3, #0]
 80061ae:	4b19      	ldr	r3, [pc, #100]	@ (8006214 <HAL_RCC_OscConfig+0xfcc>)
 80061b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061b2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80061b6:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80061ba:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80061be:	6011      	str	r1, [r2, #0]
 80061c0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80061c4:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80061c8:	6812      	ldr	r2, [r2, #0]
 80061ca:	fa92 f1a2 	rbit	r1, r2
 80061ce:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80061d2:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80061d6:	6011      	str	r1, [r2, #0]
  return result;
 80061d8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80061dc:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80061e0:	6812      	ldr	r2, [r2, #0]
 80061e2:	fab2 f282 	clz	r2, r2
 80061e6:	b2d2      	uxtb	r2, r2
 80061e8:	f042 0220 	orr.w	r2, r2, #32
 80061ec:	b2d2      	uxtb	r2, r2
 80061ee:	f002 021f 	and.w	r2, r2, #31
 80061f2:	2101      	movs	r1, #1
 80061f4:	fa01 f202 	lsl.w	r2, r1, r2
 80061f8:	4013      	ands	r3, r2
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d187      	bne.n	800610e <HAL_RCC_OscConfig+0xec6>
 80061fe:	e029      	b.n	8006254 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006200:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006204:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	69db      	ldr	r3, [r3, #28]
 800620c:	2b01      	cmp	r3, #1
 800620e:	d103      	bne.n	8006218 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8006210:	2301      	movs	r3, #1
 8006212:	e020      	b.n	8006256 <HAL_RCC_OscConfig+0x100e>
 8006214:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006218:	4b11      	ldr	r3, [pc, #68]	@ (8006260 <HAL_RCC_OscConfig+0x1018>)
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8006220:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8006224:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8006228:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800622c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	6a1b      	ldr	r3, [r3, #32]
 8006234:	429a      	cmp	r2, r3
 8006236:	d10b      	bne.n	8006250 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8006238:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800623c:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8006240:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006244:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800624c:	429a      	cmp	r2, r3
 800624e:	d001      	beq.n	8006254 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8006250:	2301      	movs	r3, #1
 8006252:	e000      	b.n	8006256 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8006254:	2300      	movs	r3, #0
}
 8006256:	4618      	mov	r0, r3
 8006258:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}
 8006260:	40021000 	.word	0x40021000

08006264 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b09e      	sub	sp, #120	@ 0x78
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
 800626c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800626e:	2300      	movs	r3, #0
 8006270:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d101      	bne.n	800627c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006278:	2301      	movs	r3, #1
 800627a:	e154      	b.n	8006526 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800627c:	4b89      	ldr	r3, [pc, #548]	@ (80064a4 <HAL_RCC_ClockConfig+0x240>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f003 0307 	and.w	r3, r3, #7
 8006284:	683a      	ldr	r2, [r7, #0]
 8006286:	429a      	cmp	r2, r3
 8006288:	d910      	bls.n	80062ac <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800628a:	4b86      	ldr	r3, [pc, #536]	@ (80064a4 <HAL_RCC_ClockConfig+0x240>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f023 0207 	bic.w	r2, r3, #7
 8006292:	4984      	ldr	r1, [pc, #528]	@ (80064a4 <HAL_RCC_ClockConfig+0x240>)
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	4313      	orrs	r3, r2
 8006298:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800629a:	4b82      	ldr	r3, [pc, #520]	@ (80064a4 <HAL_RCC_ClockConfig+0x240>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f003 0307 	and.w	r3, r3, #7
 80062a2:	683a      	ldr	r2, [r7, #0]
 80062a4:	429a      	cmp	r2, r3
 80062a6:	d001      	beq.n	80062ac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80062a8:	2301      	movs	r3, #1
 80062aa:	e13c      	b.n	8006526 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f003 0302 	and.w	r3, r3, #2
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d008      	beq.n	80062ca <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80062b8:	4b7b      	ldr	r3, [pc, #492]	@ (80064a8 <HAL_RCC_ClockConfig+0x244>)
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	689b      	ldr	r3, [r3, #8]
 80062c4:	4978      	ldr	r1, [pc, #480]	@ (80064a8 <HAL_RCC_ClockConfig+0x244>)
 80062c6:	4313      	orrs	r3, r2
 80062c8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f003 0301 	and.w	r3, r3, #1
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	f000 80cd 	beq.w	8006472 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	2b01      	cmp	r3, #1
 80062de:	d137      	bne.n	8006350 <HAL_RCC_ClockConfig+0xec>
 80062e0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80062e4:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80062e8:	fa93 f3a3 	rbit	r3, r3
 80062ec:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80062ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062f0:	fab3 f383 	clz	r3, r3
 80062f4:	b2db      	uxtb	r3, r3
 80062f6:	2b3f      	cmp	r3, #63	@ 0x3f
 80062f8:	d802      	bhi.n	8006300 <HAL_RCC_ClockConfig+0x9c>
 80062fa:	4b6b      	ldr	r3, [pc, #428]	@ (80064a8 <HAL_RCC_ClockConfig+0x244>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	e00f      	b.n	8006320 <HAL_RCC_ClockConfig+0xbc>
 8006300:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006304:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006306:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006308:	fa93 f3a3 	rbit	r3, r3
 800630c:	667b      	str	r3, [r7, #100]	@ 0x64
 800630e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006312:	663b      	str	r3, [r7, #96]	@ 0x60
 8006314:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006316:	fa93 f3a3 	rbit	r3, r3
 800631a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800631c:	4b62      	ldr	r3, [pc, #392]	@ (80064a8 <HAL_RCC_ClockConfig+0x244>)
 800631e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006320:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006324:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006326:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006328:	fa92 f2a2 	rbit	r2, r2
 800632c:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 800632e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006330:	fab2 f282 	clz	r2, r2
 8006334:	b2d2      	uxtb	r2, r2
 8006336:	f042 0220 	orr.w	r2, r2, #32
 800633a:	b2d2      	uxtb	r2, r2
 800633c:	f002 021f 	and.w	r2, r2, #31
 8006340:	2101      	movs	r1, #1
 8006342:	fa01 f202 	lsl.w	r2, r1, r2
 8006346:	4013      	ands	r3, r2
 8006348:	2b00      	cmp	r3, #0
 800634a:	d171      	bne.n	8006430 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 800634c:	2301      	movs	r3, #1
 800634e:	e0ea      	b.n	8006526 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	685b      	ldr	r3, [r3, #4]
 8006354:	2b02      	cmp	r3, #2
 8006356:	d137      	bne.n	80063c8 <HAL_RCC_ClockConfig+0x164>
 8006358:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800635c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800635e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006360:	fa93 f3a3 	rbit	r3, r3
 8006364:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8006366:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006368:	fab3 f383 	clz	r3, r3
 800636c:	b2db      	uxtb	r3, r3
 800636e:	2b3f      	cmp	r3, #63	@ 0x3f
 8006370:	d802      	bhi.n	8006378 <HAL_RCC_ClockConfig+0x114>
 8006372:	4b4d      	ldr	r3, [pc, #308]	@ (80064a8 <HAL_RCC_ClockConfig+0x244>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	e00f      	b.n	8006398 <HAL_RCC_ClockConfig+0x134>
 8006378:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800637c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800637e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006380:	fa93 f3a3 	rbit	r3, r3
 8006384:	647b      	str	r3, [r7, #68]	@ 0x44
 8006386:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800638a:	643b      	str	r3, [r7, #64]	@ 0x40
 800638c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800638e:	fa93 f3a3 	rbit	r3, r3
 8006392:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006394:	4b44      	ldr	r3, [pc, #272]	@ (80064a8 <HAL_RCC_ClockConfig+0x244>)
 8006396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006398:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800639c:	63ba      	str	r2, [r7, #56]	@ 0x38
 800639e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80063a0:	fa92 f2a2 	rbit	r2, r2
 80063a4:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80063a6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80063a8:	fab2 f282 	clz	r2, r2
 80063ac:	b2d2      	uxtb	r2, r2
 80063ae:	f042 0220 	orr.w	r2, r2, #32
 80063b2:	b2d2      	uxtb	r2, r2
 80063b4:	f002 021f 	and.w	r2, r2, #31
 80063b8:	2101      	movs	r1, #1
 80063ba:	fa01 f202 	lsl.w	r2, r1, r2
 80063be:	4013      	ands	r3, r2
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d135      	bne.n	8006430 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80063c4:	2301      	movs	r3, #1
 80063c6:	e0ae      	b.n	8006526 <HAL_RCC_ClockConfig+0x2c2>
 80063c8:	2302      	movs	r3, #2
 80063ca:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063ce:	fa93 f3a3 	rbit	r3, r3
 80063d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80063d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063d6:	fab3 f383 	clz	r3, r3
 80063da:	b2db      	uxtb	r3, r3
 80063dc:	2b3f      	cmp	r3, #63	@ 0x3f
 80063de:	d802      	bhi.n	80063e6 <HAL_RCC_ClockConfig+0x182>
 80063e0:	4b31      	ldr	r3, [pc, #196]	@ (80064a8 <HAL_RCC_ClockConfig+0x244>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	e00d      	b.n	8006402 <HAL_RCC_ClockConfig+0x19e>
 80063e6:	2302      	movs	r3, #2
 80063e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ec:	fa93 f3a3 	rbit	r3, r3
 80063f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80063f2:	2302      	movs	r3, #2
 80063f4:	623b      	str	r3, [r7, #32]
 80063f6:	6a3b      	ldr	r3, [r7, #32]
 80063f8:	fa93 f3a3 	rbit	r3, r3
 80063fc:	61fb      	str	r3, [r7, #28]
 80063fe:	4b2a      	ldr	r3, [pc, #168]	@ (80064a8 <HAL_RCC_ClockConfig+0x244>)
 8006400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006402:	2202      	movs	r2, #2
 8006404:	61ba      	str	r2, [r7, #24]
 8006406:	69ba      	ldr	r2, [r7, #24]
 8006408:	fa92 f2a2 	rbit	r2, r2
 800640c:	617a      	str	r2, [r7, #20]
  return result;
 800640e:	697a      	ldr	r2, [r7, #20]
 8006410:	fab2 f282 	clz	r2, r2
 8006414:	b2d2      	uxtb	r2, r2
 8006416:	f042 0220 	orr.w	r2, r2, #32
 800641a:	b2d2      	uxtb	r2, r2
 800641c:	f002 021f 	and.w	r2, r2, #31
 8006420:	2101      	movs	r1, #1
 8006422:	fa01 f202 	lsl.w	r2, r1, r2
 8006426:	4013      	ands	r3, r2
 8006428:	2b00      	cmp	r3, #0
 800642a:	d101      	bne.n	8006430 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 800642c:	2301      	movs	r3, #1
 800642e:	e07a      	b.n	8006526 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006430:	4b1d      	ldr	r3, [pc, #116]	@ (80064a8 <HAL_RCC_ClockConfig+0x244>)
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	f023 0203 	bic.w	r2, r3, #3
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	491a      	ldr	r1, [pc, #104]	@ (80064a8 <HAL_RCC_ClockConfig+0x244>)
 800643e:	4313      	orrs	r3, r2
 8006440:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006442:	f7fe f923 	bl	800468c <HAL_GetTick>
 8006446:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006448:	e00a      	b.n	8006460 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800644a:	f7fe f91f 	bl	800468c <HAL_GetTick>
 800644e:	4602      	mov	r2, r0
 8006450:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006452:	1ad3      	subs	r3, r2, r3
 8006454:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006458:	4293      	cmp	r3, r2
 800645a:	d901      	bls.n	8006460 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 800645c:	2303      	movs	r3, #3
 800645e:	e062      	b.n	8006526 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006460:	4b11      	ldr	r3, [pc, #68]	@ (80064a8 <HAL_RCC_ClockConfig+0x244>)
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	f003 020c 	and.w	r2, r3, #12
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	009b      	lsls	r3, r3, #2
 800646e:	429a      	cmp	r2, r3
 8006470:	d1eb      	bne.n	800644a <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006472:	4b0c      	ldr	r3, [pc, #48]	@ (80064a4 <HAL_RCC_ClockConfig+0x240>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f003 0307 	and.w	r3, r3, #7
 800647a:	683a      	ldr	r2, [r7, #0]
 800647c:	429a      	cmp	r2, r3
 800647e:	d215      	bcs.n	80064ac <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006480:	4b08      	ldr	r3, [pc, #32]	@ (80064a4 <HAL_RCC_ClockConfig+0x240>)
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f023 0207 	bic.w	r2, r3, #7
 8006488:	4906      	ldr	r1, [pc, #24]	@ (80064a4 <HAL_RCC_ClockConfig+0x240>)
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	4313      	orrs	r3, r2
 800648e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006490:	4b04      	ldr	r3, [pc, #16]	@ (80064a4 <HAL_RCC_ClockConfig+0x240>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f003 0307 	and.w	r3, r3, #7
 8006498:	683a      	ldr	r2, [r7, #0]
 800649a:	429a      	cmp	r2, r3
 800649c:	d006      	beq.n	80064ac <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800649e:	2301      	movs	r3, #1
 80064a0:	e041      	b.n	8006526 <HAL_RCC_ClockConfig+0x2c2>
 80064a2:	bf00      	nop
 80064a4:	40022000 	.word	0x40022000
 80064a8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f003 0304 	and.w	r3, r3, #4
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d008      	beq.n	80064ca <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80064b8:	4b1d      	ldr	r3, [pc, #116]	@ (8006530 <HAL_RCC_ClockConfig+0x2cc>)
 80064ba:	685b      	ldr	r3, [r3, #4]
 80064bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	68db      	ldr	r3, [r3, #12]
 80064c4:	491a      	ldr	r1, [pc, #104]	@ (8006530 <HAL_RCC_ClockConfig+0x2cc>)
 80064c6:	4313      	orrs	r3, r2
 80064c8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f003 0308 	and.w	r3, r3, #8
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d009      	beq.n	80064ea <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80064d6:	4b16      	ldr	r3, [pc, #88]	@ (8006530 <HAL_RCC_ClockConfig+0x2cc>)
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	691b      	ldr	r3, [r3, #16]
 80064e2:	00db      	lsls	r3, r3, #3
 80064e4:	4912      	ldr	r1, [pc, #72]	@ (8006530 <HAL_RCC_ClockConfig+0x2cc>)
 80064e6:	4313      	orrs	r3, r2
 80064e8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80064ea:	f000 f829 	bl	8006540 <HAL_RCC_GetSysClockFreq>
 80064ee:	4601      	mov	r1, r0
 80064f0:	4b0f      	ldr	r3, [pc, #60]	@ (8006530 <HAL_RCC_ClockConfig+0x2cc>)
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80064f8:	22f0      	movs	r2, #240	@ 0xf0
 80064fa:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064fc:	693a      	ldr	r2, [r7, #16]
 80064fe:	fa92 f2a2 	rbit	r2, r2
 8006502:	60fa      	str	r2, [r7, #12]
  return result;
 8006504:	68fa      	ldr	r2, [r7, #12]
 8006506:	fab2 f282 	clz	r2, r2
 800650a:	b2d2      	uxtb	r2, r2
 800650c:	40d3      	lsrs	r3, r2
 800650e:	4a09      	ldr	r2, [pc, #36]	@ (8006534 <HAL_RCC_ClockConfig+0x2d0>)
 8006510:	5cd3      	ldrb	r3, [r2, r3]
 8006512:	fa21 f303 	lsr.w	r3, r1, r3
 8006516:	4a08      	ldr	r2, [pc, #32]	@ (8006538 <HAL_RCC_ClockConfig+0x2d4>)
 8006518:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800651a:	4b08      	ldr	r3, [pc, #32]	@ (800653c <HAL_RCC_ClockConfig+0x2d8>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4618      	mov	r0, r3
 8006520:	f7fe f870 	bl	8004604 <HAL_InitTick>
  
  return HAL_OK;
 8006524:	2300      	movs	r3, #0
}
 8006526:	4618      	mov	r0, r3
 8006528:	3778      	adds	r7, #120	@ 0x78
 800652a:	46bd      	mov	sp, r7
 800652c:	bd80      	pop	{r7, pc}
 800652e:	bf00      	nop
 8006530:	40021000 	.word	0x40021000
 8006534:	0800bfc4 	.word	0x0800bfc4
 8006538:	20000004 	.word	0x20000004
 800653c:	20000008 	.word	0x20000008

08006540 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006540:	b480      	push	{r7}
 8006542:	b087      	sub	sp, #28
 8006544:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006546:	2300      	movs	r3, #0
 8006548:	60fb      	str	r3, [r7, #12]
 800654a:	2300      	movs	r3, #0
 800654c:	60bb      	str	r3, [r7, #8]
 800654e:	2300      	movs	r3, #0
 8006550:	617b      	str	r3, [r7, #20]
 8006552:	2300      	movs	r3, #0
 8006554:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006556:	2300      	movs	r3, #0
 8006558:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800655a:	4b1e      	ldr	r3, [pc, #120]	@ (80065d4 <HAL_RCC_GetSysClockFreq+0x94>)
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	f003 030c 	and.w	r3, r3, #12
 8006566:	2b04      	cmp	r3, #4
 8006568:	d002      	beq.n	8006570 <HAL_RCC_GetSysClockFreq+0x30>
 800656a:	2b08      	cmp	r3, #8
 800656c:	d003      	beq.n	8006576 <HAL_RCC_GetSysClockFreq+0x36>
 800656e:	e026      	b.n	80065be <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006570:	4b19      	ldr	r3, [pc, #100]	@ (80065d8 <HAL_RCC_GetSysClockFreq+0x98>)
 8006572:	613b      	str	r3, [r7, #16]
      break;
 8006574:	e026      	b.n	80065c4 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	0c9b      	lsrs	r3, r3, #18
 800657a:	f003 030f 	and.w	r3, r3, #15
 800657e:	4a17      	ldr	r2, [pc, #92]	@ (80065dc <HAL_RCC_GetSysClockFreq+0x9c>)
 8006580:	5cd3      	ldrb	r3, [r2, r3]
 8006582:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8006584:	4b13      	ldr	r3, [pc, #76]	@ (80065d4 <HAL_RCC_GetSysClockFreq+0x94>)
 8006586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006588:	f003 030f 	and.w	r3, r3, #15
 800658c:	4a14      	ldr	r2, [pc, #80]	@ (80065e0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800658e:	5cd3      	ldrb	r3, [r2, r3]
 8006590:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006598:	2b00      	cmp	r3, #0
 800659a:	d008      	beq.n	80065ae <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800659c:	4a0e      	ldr	r2, [pc, #56]	@ (80065d8 <HAL_RCC_GetSysClockFreq+0x98>)
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	fb02 f303 	mul.w	r3, r2, r3
 80065aa:	617b      	str	r3, [r7, #20]
 80065ac:	e004      	b.n	80065b8 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	4a0c      	ldr	r2, [pc, #48]	@ (80065e4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80065b2:	fb02 f303 	mul.w	r3, r2, r3
 80065b6:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	613b      	str	r3, [r7, #16]
      break;
 80065bc:	e002      	b.n	80065c4 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80065be:	4b06      	ldr	r3, [pc, #24]	@ (80065d8 <HAL_RCC_GetSysClockFreq+0x98>)
 80065c0:	613b      	str	r3, [r7, #16]
      break;
 80065c2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80065c4:	693b      	ldr	r3, [r7, #16]
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	371c      	adds	r7, #28
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr
 80065d2:	bf00      	nop
 80065d4:	40021000 	.word	0x40021000
 80065d8:	007a1200 	.word	0x007a1200
 80065dc:	0800bfdc 	.word	0x0800bfdc
 80065e0:	0800bfec 	.word	0x0800bfec
 80065e4:	003d0900 	.word	0x003d0900

080065e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80065e8:	b480      	push	{r7}
 80065ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80065ec:	4b03      	ldr	r3, [pc, #12]	@ (80065fc <HAL_RCC_GetHCLKFreq+0x14>)
 80065ee:	681b      	ldr	r3, [r3, #0]
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	46bd      	mov	sp, r7
 80065f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f8:	4770      	bx	lr
 80065fa:	bf00      	nop
 80065fc:	20000004 	.word	0x20000004

08006600 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006600:	b580      	push	{r7, lr}
 8006602:	b082      	sub	sp, #8
 8006604:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8006606:	f7ff ffef 	bl	80065e8 <HAL_RCC_GetHCLKFreq>
 800660a:	4601      	mov	r1, r0
 800660c:	4b0b      	ldr	r3, [pc, #44]	@ (800663c <HAL_RCC_GetPCLK1Freq+0x3c>)
 800660e:	685b      	ldr	r3, [r3, #4]
 8006610:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006614:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8006618:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800661a:	687a      	ldr	r2, [r7, #4]
 800661c:	fa92 f2a2 	rbit	r2, r2
 8006620:	603a      	str	r2, [r7, #0]
  return result;
 8006622:	683a      	ldr	r2, [r7, #0]
 8006624:	fab2 f282 	clz	r2, r2
 8006628:	b2d2      	uxtb	r2, r2
 800662a:	40d3      	lsrs	r3, r2
 800662c:	4a04      	ldr	r2, [pc, #16]	@ (8006640 <HAL_RCC_GetPCLK1Freq+0x40>)
 800662e:	5cd3      	ldrb	r3, [r2, r3]
 8006630:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8006634:	4618      	mov	r0, r3
 8006636:	3708      	adds	r7, #8
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}
 800663c:	40021000 	.word	0x40021000
 8006640:	0800bfd4 	.word	0x0800bfd4

08006644 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b082      	sub	sp, #8
 8006648:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800664a:	f7ff ffcd 	bl	80065e8 <HAL_RCC_GetHCLKFreq>
 800664e:	4601      	mov	r1, r0
 8006650:	4b0b      	ldr	r3, [pc, #44]	@ (8006680 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8006652:	685b      	ldr	r3, [r3, #4]
 8006654:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8006658:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 800665c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800665e:	687a      	ldr	r2, [r7, #4]
 8006660:	fa92 f2a2 	rbit	r2, r2
 8006664:	603a      	str	r2, [r7, #0]
  return result;
 8006666:	683a      	ldr	r2, [r7, #0]
 8006668:	fab2 f282 	clz	r2, r2
 800666c:	b2d2      	uxtb	r2, r2
 800666e:	40d3      	lsrs	r3, r2
 8006670:	4a04      	ldr	r2, [pc, #16]	@ (8006684 <HAL_RCC_GetPCLK2Freq+0x40>)
 8006672:	5cd3      	ldrb	r3, [r2, r3]
 8006674:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8006678:	4618      	mov	r0, r3
 800667a:	3708      	adds	r7, #8
 800667c:	46bd      	mov	sp, r7
 800667e:	bd80      	pop	{r7, pc}
 8006680:	40021000 	.word	0x40021000
 8006684:	0800bfd4 	.word	0x0800bfd4

08006688 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b092      	sub	sp, #72	@ 0x48
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006690:	2300      	movs	r3, #0
 8006692:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8006694:	2300      	movs	r3, #0
 8006696:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8006698:	2300      	movs	r3, #0
 800669a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	f000 80cb 	beq.w	8006842 <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80066ac:	4b85      	ldr	r3, [pc, #532]	@ (80068c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80066ae:	69db      	ldr	r3, [r3, #28]
 80066b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d10e      	bne.n	80066d6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80066b8:	4b82      	ldr	r3, [pc, #520]	@ (80068c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80066ba:	69db      	ldr	r3, [r3, #28]
 80066bc:	4a81      	ldr	r2, [pc, #516]	@ (80068c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80066be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80066c2:	61d3      	str	r3, [r2, #28]
 80066c4:	4b7f      	ldr	r3, [pc, #508]	@ (80068c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80066c6:	69db      	ldr	r3, [r3, #28]
 80066c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80066cc:	60bb      	str	r3, [r7, #8]
 80066ce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80066d0:	2301      	movs	r3, #1
 80066d2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066d6:	4b7c      	ldr	r3, [pc, #496]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d118      	bne.n	8006714 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80066e2:	4b79      	ldr	r3, [pc, #484]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a78      	ldr	r2, [pc, #480]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80066e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80066ec:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80066ee:	f7fd ffcd 	bl	800468c <HAL_GetTick>
 80066f2:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066f4:	e008      	b.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80066f6:	f7fd ffc9 	bl	800468c <HAL_GetTick>
 80066fa:	4602      	mov	r2, r0
 80066fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066fe:	1ad3      	subs	r3, r2, r3
 8006700:	2b64      	cmp	r3, #100	@ 0x64
 8006702:	d901      	bls.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8006704:	2303      	movs	r3, #3
 8006706:	e0d9      	b.n	80068bc <HAL_RCCEx_PeriphCLKConfig+0x234>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006708:	4b6f      	ldr	r3, [pc, #444]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006710:	2b00      	cmp	r3, #0
 8006712:	d0f0      	beq.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006714:	4b6b      	ldr	r3, [pc, #428]	@ (80068c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8006716:	6a1b      	ldr	r3, [r3, #32]
 8006718:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800671c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800671e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006720:	2b00      	cmp	r3, #0
 8006722:	d07b      	beq.n	800681c <HAL_RCCEx_PeriphCLKConfig+0x194>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	685b      	ldr	r3, [r3, #4]
 8006728:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800672c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800672e:	429a      	cmp	r2, r3
 8006730:	d074      	beq.n	800681c <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006732:	4b64      	ldr	r3, [pc, #400]	@ (80068c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8006734:	6a1b      	ldr	r3, [r3, #32]
 8006736:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800673a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800673c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006740:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006744:	fa93 f3a3 	rbit	r3, r3
 8006748:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 800674a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800674c:	fab3 f383 	clz	r3, r3
 8006750:	b2db      	uxtb	r3, r3
 8006752:	461a      	mov	r2, r3
 8006754:	4b5d      	ldr	r3, [pc, #372]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8006756:	4413      	add	r3, r2
 8006758:	009b      	lsls	r3, r3, #2
 800675a:	461a      	mov	r2, r3
 800675c:	2301      	movs	r3, #1
 800675e:	6013      	str	r3, [r2, #0]
 8006760:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006764:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006768:	fa93 f3a3 	rbit	r3, r3
 800676c:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800676e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006770:	fab3 f383 	clz	r3, r3
 8006774:	b2db      	uxtb	r3, r3
 8006776:	461a      	mov	r2, r3
 8006778:	4b54      	ldr	r3, [pc, #336]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800677a:	4413      	add	r3, r2
 800677c:	009b      	lsls	r3, r3, #2
 800677e:	461a      	mov	r2, r3
 8006780:	2300      	movs	r3, #0
 8006782:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006784:	4a4f      	ldr	r2, [pc, #316]	@ (80068c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8006786:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006788:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800678a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800678c:	f003 0301 	and.w	r3, r3, #1
 8006790:	2b00      	cmp	r3, #0
 8006792:	d043      	beq.n	800681c <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006794:	f7fd ff7a 	bl	800468c <HAL_GetTick>
 8006798:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800679a:	e00a      	b.n	80067b2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800679c:	f7fd ff76 	bl	800468c <HAL_GetTick>
 80067a0:	4602      	mov	r2, r0
 80067a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067a4:	1ad3      	subs	r3, r2, r3
 80067a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d901      	bls.n	80067b2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80067ae:	2303      	movs	r3, #3
 80067b0:	e084      	b.n	80068bc <HAL_RCCEx_PeriphCLKConfig+0x234>
 80067b2:	2302      	movs	r3, #2
 80067b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067b8:	fa93 f3a3 	rbit	r3, r3
 80067bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80067be:	2302      	movs	r3, #2
 80067c0:	623b      	str	r3, [r7, #32]
 80067c2:	6a3b      	ldr	r3, [r7, #32]
 80067c4:	fa93 f3a3 	rbit	r3, r3
 80067c8:	61fb      	str	r3, [r7, #28]
  return result;
 80067ca:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067cc:	fab3 f383 	clz	r3, r3
 80067d0:	b2db      	uxtb	r3, r3
 80067d2:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80067d6:	b2db      	uxtb	r3, r3
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d102      	bne.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80067dc:	4b39      	ldr	r3, [pc, #228]	@ (80068c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80067de:	6a1b      	ldr	r3, [r3, #32]
 80067e0:	e007      	b.n	80067f2 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 80067e2:	2302      	movs	r3, #2
 80067e4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067e6:	69bb      	ldr	r3, [r7, #24]
 80067e8:	fa93 f3a3 	rbit	r3, r3
 80067ec:	617b      	str	r3, [r7, #20]
 80067ee:	4b35      	ldr	r3, [pc, #212]	@ (80068c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80067f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067f2:	2202      	movs	r2, #2
 80067f4:	613a      	str	r2, [r7, #16]
 80067f6:	693a      	ldr	r2, [r7, #16]
 80067f8:	fa92 f2a2 	rbit	r2, r2
 80067fc:	60fa      	str	r2, [r7, #12]
  return result;
 80067fe:	68fa      	ldr	r2, [r7, #12]
 8006800:	fab2 f282 	clz	r2, r2
 8006804:	b2d2      	uxtb	r2, r2
 8006806:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800680a:	b2d2      	uxtb	r2, r2
 800680c:	f002 021f 	and.w	r2, r2, #31
 8006810:	2101      	movs	r1, #1
 8006812:	fa01 f202 	lsl.w	r2, r1, r2
 8006816:	4013      	ands	r3, r2
 8006818:	2b00      	cmp	r3, #0
 800681a:	d0bf      	beq.n	800679c <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800681c:	4b29      	ldr	r3, [pc, #164]	@ (80068c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800681e:	6a1b      	ldr	r3, [r3, #32]
 8006820:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	685b      	ldr	r3, [r3, #4]
 8006828:	4926      	ldr	r1, [pc, #152]	@ (80068c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800682a:	4313      	orrs	r3, r2
 800682c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800682e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8006832:	2b01      	cmp	r3, #1
 8006834:	d105      	bne.n	8006842 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006836:	4b23      	ldr	r3, [pc, #140]	@ (80068c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8006838:	69db      	ldr	r3, [r3, #28]
 800683a:	4a22      	ldr	r2, [pc, #136]	@ (80068c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800683c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006840:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f003 0301 	and.w	r3, r3, #1
 800684a:	2b00      	cmp	r3, #0
 800684c:	d008      	beq.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800684e:	4b1d      	ldr	r3, [pc, #116]	@ (80068c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8006850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006852:	f023 0203 	bic.w	r2, r3, #3
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	689b      	ldr	r3, [r3, #8]
 800685a:	491a      	ldr	r1, [pc, #104]	@ (80068c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800685c:	4313      	orrs	r3, r2
 800685e:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f003 0320 	and.w	r3, r3, #32
 8006868:	2b00      	cmp	r3, #0
 800686a:	d008      	beq.n	800687e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800686c:	4b15      	ldr	r3, [pc, #84]	@ (80068c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800686e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006870:	f023 0210 	bic.w	r2, r3, #16
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	68db      	ldr	r3, [r3, #12]
 8006878:	4912      	ldr	r1, [pc, #72]	@ (80068c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800687a:	4313      	orrs	r3, r2
 800687c:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006886:	2b00      	cmp	r3, #0
 8006888:	d008      	beq.n	800689c <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800688a:	4b0e      	ldr	r3, [pc, #56]	@ (80068c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800688c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800688e:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	691b      	ldr	r3, [r3, #16]
 8006896:	490b      	ldr	r1, [pc, #44]	@ (80068c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8006898:	4313      	orrs	r3, r2
 800689a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d008      	beq.n	80068ba <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80068a8:	4b06      	ldr	r3, [pc, #24]	@ (80068c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80068aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068ac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	695b      	ldr	r3, [r3, #20]
 80068b4:	4903      	ldr	r1, [pc, #12]	@ (80068c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80068b6:	4313      	orrs	r3, r2
 80068b8:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80068ba:	2300      	movs	r3, #0
}
 80068bc:	4618      	mov	r0, r3
 80068be:	3748      	adds	r7, #72	@ 0x48
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bd80      	pop	{r7, pc}
 80068c4:	40021000 	.word	0x40021000
 80068c8:	40007000 	.word	0x40007000
 80068cc:	10908100 	.word	0x10908100

080068d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b084      	sub	sp, #16
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d101      	bne.n	80068e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80068de:	2301      	movs	r3, #1
 80068e0:	e095      	b.n	8006a0e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d108      	bne.n	80068fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	685b      	ldr	r3, [r3, #4]
 80068ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80068f2:	d009      	beq.n	8006908 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2200      	movs	r2, #0
 80068f8:	61da      	str	r2, [r3, #28]
 80068fa:	e005      	b.n	8006908 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2200      	movs	r2, #0
 8006900:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2200      	movs	r2, #0
 8006906:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2200      	movs	r2, #0
 800690c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006914:	b2db      	uxtb	r3, r3
 8006916:	2b00      	cmp	r3, #0
 8006918:	d106      	bne.n	8006928 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2200      	movs	r2, #0
 800691e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006922:	6878      	ldr	r0, [r7, #4]
 8006924:	f7fd fad0 	bl	8003ec8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2202      	movs	r2, #2
 800692c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	681a      	ldr	r2, [r3, #0]
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800693e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	68db      	ldr	r3, [r3, #12]
 8006944:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006948:	d902      	bls.n	8006950 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800694a:	2300      	movs	r3, #0
 800694c:	60fb      	str	r3, [r7, #12]
 800694e:	e002      	b.n	8006956 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006950:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006954:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	68db      	ldr	r3, [r3, #12]
 800695a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800695e:	d007      	beq.n	8006970 <HAL_SPI_Init+0xa0>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	68db      	ldr	r3, [r3, #12]
 8006964:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006968:	d002      	beq.n	8006970 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2200      	movs	r2, #0
 800696e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	685b      	ldr	r3, [r3, #4]
 8006974:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	689b      	ldr	r3, [r3, #8]
 800697c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006980:	431a      	orrs	r2, r3
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	691b      	ldr	r3, [r3, #16]
 8006986:	f003 0302 	and.w	r3, r3, #2
 800698a:	431a      	orrs	r2, r3
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	695b      	ldr	r3, [r3, #20]
 8006990:	f003 0301 	and.w	r3, r3, #1
 8006994:	431a      	orrs	r2, r3
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	699b      	ldr	r3, [r3, #24]
 800699a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800699e:	431a      	orrs	r2, r3
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	69db      	ldr	r3, [r3, #28]
 80069a4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80069a8:	431a      	orrs	r2, r3
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6a1b      	ldr	r3, [r3, #32]
 80069ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069b2:	ea42 0103 	orr.w	r1, r2, r3
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069ba:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	430a      	orrs	r2, r1
 80069c4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	699b      	ldr	r3, [r3, #24]
 80069ca:	0c1b      	lsrs	r3, r3, #16
 80069cc:	f003 0204 	and.w	r2, r3, #4
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069d4:	f003 0310 	and.w	r3, r3, #16
 80069d8:	431a      	orrs	r2, r3
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069de:	f003 0308 	and.w	r3, r3, #8
 80069e2:	431a      	orrs	r2, r3
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	68db      	ldr	r3, [r3, #12]
 80069e8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80069ec:	ea42 0103 	orr.w	r1, r2, r3
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	430a      	orrs	r2, r1
 80069fc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2200      	movs	r2, #0
 8006a02:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2201      	movs	r2, #1
 8006a08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006a0c:	2300      	movs	r3, #0
}
 8006a0e:	4618      	mov	r0, r3
 8006a10:	3710      	adds	r7, #16
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bd80      	pop	{r7, pc}

08006a16 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a16:	b580      	push	{r7, lr}
 8006a18:	b088      	sub	sp, #32
 8006a1a:	af00      	add	r7, sp, #0
 8006a1c:	60f8      	str	r0, [r7, #12]
 8006a1e:	60b9      	str	r1, [r7, #8]
 8006a20:	603b      	str	r3, [r7, #0]
 8006a22:	4613      	mov	r3, r2
 8006a24:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006a26:	2300      	movs	r3, #0
 8006a28:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006a30:	2b01      	cmp	r3, #1
 8006a32:	d101      	bne.n	8006a38 <HAL_SPI_Transmit+0x22>
 8006a34:	2302      	movs	r3, #2
 8006a36:	e15f      	b.n	8006cf8 <HAL_SPI_Transmit+0x2e2>
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a40:	f7fd fe24 	bl	800468c <HAL_GetTick>
 8006a44:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006a46:	88fb      	ldrh	r3, [r7, #6]
 8006a48:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006a50:	b2db      	uxtb	r3, r3
 8006a52:	2b01      	cmp	r3, #1
 8006a54:	d002      	beq.n	8006a5c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006a56:	2302      	movs	r3, #2
 8006a58:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006a5a:	e148      	b.n	8006cee <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d002      	beq.n	8006a68 <HAL_SPI_Transmit+0x52>
 8006a62:	88fb      	ldrh	r3, [r7, #6]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d102      	bne.n	8006a6e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006a68:	2301      	movs	r3, #1
 8006a6a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006a6c:	e13f      	b.n	8006cee <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	2203      	movs	r2, #3
 8006a72:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	68ba      	ldr	r2, [r7, #8]
 8006a80:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	88fa      	ldrh	r2, [r7, #6]
 8006a86:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	88fa      	ldrh	r2, [r7, #6]
 8006a8c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	2200      	movs	r2, #0
 8006a92:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	2200      	movs	r2, #0
 8006a98:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	2200      	movs	r2, #0
 8006aae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	689b      	ldr	r3, [r3, #8]
 8006ab4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ab8:	d10f      	bne.n	8006ada <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	681a      	ldr	r2, [r3, #0]
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ac8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	681a      	ldr	r2, [r3, #0]
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006ad8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ae4:	2b40      	cmp	r3, #64	@ 0x40
 8006ae6:	d007      	beq.n	8006af8 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	681a      	ldr	r2, [r3, #0]
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006af6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	68db      	ldr	r3, [r3, #12]
 8006afc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006b00:	d94f      	bls.n	8006ba2 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	685b      	ldr	r3, [r3, #4]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d002      	beq.n	8006b10 <HAL_SPI_Transmit+0xfa>
 8006b0a:	8afb      	ldrh	r3, [r7, #22]
 8006b0c:	2b01      	cmp	r3, #1
 8006b0e:	d142      	bne.n	8006b96 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b14:	881a      	ldrh	r2, [r3, #0]
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b20:	1c9a      	adds	r2, r3, #2
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b2a:	b29b      	uxth	r3, r3
 8006b2c:	3b01      	subs	r3, #1
 8006b2e:	b29a      	uxth	r2, r3
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006b34:	e02f      	b.n	8006b96 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	689b      	ldr	r3, [r3, #8]
 8006b3c:	f003 0302 	and.w	r3, r3, #2
 8006b40:	2b02      	cmp	r3, #2
 8006b42:	d112      	bne.n	8006b6a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b48:	881a      	ldrh	r2, [r3, #0]
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b54:	1c9a      	adds	r2, r3, #2
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b5e:	b29b      	uxth	r3, r3
 8006b60:	3b01      	subs	r3, #1
 8006b62:	b29a      	uxth	r2, r3
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006b68:	e015      	b.n	8006b96 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b6a:	f7fd fd8f 	bl	800468c <HAL_GetTick>
 8006b6e:	4602      	mov	r2, r0
 8006b70:	69bb      	ldr	r3, [r7, #24]
 8006b72:	1ad3      	subs	r3, r2, r3
 8006b74:	683a      	ldr	r2, [r7, #0]
 8006b76:	429a      	cmp	r2, r3
 8006b78:	d803      	bhi.n	8006b82 <HAL_SPI_Transmit+0x16c>
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b80:	d102      	bne.n	8006b88 <HAL_SPI_Transmit+0x172>
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d106      	bne.n	8006b96 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8006b88:	2303      	movs	r3, #3
 8006b8a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	2201      	movs	r2, #1
 8006b90:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8006b94:	e0ab      	b.n	8006cee <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b9a:	b29b      	uxth	r3, r3
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d1ca      	bne.n	8006b36 <HAL_SPI_Transmit+0x120>
 8006ba0:	e080      	b.n	8006ca4 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d002      	beq.n	8006bb0 <HAL_SPI_Transmit+0x19a>
 8006baa:	8afb      	ldrh	r3, [r7, #22]
 8006bac:	2b01      	cmp	r3, #1
 8006bae:	d174      	bne.n	8006c9a <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bb4:	b29b      	uxth	r3, r3
 8006bb6:	2b01      	cmp	r3, #1
 8006bb8:	d912      	bls.n	8006be0 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bbe:	881a      	ldrh	r2, [r3, #0]
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bca:	1c9a      	adds	r2, r3, #2
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bd4:	b29b      	uxth	r3, r3
 8006bd6:	3b02      	subs	r3, #2
 8006bd8:	b29a      	uxth	r2, r3
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006bde:	e05c      	b.n	8006c9a <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	330c      	adds	r3, #12
 8006bea:	7812      	ldrb	r2, [r2, #0]
 8006bec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bf2:	1c5a      	adds	r2, r3, #1
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bfc:	b29b      	uxth	r3, r3
 8006bfe:	3b01      	subs	r3, #1
 8006c00:	b29a      	uxth	r2, r3
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006c06:	e048      	b.n	8006c9a <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	689b      	ldr	r3, [r3, #8]
 8006c0e:	f003 0302 	and.w	r3, r3, #2
 8006c12:	2b02      	cmp	r3, #2
 8006c14:	d12b      	bne.n	8006c6e <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c1a:	b29b      	uxth	r3, r3
 8006c1c:	2b01      	cmp	r3, #1
 8006c1e:	d912      	bls.n	8006c46 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c24:	881a      	ldrh	r2, [r3, #0]
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c30:	1c9a      	adds	r2, r3, #2
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c3a:	b29b      	uxth	r3, r3
 8006c3c:	3b02      	subs	r3, #2
 8006c3e:	b29a      	uxth	r2, r3
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006c44:	e029      	b.n	8006c9a <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	330c      	adds	r3, #12
 8006c50:	7812      	ldrb	r2, [r2, #0]
 8006c52:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c58:	1c5a      	adds	r2, r3, #1
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c62:	b29b      	uxth	r3, r3
 8006c64:	3b01      	subs	r3, #1
 8006c66:	b29a      	uxth	r2, r3
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006c6c:	e015      	b.n	8006c9a <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c6e:	f7fd fd0d 	bl	800468c <HAL_GetTick>
 8006c72:	4602      	mov	r2, r0
 8006c74:	69bb      	ldr	r3, [r7, #24]
 8006c76:	1ad3      	subs	r3, r2, r3
 8006c78:	683a      	ldr	r2, [r7, #0]
 8006c7a:	429a      	cmp	r2, r3
 8006c7c:	d803      	bhi.n	8006c86 <HAL_SPI_Transmit+0x270>
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c84:	d102      	bne.n	8006c8c <HAL_SPI_Transmit+0x276>
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d106      	bne.n	8006c9a <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8006c8c:	2303      	movs	r3, #3
 8006c8e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	2201      	movs	r2, #1
 8006c94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8006c98:	e029      	b.n	8006cee <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c9e:	b29b      	uxth	r3, r3
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d1b1      	bne.n	8006c08 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006ca4:	69ba      	ldr	r2, [r7, #24]
 8006ca6:	6839      	ldr	r1, [r7, #0]
 8006ca8:	68f8      	ldr	r0, [r7, #12]
 8006caa:	f000 facd 	bl	8007248 <SPI_EndRxTxTransaction>
 8006cae:	4603      	mov	r3, r0
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d002      	beq.n	8006cba <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	2220      	movs	r2, #32
 8006cb8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	689b      	ldr	r3, [r3, #8]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d10a      	bne.n	8006cd8 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	613b      	str	r3, [r7, #16]
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	68db      	ldr	r3, [r3, #12]
 8006ccc:	613b      	str	r3, [r7, #16]
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	689b      	ldr	r3, [r3, #8]
 8006cd4:	613b      	str	r3, [r7, #16]
 8006cd6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d002      	beq.n	8006ce6 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	77fb      	strb	r3, [r7, #31]
 8006ce4:	e003      	b.n	8006cee <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2201      	movs	r2, #1
 8006cea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8006cf6:	7ffb      	ldrb	r3, [r7, #31]
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	3720      	adds	r7, #32
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}

08006d00 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b086      	sub	sp, #24
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	60f8      	str	r0, [r7, #12]
 8006d08:	60b9      	str	r1, [r7, #8]
 8006d0a:	4613      	mov	r3, r2
 8006d0c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006d0e:	2300      	movs	r3, #0
 8006d10:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006d18:	2b01      	cmp	r3, #1
 8006d1a:	d101      	bne.n	8006d20 <HAL_SPI_Transmit_DMA+0x20>
 8006d1c:	2302      	movs	r3, #2
 8006d1e:	e0d4      	b.n	8006eca <HAL_SPI_Transmit_DMA+0x1ca>
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	2201      	movs	r2, #1
 8006d24:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006d2e:	b2db      	uxtb	r3, r3
 8006d30:	2b01      	cmp	r3, #1
 8006d32:	d002      	beq.n	8006d3a <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8006d34:	2302      	movs	r3, #2
 8006d36:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006d38:	e0c2      	b.n	8006ec0 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  if ((pData == NULL) || (Size == 0U))
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d002      	beq.n	8006d46 <HAL_SPI_Transmit_DMA+0x46>
 8006d40:	88fb      	ldrh	r3, [r7, #6]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d102      	bne.n	8006d4c <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8006d46:	2301      	movs	r3, #1
 8006d48:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006d4a:	e0b9      	b.n	8006ec0 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	2203      	movs	r2, #3
 8006d50:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	2200      	movs	r2, #0
 8006d58:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	68ba      	ldr	r2, [r7, #8]
 8006d5e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	88fa      	ldrh	r2, [r7, #6]
 8006d64:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	88fa      	ldrh	r2, [r7, #6]
 8006d6a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2200      	movs	r2, #0
 8006d76:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	2200      	movs	r2, #0
 8006d82:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	689b      	ldr	r3, [r3, #8]
 8006d92:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d96:	d10f      	bne.n	8006db8 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	681a      	ldr	r2, [r3, #0]
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006da6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	681a      	ldr	r2, [r3, #0]
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006db6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006dbc:	4a45      	ldr	r2, [pc, #276]	@ (8006ed4 <HAL_SPI_Transmit_DMA+0x1d4>)
 8006dbe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006dc4:	4a44      	ldr	r2, [pc, #272]	@ (8006ed8 <HAL_SPI_Transmit_DMA+0x1d8>)
 8006dc6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006dcc:	4a43      	ldr	r2, [pc, #268]	@ (8006edc <HAL_SPI_Transmit_DMA+0x1dc>)
 8006dce:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	635a      	str	r2, [r3, #52]	@ 0x34

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	685a      	ldr	r2, [r3, #4]
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006de6:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	68db      	ldr	r3, [r3, #12]
 8006dec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006df0:	d82d      	bhi.n	8006e4e <HAL_SPI_Transmit_DMA+0x14e>
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006df6:	695b      	ldr	r3, [r3, #20]
 8006df8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006dfc:	d127      	bne.n	8006e4e <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e02:	b29b      	uxth	r3, r3
 8006e04:	f003 0301 	and.w	r3, r3, #1
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d10f      	bne.n	8006e2c <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	685a      	ldr	r2, [r3, #4]
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006e1a:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e20:	b29b      	uxth	r3, r3
 8006e22:	085b      	lsrs	r3, r3, #1
 8006e24:	b29a      	uxth	r2, r3
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006e2a:	e010      	b.n	8006e4e <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	685a      	ldr	r2, [r3, #4]
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006e3a:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e40:	b29b      	uxth	r3, r3
 8006e42:	085b      	lsrs	r3, r3, #1
 8006e44:	b29b      	uxth	r3, r3
 8006e46:	3301      	adds	r3, #1
 8006e48:	b29a      	uxth	r2, r3
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e56:	4619      	mov	r1, r3
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	330c      	adds	r3, #12
 8006e5e:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e64:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006e66:	f7fd fd99 	bl	800499c <HAL_DMA_Start_IT>
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d008      	beq.n	8006e82 <HAL_SPI_Transmit_DMA+0x182>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e74:	f043 0210 	orr.w	r2, r3, #16
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	75fb      	strb	r3, [r7, #23]

    goto error;
 8006e80:	e01e      	b.n	8006ec0 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e8c:	2b40      	cmp	r3, #64	@ 0x40
 8006e8e:	d007      	beq.n	8006ea0 <HAL_SPI_Transmit_DMA+0x1a0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	681a      	ldr	r2, [r3, #0]
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e9e:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	685a      	ldr	r2, [r3, #4]
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f042 0220 	orr.w	r2, r2, #32
 8006eae:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	685a      	ldr	r2, [r3, #4]
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f042 0202 	orr.w	r2, r2, #2
 8006ebe:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8006ec8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006eca:	4618      	mov	r0, r3
 8006ecc:	3718      	adds	r7, #24
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}
 8006ed2:	bf00      	nop
 8006ed4:	08006faf 	.word	0x08006faf
 8006ed8:	08006f09 	.word	0x08006f09
 8006edc:	08006fcb 	.word	0x08006fcb

08006ee0 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b083      	sub	sp, #12
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8006ee8:	bf00      	nop
 8006eea:	370c      	adds	r7, #12
 8006eec:	46bd      	mov	sp, r7
 8006eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef2:	4770      	bx	lr

08006ef4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006ef4:	b480      	push	{r7}
 8006ef6:	b083      	sub	sp, #12
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006efc:	bf00      	nop
 8006efe:	370c      	adds	r7, #12
 8006f00:	46bd      	mov	sp, r7
 8006f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f06:	4770      	bx	lr

08006f08 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b086      	sub	sp, #24
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f14:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f16:	f7fd fbb9 	bl	800468c <HAL_GetTick>
 8006f1a:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f003 0320 	and.w	r3, r3, #32
 8006f26:	2b20      	cmp	r3, #32
 8006f28:	d03b      	beq.n	8006fa2 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006f2a:	697b      	ldr	r3, [r7, #20]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	685a      	ldr	r2, [r3, #4]
 8006f30:	697b      	ldr	r3, [r7, #20]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f022 0220 	bic.w	r2, r2, #32
 8006f38:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	685a      	ldr	r2, [r3, #4]
 8006f40:	697b      	ldr	r3, [r7, #20]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f022 0202 	bic.w	r2, r2, #2
 8006f48:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006f4a:	693a      	ldr	r2, [r7, #16]
 8006f4c:	2164      	movs	r1, #100	@ 0x64
 8006f4e:	6978      	ldr	r0, [r7, #20]
 8006f50:	f000 f97a 	bl	8007248 <SPI_EndRxTxTransaction>
 8006f54:	4603      	mov	r3, r0
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d005      	beq.n	8006f66 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f5e:	f043 0220 	orr.w	r2, r3, #32
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006f66:	697b      	ldr	r3, [r7, #20]
 8006f68:	689b      	ldr	r3, [r3, #8]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d10a      	bne.n	8006f84 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006f6e:	2300      	movs	r3, #0
 8006f70:	60fb      	str	r3, [r7, #12]
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	68db      	ldr	r3, [r3, #12]
 8006f78:	60fb      	str	r3, [r7, #12]
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	689b      	ldr	r3, [r3, #8]
 8006f80:	60fb      	str	r3, [r7, #12]
 8006f82:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8006f84:	697b      	ldr	r3, [r7, #20]
 8006f86:	2200      	movs	r2, #0
 8006f88:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8006f8a:	697b      	ldr	r3, [r7, #20]
 8006f8c:	2201      	movs	r2, #1
 8006f8e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006f92:	697b      	ldr	r3, [r7, #20]
 8006f94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d003      	beq.n	8006fa2 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006f9a:	6978      	ldr	r0, [r7, #20]
 8006f9c:	f7ff ffaa 	bl	8006ef4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006fa0:	e002      	b.n	8006fa8 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8006fa2:	6978      	ldr	r0, [r7, #20]
 8006fa4:	f7fb f978 	bl	8002298 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006fa8:	3718      	adds	r7, #24
 8006faa:	46bd      	mov	sp, r7
 8006fac:	bd80      	pop	{r7, pc}

08006fae <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006fae:	b580      	push	{r7, lr}
 8006fb0:	b084      	sub	sp, #16
 8006fb2:	af00      	add	r7, sp, #0
 8006fb4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fba:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8006fbc:	68f8      	ldr	r0, [r7, #12]
 8006fbe:	f7ff ff8f 	bl	8006ee0 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006fc2:	bf00      	nop
 8006fc4:	3710      	adds	r7, #16
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}

08006fca <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006fca:	b580      	push	{r7, lr}
 8006fcc:	b084      	sub	sp, #16
 8006fce:	af00      	add	r7, sp, #0
 8006fd0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fd6:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	685a      	ldr	r2, [r3, #4]
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f022 0203 	bic.w	r2, r2, #3
 8006fe6:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006fec:	f043 0210 	orr.w	r2, r3, #16
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2201      	movs	r2, #1
 8006ff8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006ffc:	68f8      	ldr	r0, [r7, #12]
 8006ffe:	f7ff ff79 	bl	8006ef4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007002:	bf00      	nop
 8007004:	3710      	adds	r7, #16
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}
	...

0800700c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b088      	sub	sp, #32
 8007010:	af00      	add	r7, sp, #0
 8007012:	60f8      	str	r0, [r7, #12]
 8007014:	60b9      	str	r1, [r7, #8]
 8007016:	603b      	str	r3, [r7, #0]
 8007018:	4613      	mov	r3, r2
 800701a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800701c:	f7fd fb36 	bl	800468c <HAL_GetTick>
 8007020:	4602      	mov	r2, r0
 8007022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007024:	1a9b      	subs	r3, r3, r2
 8007026:	683a      	ldr	r2, [r7, #0]
 8007028:	4413      	add	r3, r2
 800702a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800702c:	f7fd fb2e 	bl	800468c <HAL_GetTick>
 8007030:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007032:	4b39      	ldr	r3, [pc, #228]	@ (8007118 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	015b      	lsls	r3, r3, #5
 8007038:	0d1b      	lsrs	r3, r3, #20
 800703a:	69fa      	ldr	r2, [r7, #28]
 800703c:	fb02 f303 	mul.w	r3, r2, r3
 8007040:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007042:	e054      	b.n	80070ee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	f1b3 3fff 	cmp.w	r3, #4294967295
 800704a:	d050      	beq.n	80070ee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800704c:	f7fd fb1e 	bl	800468c <HAL_GetTick>
 8007050:	4602      	mov	r2, r0
 8007052:	69bb      	ldr	r3, [r7, #24]
 8007054:	1ad3      	subs	r3, r2, r3
 8007056:	69fa      	ldr	r2, [r7, #28]
 8007058:	429a      	cmp	r2, r3
 800705a:	d902      	bls.n	8007062 <SPI_WaitFlagStateUntilTimeout+0x56>
 800705c:	69fb      	ldr	r3, [r7, #28]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d13d      	bne.n	80070de <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	685a      	ldr	r2, [r3, #4]
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007070:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	685b      	ldr	r3, [r3, #4]
 8007076:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800707a:	d111      	bne.n	80070a0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	689b      	ldr	r3, [r3, #8]
 8007080:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007084:	d004      	beq.n	8007090 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	689b      	ldr	r3, [r3, #8]
 800708a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800708e:	d107      	bne.n	80070a0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	681a      	ldr	r2, [r3, #0]
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800709e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070a8:	d10f      	bne.n	80070ca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	681a      	ldr	r2, [r3, #0]
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80070b8:	601a      	str	r2, [r3, #0]
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	681a      	ldr	r2, [r3, #0]
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80070c8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	2201      	movs	r2, #1
 80070ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	2200      	movs	r2, #0
 80070d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80070da:	2303      	movs	r3, #3
 80070dc:	e017      	b.n	800710e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80070de:	697b      	ldr	r3, [r7, #20]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d101      	bne.n	80070e8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80070e4:	2300      	movs	r3, #0
 80070e6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80070e8:	697b      	ldr	r3, [r7, #20]
 80070ea:	3b01      	subs	r3, #1
 80070ec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	689a      	ldr	r2, [r3, #8]
 80070f4:	68bb      	ldr	r3, [r7, #8]
 80070f6:	4013      	ands	r3, r2
 80070f8:	68ba      	ldr	r2, [r7, #8]
 80070fa:	429a      	cmp	r2, r3
 80070fc:	bf0c      	ite	eq
 80070fe:	2301      	moveq	r3, #1
 8007100:	2300      	movne	r3, #0
 8007102:	b2db      	uxtb	r3, r3
 8007104:	461a      	mov	r2, r3
 8007106:	79fb      	ldrb	r3, [r7, #7]
 8007108:	429a      	cmp	r2, r3
 800710a:	d19b      	bne.n	8007044 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800710c:	2300      	movs	r3, #0
}
 800710e:	4618      	mov	r0, r3
 8007110:	3720      	adds	r7, #32
 8007112:	46bd      	mov	sp, r7
 8007114:	bd80      	pop	{r7, pc}
 8007116:	bf00      	nop
 8007118:	20000004 	.word	0x20000004

0800711c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b08a      	sub	sp, #40	@ 0x28
 8007120:	af00      	add	r7, sp, #0
 8007122:	60f8      	str	r0, [r7, #12]
 8007124:	60b9      	str	r1, [r7, #8]
 8007126:	607a      	str	r2, [r7, #4]
 8007128:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800712a:	2300      	movs	r3, #0
 800712c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800712e:	f7fd faad 	bl	800468c <HAL_GetTick>
 8007132:	4602      	mov	r2, r0
 8007134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007136:	1a9b      	subs	r3, r3, r2
 8007138:	683a      	ldr	r2, [r7, #0]
 800713a:	4413      	add	r3, r2
 800713c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800713e:	f7fd faa5 	bl	800468c <HAL_GetTick>
 8007142:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	330c      	adds	r3, #12
 800714a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800714c:	4b3d      	ldr	r3, [pc, #244]	@ (8007244 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800714e:	681a      	ldr	r2, [r3, #0]
 8007150:	4613      	mov	r3, r2
 8007152:	009b      	lsls	r3, r3, #2
 8007154:	4413      	add	r3, r2
 8007156:	00da      	lsls	r2, r3, #3
 8007158:	1ad3      	subs	r3, r2, r3
 800715a:	0d1b      	lsrs	r3, r3, #20
 800715c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800715e:	fb02 f303 	mul.w	r3, r2, r3
 8007162:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007164:	e060      	b.n	8007228 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800716c:	d107      	bne.n	800717e <SPI_WaitFifoStateUntilTimeout+0x62>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d104      	bne.n	800717e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007174:	69fb      	ldr	r3, [r7, #28]
 8007176:	781b      	ldrb	r3, [r3, #0]
 8007178:	b2db      	uxtb	r3, r3
 800717a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800717c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007184:	d050      	beq.n	8007228 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007186:	f7fd fa81 	bl	800468c <HAL_GetTick>
 800718a:	4602      	mov	r2, r0
 800718c:	6a3b      	ldr	r3, [r7, #32]
 800718e:	1ad3      	subs	r3, r2, r3
 8007190:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007192:	429a      	cmp	r2, r3
 8007194:	d902      	bls.n	800719c <SPI_WaitFifoStateUntilTimeout+0x80>
 8007196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007198:	2b00      	cmp	r3, #0
 800719a:	d13d      	bne.n	8007218 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	685a      	ldr	r2, [r3, #4]
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80071aa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	685b      	ldr	r3, [r3, #4]
 80071b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80071b4:	d111      	bne.n	80071da <SPI_WaitFifoStateUntilTimeout+0xbe>
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	689b      	ldr	r3, [r3, #8]
 80071ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80071be:	d004      	beq.n	80071ca <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	689b      	ldr	r3, [r3, #8]
 80071c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071c8:	d107      	bne.n	80071da <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	681a      	ldr	r2, [r3, #0]
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80071d8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071e2:	d10f      	bne.n	8007204 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	681a      	ldr	r2, [r3, #0]
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80071f2:	601a      	str	r2, [r3, #0]
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	681a      	ldr	r2, [r3, #0]
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007202:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	2201      	movs	r2, #1
 8007208:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	2200      	movs	r2, #0
 8007210:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007214:	2303      	movs	r3, #3
 8007216:	e010      	b.n	800723a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007218:	69bb      	ldr	r3, [r7, #24]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d101      	bne.n	8007222 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800721e:	2300      	movs	r3, #0
 8007220:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8007222:	69bb      	ldr	r3, [r7, #24]
 8007224:	3b01      	subs	r3, #1
 8007226:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	689a      	ldr	r2, [r3, #8]
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	4013      	ands	r3, r2
 8007232:	687a      	ldr	r2, [r7, #4]
 8007234:	429a      	cmp	r2, r3
 8007236:	d196      	bne.n	8007166 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007238:	2300      	movs	r3, #0
}
 800723a:	4618      	mov	r0, r3
 800723c:	3728      	adds	r7, #40	@ 0x28
 800723e:	46bd      	mov	sp, r7
 8007240:	bd80      	pop	{r7, pc}
 8007242:	bf00      	nop
 8007244:	20000004 	.word	0x20000004

08007248 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b086      	sub	sp, #24
 800724c:	af02      	add	r7, sp, #8
 800724e:	60f8      	str	r0, [r7, #12]
 8007250:	60b9      	str	r1, [r7, #8]
 8007252:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	9300      	str	r3, [sp, #0]
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	2200      	movs	r2, #0
 800725c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007260:	68f8      	ldr	r0, [r7, #12]
 8007262:	f7ff ff5b 	bl	800711c <SPI_WaitFifoStateUntilTimeout>
 8007266:	4603      	mov	r3, r0
 8007268:	2b00      	cmp	r3, #0
 800726a:	d007      	beq.n	800727c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007270:	f043 0220 	orr.w	r2, r3, #32
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007278:	2303      	movs	r3, #3
 800727a:	e027      	b.n	80072cc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	9300      	str	r3, [sp, #0]
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	2200      	movs	r2, #0
 8007284:	2180      	movs	r1, #128	@ 0x80
 8007286:	68f8      	ldr	r0, [r7, #12]
 8007288:	f7ff fec0 	bl	800700c <SPI_WaitFlagStateUntilTimeout>
 800728c:	4603      	mov	r3, r0
 800728e:	2b00      	cmp	r3, #0
 8007290:	d007      	beq.n	80072a2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007296:	f043 0220 	orr.w	r2, r3, #32
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800729e:	2303      	movs	r3, #3
 80072a0:	e014      	b.n	80072cc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	9300      	str	r3, [sp, #0]
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	2200      	movs	r2, #0
 80072aa:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80072ae:	68f8      	ldr	r0, [r7, #12]
 80072b0:	f7ff ff34 	bl	800711c <SPI_WaitFifoStateUntilTimeout>
 80072b4:	4603      	mov	r3, r0
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d007      	beq.n	80072ca <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072be:	f043 0220 	orr.w	r2, r3, #32
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80072c6:	2303      	movs	r3, #3
 80072c8:	e000      	b.n	80072cc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80072ca:	2300      	movs	r3, #0
}
 80072cc:	4618      	mov	r0, r3
 80072ce:	3710      	adds	r7, #16
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bd80      	pop	{r7, pc}

080072d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b082      	sub	sp, #8
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d101      	bne.n	80072e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80072e2:	2301      	movs	r3, #1
 80072e4:	e049      	b.n	800737a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072ec:	b2db      	uxtb	r3, r3
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d106      	bne.n	8007300 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2200      	movs	r2, #0
 80072f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	f7fd f88c 	bl	8004418 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2202      	movs	r2, #2
 8007304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681a      	ldr	r2, [r3, #0]
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	3304      	adds	r3, #4
 8007310:	4619      	mov	r1, r3
 8007312:	4610      	mov	r0, r2
 8007314:	f000 f9f6 	bl	8007704 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2201      	movs	r2, #1
 800731c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2201      	movs	r2, #1
 8007324:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2201      	movs	r2, #1
 800732c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2201      	movs	r2, #1
 8007334:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2201      	movs	r2, #1
 800733c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2201      	movs	r2, #1
 8007344:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2201      	movs	r2, #1
 800734c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2201      	movs	r2, #1
 8007354:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2201      	movs	r2, #1
 800735c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2201      	movs	r2, #1
 8007364:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2201      	movs	r2, #1
 800736c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2201      	movs	r2, #1
 8007374:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007378:	2300      	movs	r3, #0
}
 800737a:	4618      	mov	r0, r3
 800737c:	3708      	adds	r7, #8
 800737e:	46bd      	mov	sp, r7
 8007380:	bd80      	pop	{r7, pc}
	...

08007384 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007384:	b480      	push	{r7}
 8007386:	b085      	sub	sp, #20
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007392:	b2db      	uxtb	r3, r3
 8007394:	2b01      	cmp	r3, #1
 8007396:	d001      	beq.n	800739c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007398:	2301      	movs	r3, #1
 800739a:	e040      	b.n	800741e <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2202      	movs	r2, #2
 80073a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	68da      	ldr	r2, [r3, #12]
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f042 0201 	orr.w	r2, r2, #1
 80073b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4a1c      	ldr	r2, [pc, #112]	@ (800742c <HAL_TIM_Base_Start_IT+0xa8>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d00e      	beq.n	80073dc <HAL_TIM_Base_Start_IT+0x58>
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073c6:	d009      	beq.n	80073dc <HAL_TIM_Base_Start_IT+0x58>
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	4a18      	ldr	r2, [pc, #96]	@ (8007430 <HAL_TIM_Base_Start_IT+0xac>)
 80073ce:	4293      	cmp	r3, r2
 80073d0:	d004      	beq.n	80073dc <HAL_TIM_Base_Start_IT+0x58>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	4a17      	ldr	r2, [pc, #92]	@ (8007434 <HAL_TIM_Base_Start_IT+0xb0>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d115      	bne.n	8007408 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	689a      	ldr	r2, [r3, #8]
 80073e2:	4b15      	ldr	r3, [pc, #84]	@ (8007438 <HAL_TIM_Base_Start_IT+0xb4>)
 80073e4:	4013      	ands	r3, r2
 80073e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	2b06      	cmp	r3, #6
 80073ec:	d015      	beq.n	800741a <HAL_TIM_Base_Start_IT+0x96>
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073f4:	d011      	beq.n	800741a <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	681a      	ldr	r2, [r3, #0]
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f042 0201 	orr.w	r2, r2, #1
 8007404:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007406:	e008      	b.n	800741a <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	681a      	ldr	r2, [r3, #0]
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f042 0201 	orr.w	r2, r2, #1
 8007416:	601a      	str	r2, [r3, #0]
 8007418:	e000      	b.n	800741c <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800741a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800741c:	2300      	movs	r3, #0
}
 800741e:	4618      	mov	r0, r3
 8007420:	3714      	adds	r7, #20
 8007422:	46bd      	mov	sp, r7
 8007424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007428:	4770      	bx	lr
 800742a:	bf00      	nop
 800742c:	40012c00 	.word	0x40012c00
 8007430:	40000400 	.word	0x40000400
 8007434:	40014000 	.word	0x40014000
 8007438:	00010007 	.word	0x00010007

0800743c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800743c:	b480      	push	{r7}
 800743e:	b083      	sub	sp, #12
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	68da      	ldr	r2, [r3, #12]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f022 0201 	bic.w	r2, r2, #1
 8007452:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	6a1a      	ldr	r2, [r3, #32]
 800745a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800745e:	4013      	ands	r3, r2
 8007460:	2b00      	cmp	r3, #0
 8007462:	d10f      	bne.n	8007484 <HAL_TIM_Base_Stop_IT+0x48>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	6a1a      	ldr	r2, [r3, #32]
 800746a:	f240 4344 	movw	r3, #1092	@ 0x444
 800746e:	4013      	ands	r3, r2
 8007470:	2b00      	cmp	r3, #0
 8007472:	d107      	bne.n	8007484 <HAL_TIM_Base_Stop_IT+0x48>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	681a      	ldr	r2, [r3, #0]
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f022 0201 	bic.w	r2, r2, #1
 8007482:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2201      	movs	r2, #1
 8007488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800748c:	2300      	movs	r3, #0
}
 800748e:	4618      	mov	r0, r3
 8007490:	370c      	adds	r7, #12
 8007492:	46bd      	mov	sp, r7
 8007494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007498:	4770      	bx	lr

0800749a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800749a:	b580      	push	{r7, lr}
 800749c:	b084      	sub	sp, #16
 800749e:	af00      	add	r7, sp, #0
 80074a0:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	68db      	ldr	r3, [r3, #12]
 80074a8:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	691b      	ldr	r3, [r3, #16]
 80074b0:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80074b2:	68bb      	ldr	r3, [r7, #8]
 80074b4:	f003 0302 	and.w	r3, r3, #2
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d020      	beq.n	80074fe <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	f003 0302 	and.w	r3, r3, #2
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d01b      	beq.n	80074fe <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	f06f 0202 	mvn.w	r2, #2
 80074ce:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2201      	movs	r2, #1
 80074d4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	699b      	ldr	r3, [r3, #24]
 80074dc:	f003 0303 	and.w	r3, r3, #3
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d003      	beq.n	80074ec <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80074e4:	6878      	ldr	r0, [r7, #4]
 80074e6:	f000 f8ee 	bl	80076c6 <HAL_TIM_IC_CaptureCallback>
 80074ea:	e005      	b.n	80074f8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f000 f8e0 	bl	80076b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f000 f8f1 	bl	80076da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2200      	movs	r2, #0
 80074fc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	f003 0304 	and.w	r3, r3, #4
 8007504:	2b00      	cmp	r3, #0
 8007506:	d020      	beq.n	800754a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	f003 0304 	and.w	r3, r3, #4
 800750e:	2b00      	cmp	r3, #0
 8007510:	d01b      	beq.n	800754a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f06f 0204 	mvn.w	r2, #4
 800751a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2202      	movs	r2, #2
 8007520:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	699b      	ldr	r3, [r3, #24]
 8007528:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800752c:	2b00      	cmp	r3, #0
 800752e:	d003      	beq.n	8007538 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007530:	6878      	ldr	r0, [r7, #4]
 8007532:	f000 f8c8 	bl	80076c6 <HAL_TIM_IC_CaptureCallback>
 8007536:	e005      	b.n	8007544 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007538:	6878      	ldr	r0, [r7, #4]
 800753a:	f000 f8ba 	bl	80076b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800753e:	6878      	ldr	r0, [r7, #4]
 8007540:	f000 f8cb 	bl	80076da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2200      	movs	r2, #0
 8007548:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	f003 0308 	and.w	r3, r3, #8
 8007550:	2b00      	cmp	r3, #0
 8007552:	d020      	beq.n	8007596 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	f003 0308 	and.w	r3, r3, #8
 800755a:	2b00      	cmp	r3, #0
 800755c:	d01b      	beq.n	8007596 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f06f 0208 	mvn.w	r2, #8
 8007566:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2204      	movs	r2, #4
 800756c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	69db      	ldr	r3, [r3, #28]
 8007574:	f003 0303 	and.w	r3, r3, #3
 8007578:	2b00      	cmp	r3, #0
 800757a:	d003      	beq.n	8007584 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800757c:	6878      	ldr	r0, [r7, #4]
 800757e:	f000 f8a2 	bl	80076c6 <HAL_TIM_IC_CaptureCallback>
 8007582:	e005      	b.n	8007590 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007584:	6878      	ldr	r0, [r7, #4]
 8007586:	f000 f894 	bl	80076b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f000 f8a5 	bl	80076da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2200      	movs	r2, #0
 8007594:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007596:	68bb      	ldr	r3, [r7, #8]
 8007598:	f003 0310 	and.w	r3, r3, #16
 800759c:	2b00      	cmp	r3, #0
 800759e:	d020      	beq.n	80075e2 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	f003 0310 	and.w	r3, r3, #16
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d01b      	beq.n	80075e2 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f06f 0210 	mvn.w	r2, #16
 80075b2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2208      	movs	r2, #8
 80075b8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	69db      	ldr	r3, [r3, #28]
 80075c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d003      	beq.n	80075d0 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075c8:	6878      	ldr	r0, [r7, #4]
 80075ca:	f000 f87c 	bl	80076c6 <HAL_TIM_IC_CaptureCallback>
 80075ce:	e005      	b.n	80075dc <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075d0:	6878      	ldr	r0, [r7, #4]
 80075d2:	f000 f86e 	bl	80076b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075d6:	6878      	ldr	r0, [r7, #4]
 80075d8:	f000 f87f 	bl	80076da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2200      	movs	r2, #0
 80075e0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	f003 0301 	and.w	r3, r3, #1
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d00c      	beq.n	8007606 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	f003 0301 	and.w	r3, r3, #1
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d007      	beq.n	8007606 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f06f 0201 	mvn.w	r2, #1
 80075fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007600:	6878      	ldr	r0, [r7, #4]
 8007602:	f000 f84c 	bl	800769e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800760c:	2b00      	cmp	r3, #0
 800760e:	d00c      	beq.n	800762a <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007616:	2b00      	cmp	r3, #0
 8007618:	d007      	beq.n	800762a <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007622:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007624:	6878      	ldr	r0, [r7, #4]
 8007626:	f000 f969 	bl	80078fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007630:	2b00      	cmp	r3, #0
 8007632:	d00c      	beq.n	800764e <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800763a:	2b00      	cmp	r3, #0
 800763c:	d007      	beq.n	800764e <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007646:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f000 f961 	bl	8007910 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007654:	2b00      	cmp	r3, #0
 8007656:	d00c      	beq.n	8007672 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800765e:	2b00      	cmp	r3, #0
 8007660:	d007      	beq.n	8007672 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800766a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800766c:	6878      	ldr	r0, [r7, #4]
 800766e:	f000 f83e 	bl	80076ee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007672:	68bb      	ldr	r3, [r7, #8]
 8007674:	f003 0320 	and.w	r3, r3, #32
 8007678:	2b00      	cmp	r3, #0
 800767a:	d00c      	beq.n	8007696 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	f003 0320 	and.w	r3, r3, #32
 8007682:	2b00      	cmp	r3, #0
 8007684:	d007      	beq.n	8007696 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f06f 0220 	mvn.w	r2, #32
 800768e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	f000 f929 	bl	80078e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007696:	bf00      	nop
 8007698:	3710      	adds	r7, #16
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}

0800769e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800769e:	b480      	push	{r7}
 80076a0:	b083      	sub	sp, #12
 80076a2:	af00      	add	r7, sp, #0
 80076a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80076a6:	bf00      	nop
 80076a8:	370c      	adds	r7, #12
 80076aa:	46bd      	mov	sp, r7
 80076ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b0:	4770      	bx	lr

080076b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80076b2:	b480      	push	{r7}
 80076b4:	b083      	sub	sp, #12
 80076b6:	af00      	add	r7, sp, #0
 80076b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80076ba:	bf00      	nop
 80076bc:	370c      	adds	r7, #12
 80076be:	46bd      	mov	sp, r7
 80076c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c4:	4770      	bx	lr

080076c6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80076c6:	b480      	push	{r7}
 80076c8:	b083      	sub	sp, #12
 80076ca:	af00      	add	r7, sp, #0
 80076cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80076ce:	bf00      	nop
 80076d0:	370c      	adds	r7, #12
 80076d2:	46bd      	mov	sp, r7
 80076d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d8:	4770      	bx	lr

080076da <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80076da:	b480      	push	{r7}
 80076dc:	b083      	sub	sp, #12
 80076de:	af00      	add	r7, sp, #0
 80076e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80076e2:	bf00      	nop
 80076e4:	370c      	adds	r7, #12
 80076e6:	46bd      	mov	sp, r7
 80076e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ec:	4770      	bx	lr

080076ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80076ee:	b480      	push	{r7}
 80076f0:	b083      	sub	sp, #12
 80076f2:	af00      	add	r7, sp, #0
 80076f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80076f6:	bf00      	nop
 80076f8:	370c      	adds	r7, #12
 80076fa:	46bd      	mov	sp, r7
 80076fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007700:	4770      	bx	lr
	...

08007704 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007704:	b480      	push	{r7}
 8007706:	b085      	sub	sp, #20
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
 800770c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	4a38      	ldr	r2, [pc, #224]	@ (80077f8 <TIM_Base_SetConfig+0xf4>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d007      	beq.n	800772c <TIM_Base_SetConfig+0x28>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007722:	d003      	beq.n	800772c <TIM_Base_SetConfig+0x28>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	4a35      	ldr	r2, [pc, #212]	@ (80077fc <TIM_Base_SetConfig+0xf8>)
 8007728:	4293      	cmp	r3, r2
 800772a:	d108      	bne.n	800773e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007732:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	685b      	ldr	r3, [r3, #4]
 8007738:	68fa      	ldr	r2, [r7, #12]
 800773a:	4313      	orrs	r3, r2
 800773c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	4a2d      	ldr	r2, [pc, #180]	@ (80077f8 <TIM_Base_SetConfig+0xf4>)
 8007742:	4293      	cmp	r3, r2
 8007744:	d013      	beq.n	800776e <TIM_Base_SetConfig+0x6a>
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800774c:	d00f      	beq.n	800776e <TIM_Base_SetConfig+0x6a>
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	4a2a      	ldr	r2, [pc, #168]	@ (80077fc <TIM_Base_SetConfig+0xf8>)
 8007752:	4293      	cmp	r3, r2
 8007754:	d00b      	beq.n	800776e <TIM_Base_SetConfig+0x6a>
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	4a29      	ldr	r2, [pc, #164]	@ (8007800 <TIM_Base_SetConfig+0xfc>)
 800775a:	4293      	cmp	r3, r2
 800775c:	d007      	beq.n	800776e <TIM_Base_SetConfig+0x6a>
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	4a28      	ldr	r2, [pc, #160]	@ (8007804 <TIM_Base_SetConfig+0x100>)
 8007762:	4293      	cmp	r3, r2
 8007764:	d003      	beq.n	800776e <TIM_Base_SetConfig+0x6a>
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	4a27      	ldr	r2, [pc, #156]	@ (8007808 <TIM_Base_SetConfig+0x104>)
 800776a:	4293      	cmp	r3, r2
 800776c:	d108      	bne.n	8007780 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007774:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	68db      	ldr	r3, [r3, #12]
 800777a:	68fa      	ldr	r2, [r7, #12]
 800777c:	4313      	orrs	r3, r2
 800777e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	695b      	ldr	r3, [r3, #20]
 800778a:	4313      	orrs	r3, r2
 800778c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	68fa      	ldr	r2, [r7, #12]
 8007792:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	689a      	ldr	r2, [r3, #8]
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	681a      	ldr	r2, [r3, #0]
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	4a14      	ldr	r2, [pc, #80]	@ (80077f8 <TIM_Base_SetConfig+0xf4>)
 80077a8:	4293      	cmp	r3, r2
 80077aa:	d00b      	beq.n	80077c4 <TIM_Base_SetConfig+0xc0>
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	4a14      	ldr	r2, [pc, #80]	@ (8007800 <TIM_Base_SetConfig+0xfc>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d007      	beq.n	80077c4 <TIM_Base_SetConfig+0xc0>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	4a13      	ldr	r2, [pc, #76]	@ (8007804 <TIM_Base_SetConfig+0x100>)
 80077b8:	4293      	cmp	r3, r2
 80077ba:	d003      	beq.n	80077c4 <TIM_Base_SetConfig+0xc0>
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	4a12      	ldr	r2, [pc, #72]	@ (8007808 <TIM_Base_SetConfig+0x104>)
 80077c0:	4293      	cmp	r3, r2
 80077c2:	d103      	bne.n	80077cc <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	691a      	ldr	r2, [r3, #16]
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2201      	movs	r2, #1
 80077d0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	691b      	ldr	r3, [r3, #16]
 80077d6:	f003 0301 	and.w	r3, r3, #1
 80077da:	2b01      	cmp	r3, #1
 80077dc:	d105      	bne.n	80077ea <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	691b      	ldr	r3, [r3, #16]
 80077e2:	f023 0201 	bic.w	r2, r3, #1
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	611a      	str	r2, [r3, #16]
  }
}
 80077ea:	bf00      	nop
 80077ec:	3714      	adds	r7, #20
 80077ee:	46bd      	mov	sp, r7
 80077f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f4:	4770      	bx	lr
 80077f6:	bf00      	nop
 80077f8:	40012c00 	.word	0x40012c00
 80077fc:	40000400 	.word	0x40000400
 8007800:	40014000 	.word	0x40014000
 8007804:	40014400 	.word	0x40014400
 8007808:	40014800 	.word	0x40014800

0800780c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800780c:	b480      	push	{r7}
 800780e:	b085      	sub	sp, #20
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
 8007814:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800781c:	2b01      	cmp	r3, #1
 800781e:	d101      	bne.n	8007824 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007820:	2302      	movs	r3, #2
 8007822:	e054      	b.n	80078ce <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2201      	movs	r2, #1
 8007828:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2202      	movs	r2, #2
 8007830:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	685b      	ldr	r3, [r3, #4]
 800783a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	689b      	ldr	r3, [r3, #8]
 8007842:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	4a24      	ldr	r2, [pc, #144]	@ (80078dc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d108      	bne.n	8007860 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007854:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	685b      	ldr	r3, [r3, #4]
 800785a:	68fa      	ldr	r2, [r7, #12]
 800785c:	4313      	orrs	r3, r2
 800785e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007866:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	68fa      	ldr	r2, [r7, #12]
 800786e:	4313      	orrs	r3, r2
 8007870:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	68fa      	ldr	r2, [r7, #12]
 8007878:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	4a17      	ldr	r2, [pc, #92]	@ (80078dc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007880:	4293      	cmp	r3, r2
 8007882:	d00e      	beq.n	80078a2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800788c:	d009      	beq.n	80078a2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	4a13      	ldr	r2, [pc, #76]	@ (80078e0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007894:	4293      	cmp	r3, r2
 8007896:	d004      	beq.n	80078a2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	4a11      	ldr	r2, [pc, #68]	@ (80078e4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800789e:	4293      	cmp	r3, r2
 80078a0:	d10c      	bne.n	80078bc <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80078a2:	68bb      	ldr	r3, [r7, #8]
 80078a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80078a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	689b      	ldr	r3, [r3, #8]
 80078ae:	68ba      	ldr	r2, [r7, #8]
 80078b0:	4313      	orrs	r3, r2
 80078b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	68ba      	ldr	r2, [r7, #8]
 80078ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2201      	movs	r2, #1
 80078c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2200      	movs	r2, #0
 80078c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80078cc:	2300      	movs	r3, #0
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	3714      	adds	r7, #20
 80078d2:	46bd      	mov	sp, r7
 80078d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d8:	4770      	bx	lr
 80078da:	bf00      	nop
 80078dc:	40012c00 	.word	0x40012c00
 80078e0:	40000400 	.word	0x40000400
 80078e4:	40014000 	.word	0x40014000

080078e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80078e8:	b480      	push	{r7}
 80078ea:	b083      	sub	sp, #12
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80078f0:	bf00      	nop
 80078f2:	370c      	adds	r7, #12
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr

080078fc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b083      	sub	sp, #12
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007904:	bf00      	nop
 8007906:	370c      	adds	r7, #12
 8007908:	46bd      	mov	sp, r7
 800790a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790e:	4770      	bx	lr

08007910 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007910:	b480      	push	{r7}
 8007912:	b083      	sub	sp, #12
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007918:	bf00      	nop
 800791a:	370c      	adds	r7, #12
 800791c:	46bd      	mov	sp, r7
 800791e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007922:	4770      	bx	lr

08007924 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b082      	sub	sp, #8
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d101      	bne.n	8007936 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007932:	2301      	movs	r3, #1
 8007934:	e040      	b.n	80079b8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800793a:	2b00      	cmp	r3, #0
 800793c:	d106      	bne.n	800794c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2200      	movs	r2, #0
 8007942:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007946:	6878      	ldr	r0, [r7, #4]
 8007948:	f7fc fdd8 	bl	80044fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2224      	movs	r2, #36	@ 0x24
 8007950:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	681a      	ldr	r2, [r3, #0]
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f022 0201 	bic.w	r2, r2, #1
 8007960:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007966:	2b00      	cmp	r3, #0
 8007968:	d002      	beq.n	8007970 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f000 f95e 	bl	8007c2c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007970:	6878      	ldr	r0, [r7, #4]
 8007972:	f000 f825 	bl	80079c0 <UART_SetConfig>
 8007976:	4603      	mov	r3, r0
 8007978:	2b01      	cmp	r3, #1
 800797a:	d101      	bne.n	8007980 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800797c:	2301      	movs	r3, #1
 800797e:	e01b      	b.n	80079b8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	685a      	ldr	r2, [r3, #4]
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800798e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	689a      	ldr	r2, [r3, #8]
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800799e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	681a      	ldr	r2, [r3, #0]
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f042 0201 	orr.w	r2, r2, #1
 80079ae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80079b0:	6878      	ldr	r0, [r7, #4]
 80079b2:	f000 f9dd 	bl	8007d70 <UART_CheckIdleState>
 80079b6:	4603      	mov	r3, r0
}
 80079b8:	4618      	mov	r0, r3
 80079ba:	3708      	adds	r7, #8
 80079bc:	46bd      	mov	sp, r7
 80079be:	bd80      	pop	{r7, pc}

080079c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b088      	sub	sp, #32
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80079c8:	2300      	movs	r3, #0
 80079ca:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	689a      	ldr	r2, [r3, #8]
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	691b      	ldr	r3, [r3, #16]
 80079d4:	431a      	orrs	r2, r3
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	695b      	ldr	r3, [r3, #20]
 80079da:	431a      	orrs	r2, r3
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	69db      	ldr	r3, [r3, #28]
 80079e0:	4313      	orrs	r3, r2
 80079e2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	681a      	ldr	r2, [r3, #0]
 80079ea:	4b8a      	ldr	r3, [pc, #552]	@ (8007c14 <UART_SetConfig+0x254>)
 80079ec:	4013      	ands	r3, r2
 80079ee:	687a      	ldr	r2, [r7, #4]
 80079f0:	6812      	ldr	r2, [r2, #0]
 80079f2:	6979      	ldr	r1, [r7, #20]
 80079f4:	430b      	orrs	r3, r1
 80079f6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	68da      	ldr	r2, [r3, #12]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	430a      	orrs	r2, r1
 8007a0c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	699b      	ldr	r3, [r3, #24]
 8007a12:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6a1b      	ldr	r3, [r3, #32]
 8007a18:	697a      	ldr	r2, [r7, #20]
 8007a1a:	4313      	orrs	r3, r2
 8007a1c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	689b      	ldr	r3, [r3, #8]
 8007a24:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	697a      	ldr	r2, [r7, #20]
 8007a2e:	430a      	orrs	r2, r1
 8007a30:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	4a78      	ldr	r2, [pc, #480]	@ (8007c18 <UART_SetConfig+0x258>)
 8007a38:	4293      	cmp	r3, r2
 8007a3a:	d120      	bne.n	8007a7e <UART_SetConfig+0xbe>
 8007a3c:	4b77      	ldr	r3, [pc, #476]	@ (8007c1c <UART_SetConfig+0x25c>)
 8007a3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a40:	f003 0303 	and.w	r3, r3, #3
 8007a44:	2b03      	cmp	r3, #3
 8007a46:	d817      	bhi.n	8007a78 <UART_SetConfig+0xb8>
 8007a48:	a201      	add	r2, pc, #4	@ (adr r2, 8007a50 <UART_SetConfig+0x90>)
 8007a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a4e:	bf00      	nop
 8007a50:	08007a61 	.word	0x08007a61
 8007a54:	08007a6d 	.word	0x08007a6d
 8007a58:	08007a73 	.word	0x08007a73
 8007a5c:	08007a67 	.word	0x08007a67
 8007a60:	2300      	movs	r3, #0
 8007a62:	77fb      	strb	r3, [r7, #31]
 8007a64:	e01d      	b.n	8007aa2 <UART_SetConfig+0xe2>
 8007a66:	2302      	movs	r3, #2
 8007a68:	77fb      	strb	r3, [r7, #31]
 8007a6a:	e01a      	b.n	8007aa2 <UART_SetConfig+0xe2>
 8007a6c:	2304      	movs	r3, #4
 8007a6e:	77fb      	strb	r3, [r7, #31]
 8007a70:	e017      	b.n	8007aa2 <UART_SetConfig+0xe2>
 8007a72:	2308      	movs	r3, #8
 8007a74:	77fb      	strb	r3, [r7, #31]
 8007a76:	e014      	b.n	8007aa2 <UART_SetConfig+0xe2>
 8007a78:	2310      	movs	r3, #16
 8007a7a:	77fb      	strb	r3, [r7, #31]
 8007a7c:	e011      	b.n	8007aa2 <UART_SetConfig+0xe2>
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	4a67      	ldr	r2, [pc, #412]	@ (8007c20 <UART_SetConfig+0x260>)
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d102      	bne.n	8007a8e <UART_SetConfig+0xce>
 8007a88:	2300      	movs	r3, #0
 8007a8a:	77fb      	strb	r3, [r7, #31]
 8007a8c:	e009      	b.n	8007aa2 <UART_SetConfig+0xe2>
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	4a64      	ldr	r2, [pc, #400]	@ (8007c24 <UART_SetConfig+0x264>)
 8007a94:	4293      	cmp	r3, r2
 8007a96:	d102      	bne.n	8007a9e <UART_SetConfig+0xde>
 8007a98:	2300      	movs	r3, #0
 8007a9a:	77fb      	strb	r3, [r7, #31]
 8007a9c:	e001      	b.n	8007aa2 <UART_SetConfig+0xe2>
 8007a9e:	2310      	movs	r3, #16
 8007aa0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	69db      	ldr	r3, [r3, #28]
 8007aa6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007aaa:	d15a      	bne.n	8007b62 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8007aac:	7ffb      	ldrb	r3, [r7, #31]
 8007aae:	2b08      	cmp	r3, #8
 8007ab0:	d827      	bhi.n	8007b02 <UART_SetConfig+0x142>
 8007ab2:	a201      	add	r2, pc, #4	@ (adr r2, 8007ab8 <UART_SetConfig+0xf8>)
 8007ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ab8:	08007add 	.word	0x08007add
 8007abc:	08007ae5 	.word	0x08007ae5
 8007ac0:	08007aed 	.word	0x08007aed
 8007ac4:	08007b03 	.word	0x08007b03
 8007ac8:	08007af3 	.word	0x08007af3
 8007acc:	08007b03 	.word	0x08007b03
 8007ad0:	08007b03 	.word	0x08007b03
 8007ad4:	08007b03 	.word	0x08007b03
 8007ad8:	08007afb 	.word	0x08007afb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007adc:	f7fe fd90 	bl	8006600 <HAL_RCC_GetPCLK1Freq>
 8007ae0:	61b8      	str	r0, [r7, #24]
        break;
 8007ae2:	e013      	b.n	8007b0c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007ae4:	f7fe fdae 	bl	8006644 <HAL_RCC_GetPCLK2Freq>
 8007ae8:	61b8      	str	r0, [r7, #24]
        break;
 8007aea:	e00f      	b.n	8007b0c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007aec:	4b4e      	ldr	r3, [pc, #312]	@ (8007c28 <UART_SetConfig+0x268>)
 8007aee:	61bb      	str	r3, [r7, #24]
        break;
 8007af0:	e00c      	b.n	8007b0c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007af2:	f7fe fd25 	bl	8006540 <HAL_RCC_GetSysClockFreq>
 8007af6:	61b8      	str	r0, [r7, #24]
        break;
 8007af8:	e008      	b.n	8007b0c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007afa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007afe:	61bb      	str	r3, [r7, #24]
        break;
 8007b00:	e004      	b.n	8007b0c <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8007b02:	2300      	movs	r3, #0
 8007b04:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007b06:	2301      	movs	r3, #1
 8007b08:	77bb      	strb	r3, [r7, #30]
        break;
 8007b0a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007b0c:	69bb      	ldr	r3, [r7, #24]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d074      	beq.n	8007bfc <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007b12:	69bb      	ldr	r3, [r7, #24]
 8007b14:	005a      	lsls	r2, r3, #1
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	685b      	ldr	r3, [r3, #4]
 8007b1a:	085b      	lsrs	r3, r3, #1
 8007b1c:	441a      	add	r2, r3
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	685b      	ldr	r3, [r3, #4]
 8007b22:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b26:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b28:	693b      	ldr	r3, [r7, #16]
 8007b2a:	2b0f      	cmp	r3, #15
 8007b2c:	d916      	bls.n	8007b5c <UART_SetConfig+0x19c>
 8007b2e:	693b      	ldr	r3, [r7, #16]
 8007b30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b34:	d212      	bcs.n	8007b5c <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	b29b      	uxth	r3, r3
 8007b3a:	f023 030f 	bic.w	r3, r3, #15
 8007b3e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007b40:	693b      	ldr	r3, [r7, #16]
 8007b42:	085b      	lsrs	r3, r3, #1
 8007b44:	b29b      	uxth	r3, r3
 8007b46:	f003 0307 	and.w	r3, r3, #7
 8007b4a:	b29a      	uxth	r2, r3
 8007b4c:	89fb      	ldrh	r3, [r7, #14]
 8007b4e:	4313      	orrs	r3, r2
 8007b50:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	89fa      	ldrh	r2, [r7, #14]
 8007b58:	60da      	str	r2, [r3, #12]
 8007b5a:	e04f      	b.n	8007bfc <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	77bb      	strb	r3, [r7, #30]
 8007b60:	e04c      	b.n	8007bfc <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007b62:	7ffb      	ldrb	r3, [r7, #31]
 8007b64:	2b08      	cmp	r3, #8
 8007b66:	d828      	bhi.n	8007bba <UART_SetConfig+0x1fa>
 8007b68:	a201      	add	r2, pc, #4	@ (adr r2, 8007b70 <UART_SetConfig+0x1b0>)
 8007b6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b6e:	bf00      	nop
 8007b70:	08007b95 	.word	0x08007b95
 8007b74:	08007b9d 	.word	0x08007b9d
 8007b78:	08007ba5 	.word	0x08007ba5
 8007b7c:	08007bbb 	.word	0x08007bbb
 8007b80:	08007bab 	.word	0x08007bab
 8007b84:	08007bbb 	.word	0x08007bbb
 8007b88:	08007bbb 	.word	0x08007bbb
 8007b8c:	08007bbb 	.word	0x08007bbb
 8007b90:	08007bb3 	.word	0x08007bb3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b94:	f7fe fd34 	bl	8006600 <HAL_RCC_GetPCLK1Freq>
 8007b98:	61b8      	str	r0, [r7, #24]
        break;
 8007b9a:	e013      	b.n	8007bc4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b9c:	f7fe fd52 	bl	8006644 <HAL_RCC_GetPCLK2Freq>
 8007ba0:	61b8      	str	r0, [r7, #24]
        break;
 8007ba2:	e00f      	b.n	8007bc4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ba4:	4b20      	ldr	r3, [pc, #128]	@ (8007c28 <UART_SetConfig+0x268>)
 8007ba6:	61bb      	str	r3, [r7, #24]
        break;
 8007ba8:	e00c      	b.n	8007bc4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007baa:	f7fe fcc9 	bl	8006540 <HAL_RCC_GetSysClockFreq>
 8007bae:	61b8      	str	r0, [r7, #24]
        break;
 8007bb0:	e008      	b.n	8007bc4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007bb2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007bb6:	61bb      	str	r3, [r7, #24]
        break;
 8007bb8:	e004      	b.n	8007bc4 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8007bba:	2300      	movs	r3, #0
 8007bbc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	77bb      	strb	r3, [r7, #30]
        break;
 8007bc2:	bf00      	nop
    }

    if (pclk != 0U)
 8007bc4:	69bb      	ldr	r3, [r7, #24]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d018      	beq.n	8007bfc <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	685b      	ldr	r3, [r3, #4]
 8007bce:	085a      	lsrs	r2, r3, #1
 8007bd0:	69bb      	ldr	r3, [r7, #24]
 8007bd2:	441a      	add	r2, r3
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	685b      	ldr	r3, [r3, #4]
 8007bd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bdc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	2b0f      	cmp	r3, #15
 8007be2:	d909      	bls.n	8007bf8 <UART_SetConfig+0x238>
 8007be4:	693b      	ldr	r3, [r7, #16]
 8007be6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007bea:	d205      	bcs.n	8007bf8 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007bec:	693b      	ldr	r3, [r7, #16]
 8007bee:	b29a      	uxth	r2, r3
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	60da      	str	r2, [r3, #12]
 8007bf6:	e001      	b.n	8007bfc <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8007bf8:	2301      	movs	r3, #1
 8007bfa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2200      	movs	r2, #0
 8007c06:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007c08:	7fbb      	ldrb	r3, [r7, #30]
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	3720      	adds	r7, #32
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bd80      	pop	{r7, pc}
 8007c12:	bf00      	nop
 8007c14:	efff69f3 	.word	0xefff69f3
 8007c18:	40013800 	.word	0x40013800
 8007c1c:	40021000 	.word	0x40021000
 8007c20:	40004400 	.word	0x40004400
 8007c24:	40004800 	.word	0x40004800
 8007c28:	007a1200 	.word	0x007a1200

08007c2c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b083      	sub	sp, #12
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c38:	f003 0308 	and.w	r3, r3, #8
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d00a      	beq.n	8007c56 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	685b      	ldr	r3, [r3, #4]
 8007c46:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	430a      	orrs	r2, r1
 8007c54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c5a:	f003 0301 	and.w	r3, r3, #1
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d00a      	beq.n	8007c78 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	685b      	ldr	r3, [r3, #4]
 8007c68:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	430a      	orrs	r2, r1
 8007c76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c7c:	f003 0302 	and.w	r3, r3, #2
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d00a      	beq.n	8007c9a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	685b      	ldr	r3, [r3, #4]
 8007c8a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	430a      	orrs	r2, r1
 8007c98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c9e:	f003 0304 	and.w	r3, r3, #4
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d00a      	beq.n	8007cbc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	685b      	ldr	r3, [r3, #4]
 8007cac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	430a      	orrs	r2, r1
 8007cba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cc0:	f003 0310 	and.w	r3, r3, #16
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d00a      	beq.n	8007cde <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	689b      	ldr	r3, [r3, #8]
 8007cce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	430a      	orrs	r2, r1
 8007cdc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ce2:	f003 0320 	and.w	r3, r3, #32
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d00a      	beq.n	8007d00 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	689b      	ldr	r3, [r3, #8]
 8007cf0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	430a      	orrs	r2, r1
 8007cfe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d01a      	beq.n	8007d42 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	685b      	ldr	r3, [r3, #4]
 8007d12:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	430a      	orrs	r2, r1
 8007d20:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d26:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d2a:	d10a      	bne.n	8007d42 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	430a      	orrs	r2, r1
 8007d40:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d00a      	beq.n	8007d64 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	685b      	ldr	r3, [r3, #4]
 8007d54:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	430a      	orrs	r2, r1
 8007d62:	605a      	str	r2, [r3, #4]
  }
}
 8007d64:	bf00      	nop
 8007d66:	370c      	adds	r7, #12
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6e:	4770      	bx	lr

08007d70 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b098      	sub	sp, #96	@ 0x60
 8007d74:	af02      	add	r7, sp, #8
 8007d76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007d80:	f7fc fc84 	bl	800468c <HAL_GetTick>
 8007d84:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f003 0308 	and.w	r3, r3, #8
 8007d90:	2b08      	cmp	r3, #8
 8007d92:	d12e      	bne.n	8007df2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d94:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007d98:	9300      	str	r3, [sp, #0]
 8007d9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007da2:	6878      	ldr	r0, [r7, #4]
 8007da4:	f000 f88c 	bl	8007ec0 <UART_WaitOnFlagUntilTimeout>
 8007da8:	4603      	mov	r3, r0
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d021      	beq.n	8007df2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007db4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007db6:	e853 3f00 	ldrex	r3, [r3]
 8007dba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007dbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007dbe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007dc2:	653b      	str	r3, [r7, #80]	@ 0x50
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	461a      	mov	r2, r3
 8007dca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007dcc:	647b      	str	r3, [r7, #68]	@ 0x44
 8007dce:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dd0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007dd2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007dd4:	e841 2300 	strex	r3, r2, [r1]
 8007dd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007dda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d1e6      	bne.n	8007dae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	2220      	movs	r2, #32
 8007de4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2200      	movs	r2, #0
 8007dea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007dee:	2303      	movs	r3, #3
 8007df0:	e062      	b.n	8007eb8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f003 0304 	and.w	r3, r3, #4
 8007dfc:	2b04      	cmp	r3, #4
 8007dfe:	d149      	bne.n	8007e94 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e00:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007e04:	9300      	str	r3, [sp, #0]
 8007e06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e08:	2200      	movs	r2, #0
 8007e0a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	f000 f856 	bl	8007ec0 <UART_WaitOnFlagUntilTimeout>
 8007e14:	4603      	mov	r3, r0
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d03c      	beq.n	8007e94 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e22:	e853 3f00 	ldrex	r3, [r3]
 8007e26:	623b      	str	r3, [r7, #32]
   return(result);
 8007e28:	6a3b      	ldr	r3, [r7, #32]
 8007e2a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	461a      	mov	r2, r3
 8007e36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e38:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e3c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e40:	e841 2300 	strex	r3, r2, [r1]
 8007e44:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d1e6      	bne.n	8007e1a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	3308      	adds	r3, #8
 8007e52:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e54:	693b      	ldr	r3, [r7, #16]
 8007e56:	e853 3f00 	ldrex	r3, [r3]
 8007e5a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	f023 0301 	bic.w	r3, r3, #1
 8007e62:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	3308      	adds	r3, #8
 8007e6a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007e6c:	61fa      	str	r2, [r7, #28]
 8007e6e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e70:	69b9      	ldr	r1, [r7, #24]
 8007e72:	69fa      	ldr	r2, [r7, #28]
 8007e74:	e841 2300 	strex	r3, r2, [r1]
 8007e78:	617b      	str	r3, [r7, #20]
   return(result);
 8007e7a:	697b      	ldr	r3, [r7, #20]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d1e5      	bne.n	8007e4c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2220      	movs	r2, #32
 8007e84:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e90:	2303      	movs	r3, #3
 8007e92:	e011      	b.n	8007eb8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2220      	movs	r2, #32
 8007e98:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2220      	movs	r2, #32
 8007e9e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2200      	movs	r2, #0
 8007eac:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007eb6:	2300      	movs	r3, #0
}
 8007eb8:	4618      	mov	r0, r3
 8007eba:	3758      	adds	r7, #88	@ 0x58
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	bd80      	pop	{r7, pc}

08007ec0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b084      	sub	sp, #16
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	60f8      	str	r0, [r7, #12]
 8007ec8:	60b9      	str	r1, [r7, #8]
 8007eca:	603b      	str	r3, [r7, #0]
 8007ecc:	4613      	mov	r3, r2
 8007ece:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ed0:	e04f      	b.n	8007f72 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ed2:	69bb      	ldr	r3, [r7, #24]
 8007ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ed8:	d04b      	beq.n	8007f72 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007eda:	f7fc fbd7 	bl	800468c <HAL_GetTick>
 8007ede:	4602      	mov	r2, r0
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	1ad3      	subs	r3, r2, r3
 8007ee4:	69ba      	ldr	r2, [r7, #24]
 8007ee6:	429a      	cmp	r2, r3
 8007ee8:	d302      	bcc.n	8007ef0 <UART_WaitOnFlagUntilTimeout+0x30>
 8007eea:	69bb      	ldr	r3, [r7, #24]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d101      	bne.n	8007ef4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007ef0:	2303      	movs	r3, #3
 8007ef2:	e04e      	b.n	8007f92 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f003 0304 	and.w	r3, r3, #4
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d037      	beq.n	8007f72 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	2b80      	cmp	r3, #128	@ 0x80
 8007f06:	d034      	beq.n	8007f72 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	2b40      	cmp	r3, #64	@ 0x40
 8007f0c:	d031      	beq.n	8007f72 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	69db      	ldr	r3, [r3, #28]
 8007f14:	f003 0308 	and.w	r3, r3, #8
 8007f18:	2b08      	cmp	r3, #8
 8007f1a:	d110      	bne.n	8007f3e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	2208      	movs	r2, #8
 8007f22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f24:	68f8      	ldr	r0, [r7, #12]
 8007f26:	f000 f838 	bl	8007f9a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	2208      	movs	r2, #8
 8007f2e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	2200      	movs	r2, #0
 8007f36:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	e029      	b.n	8007f92 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	69db      	ldr	r3, [r3, #28]
 8007f44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f4c:	d111      	bne.n	8007f72 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007f56:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f58:	68f8      	ldr	r0, [r7, #12]
 8007f5a:	f000 f81e 	bl	8007f9a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	2220      	movs	r2, #32
 8007f62:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007f6e:	2303      	movs	r3, #3
 8007f70:	e00f      	b.n	8007f92 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	69da      	ldr	r2, [r3, #28]
 8007f78:	68bb      	ldr	r3, [r7, #8]
 8007f7a:	4013      	ands	r3, r2
 8007f7c:	68ba      	ldr	r2, [r7, #8]
 8007f7e:	429a      	cmp	r2, r3
 8007f80:	bf0c      	ite	eq
 8007f82:	2301      	moveq	r3, #1
 8007f84:	2300      	movne	r3, #0
 8007f86:	b2db      	uxtb	r3, r3
 8007f88:	461a      	mov	r2, r3
 8007f8a:	79fb      	ldrb	r3, [r7, #7]
 8007f8c:	429a      	cmp	r2, r3
 8007f8e:	d0a0      	beq.n	8007ed2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f90:	2300      	movs	r3, #0
}
 8007f92:	4618      	mov	r0, r3
 8007f94:	3710      	adds	r7, #16
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bd80      	pop	{r7, pc}

08007f9a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f9a:	b480      	push	{r7}
 8007f9c:	b095      	sub	sp, #84	@ 0x54
 8007f9e:	af00      	add	r7, sp, #0
 8007fa0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007faa:	e853 3f00 	ldrex	r3, [r3]
 8007fae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fb2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007fb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	461a      	mov	r2, r3
 8007fbe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007fc0:	643b      	str	r3, [r7, #64]	@ 0x40
 8007fc2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fc4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007fc6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007fc8:	e841 2300 	strex	r3, r2, [r1]
 8007fcc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007fce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d1e6      	bne.n	8007fa2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	3308      	adds	r3, #8
 8007fda:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fdc:	6a3b      	ldr	r3, [r7, #32]
 8007fde:	e853 3f00 	ldrex	r3, [r3]
 8007fe2:	61fb      	str	r3, [r7, #28]
   return(result);
 8007fe4:	69fb      	ldr	r3, [r7, #28]
 8007fe6:	f023 0301 	bic.w	r3, r3, #1
 8007fea:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	3308      	adds	r3, #8
 8007ff2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ff4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007ff6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ff8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007ffa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ffc:	e841 2300 	strex	r3, r2, [r1]
 8008000:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008004:	2b00      	cmp	r3, #0
 8008006:	d1e5      	bne.n	8007fd4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800800c:	2b01      	cmp	r3, #1
 800800e:	d118      	bne.n	8008042 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	e853 3f00 	ldrex	r3, [r3]
 800801c:	60bb      	str	r3, [r7, #8]
   return(result);
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	f023 0310 	bic.w	r3, r3, #16
 8008024:	647b      	str	r3, [r7, #68]	@ 0x44
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	461a      	mov	r2, r3
 800802c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800802e:	61bb      	str	r3, [r7, #24]
 8008030:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008032:	6979      	ldr	r1, [r7, #20]
 8008034:	69ba      	ldr	r2, [r7, #24]
 8008036:	e841 2300 	strex	r3, r2, [r1]
 800803a:	613b      	str	r3, [r7, #16]
   return(result);
 800803c:	693b      	ldr	r3, [r7, #16]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d1e6      	bne.n	8008010 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2220      	movs	r2, #32
 8008046:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2200      	movs	r2, #0
 800804e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2200      	movs	r2, #0
 8008054:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008056:	bf00      	nop
 8008058:	3754      	adds	r7, #84	@ 0x54
 800805a:	46bd      	mov	sp, r7
 800805c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008060:	4770      	bx	lr

08008062 <__cvt>:
 8008062:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008066:	ec57 6b10 	vmov	r6, r7, d0
 800806a:	2f00      	cmp	r7, #0
 800806c:	460c      	mov	r4, r1
 800806e:	4619      	mov	r1, r3
 8008070:	463b      	mov	r3, r7
 8008072:	bfbb      	ittet	lt
 8008074:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008078:	461f      	movlt	r7, r3
 800807a:	2300      	movge	r3, #0
 800807c:	232d      	movlt	r3, #45	@ 0x2d
 800807e:	700b      	strb	r3, [r1, #0]
 8008080:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008082:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008086:	4691      	mov	r9, r2
 8008088:	f023 0820 	bic.w	r8, r3, #32
 800808c:	bfbc      	itt	lt
 800808e:	4632      	movlt	r2, r6
 8008090:	4616      	movlt	r6, r2
 8008092:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008096:	d005      	beq.n	80080a4 <__cvt+0x42>
 8008098:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800809c:	d100      	bne.n	80080a0 <__cvt+0x3e>
 800809e:	3401      	adds	r4, #1
 80080a0:	2102      	movs	r1, #2
 80080a2:	e000      	b.n	80080a6 <__cvt+0x44>
 80080a4:	2103      	movs	r1, #3
 80080a6:	ab03      	add	r3, sp, #12
 80080a8:	9301      	str	r3, [sp, #4]
 80080aa:	ab02      	add	r3, sp, #8
 80080ac:	9300      	str	r3, [sp, #0]
 80080ae:	ec47 6b10 	vmov	d0, r6, r7
 80080b2:	4653      	mov	r3, sl
 80080b4:	4622      	mov	r2, r4
 80080b6:	f000 fe8f 	bl	8008dd8 <_dtoa_r>
 80080ba:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80080be:	4605      	mov	r5, r0
 80080c0:	d119      	bne.n	80080f6 <__cvt+0x94>
 80080c2:	f019 0f01 	tst.w	r9, #1
 80080c6:	d00e      	beq.n	80080e6 <__cvt+0x84>
 80080c8:	eb00 0904 	add.w	r9, r0, r4
 80080cc:	2200      	movs	r2, #0
 80080ce:	2300      	movs	r3, #0
 80080d0:	4630      	mov	r0, r6
 80080d2:	4639      	mov	r1, r7
 80080d4:	f7f8 fcf8 	bl	8000ac8 <__aeabi_dcmpeq>
 80080d8:	b108      	cbz	r0, 80080de <__cvt+0x7c>
 80080da:	f8cd 900c 	str.w	r9, [sp, #12]
 80080de:	2230      	movs	r2, #48	@ 0x30
 80080e0:	9b03      	ldr	r3, [sp, #12]
 80080e2:	454b      	cmp	r3, r9
 80080e4:	d31e      	bcc.n	8008124 <__cvt+0xc2>
 80080e6:	9b03      	ldr	r3, [sp, #12]
 80080e8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80080ea:	1b5b      	subs	r3, r3, r5
 80080ec:	4628      	mov	r0, r5
 80080ee:	6013      	str	r3, [r2, #0]
 80080f0:	b004      	add	sp, #16
 80080f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080f6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80080fa:	eb00 0904 	add.w	r9, r0, r4
 80080fe:	d1e5      	bne.n	80080cc <__cvt+0x6a>
 8008100:	7803      	ldrb	r3, [r0, #0]
 8008102:	2b30      	cmp	r3, #48	@ 0x30
 8008104:	d10a      	bne.n	800811c <__cvt+0xba>
 8008106:	2200      	movs	r2, #0
 8008108:	2300      	movs	r3, #0
 800810a:	4630      	mov	r0, r6
 800810c:	4639      	mov	r1, r7
 800810e:	f7f8 fcdb 	bl	8000ac8 <__aeabi_dcmpeq>
 8008112:	b918      	cbnz	r0, 800811c <__cvt+0xba>
 8008114:	f1c4 0401 	rsb	r4, r4, #1
 8008118:	f8ca 4000 	str.w	r4, [sl]
 800811c:	f8da 3000 	ldr.w	r3, [sl]
 8008120:	4499      	add	r9, r3
 8008122:	e7d3      	b.n	80080cc <__cvt+0x6a>
 8008124:	1c59      	adds	r1, r3, #1
 8008126:	9103      	str	r1, [sp, #12]
 8008128:	701a      	strb	r2, [r3, #0]
 800812a:	e7d9      	b.n	80080e0 <__cvt+0x7e>

0800812c <__exponent>:
 800812c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800812e:	2900      	cmp	r1, #0
 8008130:	bfba      	itte	lt
 8008132:	4249      	neglt	r1, r1
 8008134:	232d      	movlt	r3, #45	@ 0x2d
 8008136:	232b      	movge	r3, #43	@ 0x2b
 8008138:	2909      	cmp	r1, #9
 800813a:	7002      	strb	r2, [r0, #0]
 800813c:	7043      	strb	r3, [r0, #1]
 800813e:	dd29      	ble.n	8008194 <__exponent+0x68>
 8008140:	f10d 0307 	add.w	r3, sp, #7
 8008144:	461d      	mov	r5, r3
 8008146:	270a      	movs	r7, #10
 8008148:	461a      	mov	r2, r3
 800814a:	fbb1 f6f7 	udiv	r6, r1, r7
 800814e:	fb07 1416 	mls	r4, r7, r6, r1
 8008152:	3430      	adds	r4, #48	@ 0x30
 8008154:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008158:	460c      	mov	r4, r1
 800815a:	2c63      	cmp	r4, #99	@ 0x63
 800815c:	f103 33ff 	add.w	r3, r3, #4294967295
 8008160:	4631      	mov	r1, r6
 8008162:	dcf1      	bgt.n	8008148 <__exponent+0x1c>
 8008164:	3130      	adds	r1, #48	@ 0x30
 8008166:	1e94      	subs	r4, r2, #2
 8008168:	f803 1c01 	strb.w	r1, [r3, #-1]
 800816c:	1c41      	adds	r1, r0, #1
 800816e:	4623      	mov	r3, r4
 8008170:	42ab      	cmp	r3, r5
 8008172:	d30a      	bcc.n	800818a <__exponent+0x5e>
 8008174:	f10d 0309 	add.w	r3, sp, #9
 8008178:	1a9b      	subs	r3, r3, r2
 800817a:	42ac      	cmp	r4, r5
 800817c:	bf88      	it	hi
 800817e:	2300      	movhi	r3, #0
 8008180:	3302      	adds	r3, #2
 8008182:	4403      	add	r3, r0
 8008184:	1a18      	subs	r0, r3, r0
 8008186:	b003      	add	sp, #12
 8008188:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800818a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800818e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008192:	e7ed      	b.n	8008170 <__exponent+0x44>
 8008194:	2330      	movs	r3, #48	@ 0x30
 8008196:	3130      	adds	r1, #48	@ 0x30
 8008198:	7083      	strb	r3, [r0, #2]
 800819a:	70c1      	strb	r1, [r0, #3]
 800819c:	1d03      	adds	r3, r0, #4
 800819e:	e7f1      	b.n	8008184 <__exponent+0x58>

080081a0 <_printf_float>:
 80081a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081a4:	b08d      	sub	sp, #52	@ 0x34
 80081a6:	460c      	mov	r4, r1
 80081a8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80081ac:	4616      	mov	r6, r2
 80081ae:	461f      	mov	r7, r3
 80081b0:	4605      	mov	r5, r0
 80081b2:	f000 fd11 	bl	8008bd8 <_localeconv_r>
 80081b6:	6803      	ldr	r3, [r0, #0]
 80081b8:	9304      	str	r3, [sp, #16]
 80081ba:	4618      	mov	r0, r3
 80081bc:	f7f8 f858 	bl	8000270 <strlen>
 80081c0:	2300      	movs	r3, #0
 80081c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80081c4:	f8d8 3000 	ldr.w	r3, [r8]
 80081c8:	9005      	str	r0, [sp, #20]
 80081ca:	3307      	adds	r3, #7
 80081cc:	f023 0307 	bic.w	r3, r3, #7
 80081d0:	f103 0208 	add.w	r2, r3, #8
 80081d4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80081d8:	f8d4 b000 	ldr.w	fp, [r4]
 80081dc:	f8c8 2000 	str.w	r2, [r8]
 80081e0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80081e4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80081e8:	9307      	str	r3, [sp, #28]
 80081ea:	f8cd 8018 	str.w	r8, [sp, #24]
 80081ee:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80081f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80081f6:	4b9c      	ldr	r3, [pc, #624]	@ (8008468 <_printf_float+0x2c8>)
 80081f8:	f04f 32ff 	mov.w	r2, #4294967295
 80081fc:	f7f8 fc96 	bl	8000b2c <__aeabi_dcmpun>
 8008200:	bb70      	cbnz	r0, 8008260 <_printf_float+0xc0>
 8008202:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008206:	4b98      	ldr	r3, [pc, #608]	@ (8008468 <_printf_float+0x2c8>)
 8008208:	f04f 32ff 	mov.w	r2, #4294967295
 800820c:	f7f8 fc70 	bl	8000af0 <__aeabi_dcmple>
 8008210:	bb30      	cbnz	r0, 8008260 <_printf_float+0xc0>
 8008212:	2200      	movs	r2, #0
 8008214:	2300      	movs	r3, #0
 8008216:	4640      	mov	r0, r8
 8008218:	4649      	mov	r1, r9
 800821a:	f7f8 fc5f 	bl	8000adc <__aeabi_dcmplt>
 800821e:	b110      	cbz	r0, 8008226 <_printf_float+0x86>
 8008220:	232d      	movs	r3, #45	@ 0x2d
 8008222:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008226:	4a91      	ldr	r2, [pc, #580]	@ (800846c <_printf_float+0x2cc>)
 8008228:	4b91      	ldr	r3, [pc, #580]	@ (8008470 <_printf_float+0x2d0>)
 800822a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800822e:	bf8c      	ite	hi
 8008230:	4690      	movhi	r8, r2
 8008232:	4698      	movls	r8, r3
 8008234:	2303      	movs	r3, #3
 8008236:	6123      	str	r3, [r4, #16]
 8008238:	f02b 0304 	bic.w	r3, fp, #4
 800823c:	6023      	str	r3, [r4, #0]
 800823e:	f04f 0900 	mov.w	r9, #0
 8008242:	9700      	str	r7, [sp, #0]
 8008244:	4633      	mov	r3, r6
 8008246:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008248:	4621      	mov	r1, r4
 800824a:	4628      	mov	r0, r5
 800824c:	f000 f9d2 	bl	80085f4 <_printf_common>
 8008250:	3001      	adds	r0, #1
 8008252:	f040 808d 	bne.w	8008370 <_printf_float+0x1d0>
 8008256:	f04f 30ff 	mov.w	r0, #4294967295
 800825a:	b00d      	add	sp, #52	@ 0x34
 800825c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008260:	4642      	mov	r2, r8
 8008262:	464b      	mov	r3, r9
 8008264:	4640      	mov	r0, r8
 8008266:	4649      	mov	r1, r9
 8008268:	f7f8 fc60 	bl	8000b2c <__aeabi_dcmpun>
 800826c:	b140      	cbz	r0, 8008280 <_printf_float+0xe0>
 800826e:	464b      	mov	r3, r9
 8008270:	2b00      	cmp	r3, #0
 8008272:	bfbc      	itt	lt
 8008274:	232d      	movlt	r3, #45	@ 0x2d
 8008276:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800827a:	4a7e      	ldr	r2, [pc, #504]	@ (8008474 <_printf_float+0x2d4>)
 800827c:	4b7e      	ldr	r3, [pc, #504]	@ (8008478 <_printf_float+0x2d8>)
 800827e:	e7d4      	b.n	800822a <_printf_float+0x8a>
 8008280:	6863      	ldr	r3, [r4, #4]
 8008282:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008286:	9206      	str	r2, [sp, #24]
 8008288:	1c5a      	adds	r2, r3, #1
 800828a:	d13b      	bne.n	8008304 <_printf_float+0x164>
 800828c:	2306      	movs	r3, #6
 800828e:	6063      	str	r3, [r4, #4]
 8008290:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008294:	2300      	movs	r3, #0
 8008296:	6022      	str	r2, [r4, #0]
 8008298:	9303      	str	r3, [sp, #12]
 800829a:	ab0a      	add	r3, sp, #40	@ 0x28
 800829c:	e9cd a301 	strd	sl, r3, [sp, #4]
 80082a0:	ab09      	add	r3, sp, #36	@ 0x24
 80082a2:	9300      	str	r3, [sp, #0]
 80082a4:	6861      	ldr	r1, [r4, #4]
 80082a6:	ec49 8b10 	vmov	d0, r8, r9
 80082aa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80082ae:	4628      	mov	r0, r5
 80082b0:	f7ff fed7 	bl	8008062 <__cvt>
 80082b4:	9b06      	ldr	r3, [sp, #24]
 80082b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80082b8:	2b47      	cmp	r3, #71	@ 0x47
 80082ba:	4680      	mov	r8, r0
 80082bc:	d129      	bne.n	8008312 <_printf_float+0x172>
 80082be:	1cc8      	adds	r0, r1, #3
 80082c0:	db02      	blt.n	80082c8 <_printf_float+0x128>
 80082c2:	6863      	ldr	r3, [r4, #4]
 80082c4:	4299      	cmp	r1, r3
 80082c6:	dd41      	ble.n	800834c <_printf_float+0x1ac>
 80082c8:	f1aa 0a02 	sub.w	sl, sl, #2
 80082cc:	fa5f fa8a 	uxtb.w	sl, sl
 80082d0:	3901      	subs	r1, #1
 80082d2:	4652      	mov	r2, sl
 80082d4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80082d8:	9109      	str	r1, [sp, #36]	@ 0x24
 80082da:	f7ff ff27 	bl	800812c <__exponent>
 80082de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80082e0:	1813      	adds	r3, r2, r0
 80082e2:	2a01      	cmp	r2, #1
 80082e4:	4681      	mov	r9, r0
 80082e6:	6123      	str	r3, [r4, #16]
 80082e8:	dc02      	bgt.n	80082f0 <_printf_float+0x150>
 80082ea:	6822      	ldr	r2, [r4, #0]
 80082ec:	07d2      	lsls	r2, r2, #31
 80082ee:	d501      	bpl.n	80082f4 <_printf_float+0x154>
 80082f0:	3301      	adds	r3, #1
 80082f2:	6123      	str	r3, [r4, #16]
 80082f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d0a2      	beq.n	8008242 <_printf_float+0xa2>
 80082fc:	232d      	movs	r3, #45	@ 0x2d
 80082fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008302:	e79e      	b.n	8008242 <_printf_float+0xa2>
 8008304:	9a06      	ldr	r2, [sp, #24]
 8008306:	2a47      	cmp	r2, #71	@ 0x47
 8008308:	d1c2      	bne.n	8008290 <_printf_float+0xf0>
 800830a:	2b00      	cmp	r3, #0
 800830c:	d1c0      	bne.n	8008290 <_printf_float+0xf0>
 800830e:	2301      	movs	r3, #1
 8008310:	e7bd      	b.n	800828e <_printf_float+0xee>
 8008312:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008316:	d9db      	bls.n	80082d0 <_printf_float+0x130>
 8008318:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800831c:	d118      	bne.n	8008350 <_printf_float+0x1b0>
 800831e:	2900      	cmp	r1, #0
 8008320:	6863      	ldr	r3, [r4, #4]
 8008322:	dd0b      	ble.n	800833c <_printf_float+0x19c>
 8008324:	6121      	str	r1, [r4, #16]
 8008326:	b913      	cbnz	r3, 800832e <_printf_float+0x18e>
 8008328:	6822      	ldr	r2, [r4, #0]
 800832a:	07d0      	lsls	r0, r2, #31
 800832c:	d502      	bpl.n	8008334 <_printf_float+0x194>
 800832e:	3301      	adds	r3, #1
 8008330:	440b      	add	r3, r1
 8008332:	6123      	str	r3, [r4, #16]
 8008334:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008336:	f04f 0900 	mov.w	r9, #0
 800833a:	e7db      	b.n	80082f4 <_printf_float+0x154>
 800833c:	b913      	cbnz	r3, 8008344 <_printf_float+0x1a4>
 800833e:	6822      	ldr	r2, [r4, #0]
 8008340:	07d2      	lsls	r2, r2, #31
 8008342:	d501      	bpl.n	8008348 <_printf_float+0x1a8>
 8008344:	3302      	adds	r3, #2
 8008346:	e7f4      	b.n	8008332 <_printf_float+0x192>
 8008348:	2301      	movs	r3, #1
 800834a:	e7f2      	b.n	8008332 <_printf_float+0x192>
 800834c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008350:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008352:	4299      	cmp	r1, r3
 8008354:	db05      	blt.n	8008362 <_printf_float+0x1c2>
 8008356:	6823      	ldr	r3, [r4, #0]
 8008358:	6121      	str	r1, [r4, #16]
 800835a:	07d8      	lsls	r0, r3, #31
 800835c:	d5ea      	bpl.n	8008334 <_printf_float+0x194>
 800835e:	1c4b      	adds	r3, r1, #1
 8008360:	e7e7      	b.n	8008332 <_printf_float+0x192>
 8008362:	2900      	cmp	r1, #0
 8008364:	bfd4      	ite	le
 8008366:	f1c1 0202 	rsble	r2, r1, #2
 800836a:	2201      	movgt	r2, #1
 800836c:	4413      	add	r3, r2
 800836e:	e7e0      	b.n	8008332 <_printf_float+0x192>
 8008370:	6823      	ldr	r3, [r4, #0]
 8008372:	055a      	lsls	r2, r3, #21
 8008374:	d407      	bmi.n	8008386 <_printf_float+0x1e6>
 8008376:	6923      	ldr	r3, [r4, #16]
 8008378:	4642      	mov	r2, r8
 800837a:	4631      	mov	r1, r6
 800837c:	4628      	mov	r0, r5
 800837e:	47b8      	blx	r7
 8008380:	3001      	adds	r0, #1
 8008382:	d12b      	bne.n	80083dc <_printf_float+0x23c>
 8008384:	e767      	b.n	8008256 <_printf_float+0xb6>
 8008386:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800838a:	f240 80dd 	bls.w	8008548 <_printf_float+0x3a8>
 800838e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008392:	2200      	movs	r2, #0
 8008394:	2300      	movs	r3, #0
 8008396:	f7f8 fb97 	bl	8000ac8 <__aeabi_dcmpeq>
 800839a:	2800      	cmp	r0, #0
 800839c:	d033      	beq.n	8008406 <_printf_float+0x266>
 800839e:	4a37      	ldr	r2, [pc, #220]	@ (800847c <_printf_float+0x2dc>)
 80083a0:	2301      	movs	r3, #1
 80083a2:	4631      	mov	r1, r6
 80083a4:	4628      	mov	r0, r5
 80083a6:	47b8      	blx	r7
 80083a8:	3001      	adds	r0, #1
 80083aa:	f43f af54 	beq.w	8008256 <_printf_float+0xb6>
 80083ae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80083b2:	4543      	cmp	r3, r8
 80083b4:	db02      	blt.n	80083bc <_printf_float+0x21c>
 80083b6:	6823      	ldr	r3, [r4, #0]
 80083b8:	07d8      	lsls	r0, r3, #31
 80083ba:	d50f      	bpl.n	80083dc <_printf_float+0x23c>
 80083bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80083c0:	4631      	mov	r1, r6
 80083c2:	4628      	mov	r0, r5
 80083c4:	47b8      	blx	r7
 80083c6:	3001      	adds	r0, #1
 80083c8:	f43f af45 	beq.w	8008256 <_printf_float+0xb6>
 80083cc:	f04f 0900 	mov.w	r9, #0
 80083d0:	f108 38ff 	add.w	r8, r8, #4294967295
 80083d4:	f104 0a1a 	add.w	sl, r4, #26
 80083d8:	45c8      	cmp	r8, r9
 80083da:	dc09      	bgt.n	80083f0 <_printf_float+0x250>
 80083dc:	6823      	ldr	r3, [r4, #0]
 80083de:	079b      	lsls	r3, r3, #30
 80083e0:	f100 8103 	bmi.w	80085ea <_printf_float+0x44a>
 80083e4:	68e0      	ldr	r0, [r4, #12]
 80083e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80083e8:	4298      	cmp	r0, r3
 80083ea:	bfb8      	it	lt
 80083ec:	4618      	movlt	r0, r3
 80083ee:	e734      	b.n	800825a <_printf_float+0xba>
 80083f0:	2301      	movs	r3, #1
 80083f2:	4652      	mov	r2, sl
 80083f4:	4631      	mov	r1, r6
 80083f6:	4628      	mov	r0, r5
 80083f8:	47b8      	blx	r7
 80083fa:	3001      	adds	r0, #1
 80083fc:	f43f af2b 	beq.w	8008256 <_printf_float+0xb6>
 8008400:	f109 0901 	add.w	r9, r9, #1
 8008404:	e7e8      	b.n	80083d8 <_printf_float+0x238>
 8008406:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008408:	2b00      	cmp	r3, #0
 800840a:	dc39      	bgt.n	8008480 <_printf_float+0x2e0>
 800840c:	4a1b      	ldr	r2, [pc, #108]	@ (800847c <_printf_float+0x2dc>)
 800840e:	2301      	movs	r3, #1
 8008410:	4631      	mov	r1, r6
 8008412:	4628      	mov	r0, r5
 8008414:	47b8      	blx	r7
 8008416:	3001      	adds	r0, #1
 8008418:	f43f af1d 	beq.w	8008256 <_printf_float+0xb6>
 800841c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008420:	ea59 0303 	orrs.w	r3, r9, r3
 8008424:	d102      	bne.n	800842c <_printf_float+0x28c>
 8008426:	6823      	ldr	r3, [r4, #0]
 8008428:	07d9      	lsls	r1, r3, #31
 800842a:	d5d7      	bpl.n	80083dc <_printf_float+0x23c>
 800842c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008430:	4631      	mov	r1, r6
 8008432:	4628      	mov	r0, r5
 8008434:	47b8      	blx	r7
 8008436:	3001      	adds	r0, #1
 8008438:	f43f af0d 	beq.w	8008256 <_printf_float+0xb6>
 800843c:	f04f 0a00 	mov.w	sl, #0
 8008440:	f104 0b1a 	add.w	fp, r4, #26
 8008444:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008446:	425b      	negs	r3, r3
 8008448:	4553      	cmp	r3, sl
 800844a:	dc01      	bgt.n	8008450 <_printf_float+0x2b0>
 800844c:	464b      	mov	r3, r9
 800844e:	e793      	b.n	8008378 <_printf_float+0x1d8>
 8008450:	2301      	movs	r3, #1
 8008452:	465a      	mov	r2, fp
 8008454:	4631      	mov	r1, r6
 8008456:	4628      	mov	r0, r5
 8008458:	47b8      	blx	r7
 800845a:	3001      	adds	r0, #1
 800845c:	f43f aefb 	beq.w	8008256 <_printf_float+0xb6>
 8008460:	f10a 0a01 	add.w	sl, sl, #1
 8008464:	e7ee      	b.n	8008444 <_printf_float+0x2a4>
 8008466:	bf00      	nop
 8008468:	7fefffff 	.word	0x7fefffff
 800846c:	0800c000 	.word	0x0800c000
 8008470:	0800bffc 	.word	0x0800bffc
 8008474:	0800c008 	.word	0x0800c008
 8008478:	0800c004 	.word	0x0800c004
 800847c:	0800c00c 	.word	0x0800c00c
 8008480:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008482:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008486:	4553      	cmp	r3, sl
 8008488:	bfa8      	it	ge
 800848a:	4653      	movge	r3, sl
 800848c:	2b00      	cmp	r3, #0
 800848e:	4699      	mov	r9, r3
 8008490:	dc36      	bgt.n	8008500 <_printf_float+0x360>
 8008492:	f04f 0b00 	mov.w	fp, #0
 8008496:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800849a:	f104 021a 	add.w	r2, r4, #26
 800849e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80084a0:	9306      	str	r3, [sp, #24]
 80084a2:	eba3 0309 	sub.w	r3, r3, r9
 80084a6:	455b      	cmp	r3, fp
 80084a8:	dc31      	bgt.n	800850e <_printf_float+0x36e>
 80084aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084ac:	459a      	cmp	sl, r3
 80084ae:	dc3a      	bgt.n	8008526 <_printf_float+0x386>
 80084b0:	6823      	ldr	r3, [r4, #0]
 80084b2:	07da      	lsls	r2, r3, #31
 80084b4:	d437      	bmi.n	8008526 <_printf_float+0x386>
 80084b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084b8:	ebaa 0903 	sub.w	r9, sl, r3
 80084bc:	9b06      	ldr	r3, [sp, #24]
 80084be:	ebaa 0303 	sub.w	r3, sl, r3
 80084c2:	4599      	cmp	r9, r3
 80084c4:	bfa8      	it	ge
 80084c6:	4699      	movge	r9, r3
 80084c8:	f1b9 0f00 	cmp.w	r9, #0
 80084cc:	dc33      	bgt.n	8008536 <_printf_float+0x396>
 80084ce:	f04f 0800 	mov.w	r8, #0
 80084d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80084d6:	f104 0b1a 	add.w	fp, r4, #26
 80084da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084dc:	ebaa 0303 	sub.w	r3, sl, r3
 80084e0:	eba3 0309 	sub.w	r3, r3, r9
 80084e4:	4543      	cmp	r3, r8
 80084e6:	f77f af79 	ble.w	80083dc <_printf_float+0x23c>
 80084ea:	2301      	movs	r3, #1
 80084ec:	465a      	mov	r2, fp
 80084ee:	4631      	mov	r1, r6
 80084f0:	4628      	mov	r0, r5
 80084f2:	47b8      	blx	r7
 80084f4:	3001      	adds	r0, #1
 80084f6:	f43f aeae 	beq.w	8008256 <_printf_float+0xb6>
 80084fa:	f108 0801 	add.w	r8, r8, #1
 80084fe:	e7ec      	b.n	80084da <_printf_float+0x33a>
 8008500:	4642      	mov	r2, r8
 8008502:	4631      	mov	r1, r6
 8008504:	4628      	mov	r0, r5
 8008506:	47b8      	blx	r7
 8008508:	3001      	adds	r0, #1
 800850a:	d1c2      	bne.n	8008492 <_printf_float+0x2f2>
 800850c:	e6a3      	b.n	8008256 <_printf_float+0xb6>
 800850e:	2301      	movs	r3, #1
 8008510:	4631      	mov	r1, r6
 8008512:	4628      	mov	r0, r5
 8008514:	9206      	str	r2, [sp, #24]
 8008516:	47b8      	blx	r7
 8008518:	3001      	adds	r0, #1
 800851a:	f43f ae9c 	beq.w	8008256 <_printf_float+0xb6>
 800851e:	9a06      	ldr	r2, [sp, #24]
 8008520:	f10b 0b01 	add.w	fp, fp, #1
 8008524:	e7bb      	b.n	800849e <_printf_float+0x2fe>
 8008526:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800852a:	4631      	mov	r1, r6
 800852c:	4628      	mov	r0, r5
 800852e:	47b8      	blx	r7
 8008530:	3001      	adds	r0, #1
 8008532:	d1c0      	bne.n	80084b6 <_printf_float+0x316>
 8008534:	e68f      	b.n	8008256 <_printf_float+0xb6>
 8008536:	9a06      	ldr	r2, [sp, #24]
 8008538:	464b      	mov	r3, r9
 800853a:	4442      	add	r2, r8
 800853c:	4631      	mov	r1, r6
 800853e:	4628      	mov	r0, r5
 8008540:	47b8      	blx	r7
 8008542:	3001      	adds	r0, #1
 8008544:	d1c3      	bne.n	80084ce <_printf_float+0x32e>
 8008546:	e686      	b.n	8008256 <_printf_float+0xb6>
 8008548:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800854c:	f1ba 0f01 	cmp.w	sl, #1
 8008550:	dc01      	bgt.n	8008556 <_printf_float+0x3b6>
 8008552:	07db      	lsls	r3, r3, #31
 8008554:	d536      	bpl.n	80085c4 <_printf_float+0x424>
 8008556:	2301      	movs	r3, #1
 8008558:	4642      	mov	r2, r8
 800855a:	4631      	mov	r1, r6
 800855c:	4628      	mov	r0, r5
 800855e:	47b8      	blx	r7
 8008560:	3001      	adds	r0, #1
 8008562:	f43f ae78 	beq.w	8008256 <_printf_float+0xb6>
 8008566:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800856a:	4631      	mov	r1, r6
 800856c:	4628      	mov	r0, r5
 800856e:	47b8      	blx	r7
 8008570:	3001      	adds	r0, #1
 8008572:	f43f ae70 	beq.w	8008256 <_printf_float+0xb6>
 8008576:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800857a:	2200      	movs	r2, #0
 800857c:	2300      	movs	r3, #0
 800857e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008582:	f7f8 faa1 	bl	8000ac8 <__aeabi_dcmpeq>
 8008586:	b9c0      	cbnz	r0, 80085ba <_printf_float+0x41a>
 8008588:	4653      	mov	r3, sl
 800858a:	f108 0201 	add.w	r2, r8, #1
 800858e:	4631      	mov	r1, r6
 8008590:	4628      	mov	r0, r5
 8008592:	47b8      	blx	r7
 8008594:	3001      	adds	r0, #1
 8008596:	d10c      	bne.n	80085b2 <_printf_float+0x412>
 8008598:	e65d      	b.n	8008256 <_printf_float+0xb6>
 800859a:	2301      	movs	r3, #1
 800859c:	465a      	mov	r2, fp
 800859e:	4631      	mov	r1, r6
 80085a0:	4628      	mov	r0, r5
 80085a2:	47b8      	blx	r7
 80085a4:	3001      	adds	r0, #1
 80085a6:	f43f ae56 	beq.w	8008256 <_printf_float+0xb6>
 80085aa:	f108 0801 	add.w	r8, r8, #1
 80085ae:	45d0      	cmp	r8, sl
 80085b0:	dbf3      	blt.n	800859a <_printf_float+0x3fa>
 80085b2:	464b      	mov	r3, r9
 80085b4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80085b8:	e6df      	b.n	800837a <_printf_float+0x1da>
 80085ba:	f04f 0800 	mov.w	r8, #0
 80085be:	f104 0b1a 	add.w	fp, r4, #26
 80085c2:	e7f4      	b.n	80085ae <_printf_float+0x40e>
 80085c4:	2301      	movs	r3, #1
 80085c6:	4642      	mov	r2, r8
 80085c8:	e7e1      	b.n	800858e <_printf_float+0x3ee>
 80085ca:	2301      	movs	r3, #1
 80085cc:	464a      	mov	r2, r9
 80085ce:	4631      	mov	r1, r6
 80085d0:	4628      	mov	r0, r5
 80085d2:	47b8      	blx	r7
 80085d4:	3001      	adds	r0, #1
 80085d6:	f43f ae3e 	beq.w	8008256 <_printf_float+0xb6>
 80085da:	f108 0801 	add.w	r8, r8, #1
 80085de:	68e3      	ldr	r3, [r4, #12]
 80085e0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80085e2:	1a5b      	subs	r3, r3, r1
 80085e4:	4543      	cmp	r3, r8
 80085e6:	dcf0      	bgt.n	80085ca <_printf_float+0x42a>
 80085e8:	e6fc      	b.n	80083e4 <_printf_float+0x244>
 80085ea:	f04f 0800 	mov.w	r8, #0
 80085ee:	f104 0919 	add.w	r9, r4, #25
 80085f2:	e7f4      	b.n	80085de <_printf_float+0x43e>

080085f4 <_printf_common>:
 80085f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085f8:	4616      	mov	r6, r2
 80085fa:	4698      	mov	r8, r3
 80085fc:	688a      	ldr	r2, [r1, #8]
 80085fe:	690b      	ldr	r3, [r1, #16]
 8008600:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008604:	4293      	cmp	r3, r2
 8008606:	bfb8      	it	lt
 8008608:	4613      	movlt	r3, r2
 800860a:	6033      	str	r3, [r6, #0]
 800860c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008610:	4607      	mov	r7, r0
 8008612:	460c      	mov	r4, r1
 8008614:	b10a      	cbz	r2, 800861a <_printf_common+0x26>
 8008616:	3301      	adds	r3, #1
 8008618:	6033      	str	r3, [r6, #0]
 800861a:	6823      	ldr	r3, [r4, #0]
 800861c:	0699      	lsls	r1, r3, #26
 800861e:	bf42      	ittt	mi
 8008620:	6833      	ldrmi	r3, [r6, #0]
 8008622:	3302      	addmi	r3, #2
 8008624:	6033      	strmi	r3, [r6, #0]
 8008626:	6825      	ldr	r5, [r4, #0]
 8008628:	f015 0506 	ands.w	r5, r5, #6
 800862c:	d106      	bne.n	800863c <_printf_common+0x48>
 800862e:	f104 0a19 	add.w	sl, r4, #25
 8008632:	68e3      	ldr	r3, [r4, #12]
 8008634:	6832      	ldr	r2, [r6, #0]
 8008636:	1a9b      	subs	r3, r3, r2
 8008638:	42ab      	cmp	r3, r5
 800863a:	dc26      	bgt.n	800868a <_printf_common+0x96>
 800863c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008640:	6822      	ldr	r2, [r4, #0]
 8008642:	3b00      	subs	r3, #0
 8008644:	bf18      	it	ne
 8008646:	2301      	movne	r3, #1
 8008648:	0692      	lsls	r2, r2, #26
 800864a:	d42b      	bmi.n	80086a4 <_printf_common+0xb0>
 800864c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008650:	4641      	mov	r1, r8
 8008652:	4638      	mov	r0, r7
 8008654:	47c8      	blx	r9
 8008656:	3001      	adds	r0, #1
 8008658:	d01e      	beq.n	8008698 <_printf_common+0xa4>
 800865a:	6823      	ldr	r3, [r4, #0]
 800865c:	6922      	ldr	r2, [r4, #16]
 800865e:	f003 0306 	and.w	r3, r3, #6
 8008662:	2b04      	cmp	r3, #4
 8008664:	bf02      	ittt	eq
 8008666:	68e5      	ldreq	r5, [r4, #12]
 8008668:	6833      	ldreq	r3, [r6, #0]
 800866a:	1aed      	subeq	r5, r5, r3
 800866c:	68a3      	ldr	r3, [r4, #8]
 800866e:	bf0c      	ite	eq
 8008670:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008674:	2500      	movne	r5, #0
 8008676:	4293      	cmp	r3, r2
 8008678:	bfc4      	itt	gt
 800867a:	1a9b      	subgt	r3, r3, r2
 800867c:	18ed      	addgt	r5, r5, r3
 800867e:	2600      	movs	r6, #0
 8008680:	341a      	adds	r4, #26
 8008682:	42b5      	cmp	r5, r6
 8008684:	d11a      	bne.n	80086bc <_printf_common+0xc8>
 8008686:	2000      	movs	r0, #0
 8008688:	e008      	b.n	800869c <_printf_common+0xa8>
 800868a:	2301      	movs	r3, #1
 800868c:	4652      	mov	r2, sl
 800868e:	4641      	mov	r1, r8
 8008690:	4638      	mov	r0, r7
 8008692:	47c8      	blx	r9
 8008694:	3001      	adds	r0, #1
 8008696:	d103      	bne.n	80086a0 <_printf_common+0xac>
 8008698:	f04f 30ff 	mov.w	r0, #4294967295
 800869c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086a0:	3501      	adds	r5, #1
 80086a2:	e7c6      	b.n	8008632 <_printf_common+0x3e>
 80086a4:	18e1      	adds	r1, r4, r3
 80086a6:	1c5a      	adds	r2, r3, #1
 80086a8:	2030      	movs	r0, #48	@ 0x30
 80086aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80086ae:	4422      	add	r2, r4
 80086b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80086b4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80086b8:	3302      	adds	r3, #2
 80086ba:	e7c7      	b.n	800864c <_printf_common+0x58>
 80086bc:	2301      	movs	r3, #1
 80086be:	4622      	mov	r2, r4
 80086c0:	4641      	mov	r1, r8
 80086c2:	4638      	mov	r0, r7
 80086c4:	47c8      	blx	r9
 80086c6:	3001      	adds	r0, #1
 80086c8:	d0e6      	beq.n	8008698 <_printf_common+0xa4>
 80086ca:	3601      	adds	r6, #1
 80086cc:	e7d9      	b.n	8008682 <_printf_common+0x8e>
	...

080086d0 <_printf_i>:
 80086d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80086d4:	7e0f      	ldrb	r7, [r1, #24]
 80086d6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80086d8:	2f78      	cmp	r7, #120	@ 0x78
 80086da:	4691      	mov	r9, r2
 80086dc:	4680      	mov	r8, r0
 80086de:	460c      	mov	r4, r1
 80086e0:	469a      	mov	sl, r3
 80086e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80086e6:	d807      	bhi.n	80086f8 <_printf_i+0x28>
 80086e8:	2f62      	cmp	r7, #98	@ 0x62
 80086ea:	d80a      	bhi.n	8008702 <_printf_i+0x32>
 80086ec:	2f00      	cmp	r7, #0
 80086ee:	f000 80d1 	beq.w	8008894 <_printf_i+0x1c4>
 80086f2:	2f58      	cmp	r7, #88	@ 0x58
 80086f4:	f000 80b8 	beq.w	8008868 <_printf_i+0x198>
 80086f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80086fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008700:	e03a      	b.n	8008778 <_printf_i+0xa8>
 8008702:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008706:	2b15      	cmp	r3, #21
 8008708:	d8f6      	bhi.n	80086f8 <_printf_i+0x28>
 800870a:	a101      	add	r1, pc, #4	@ (adr r1, 8008710 <_printf_i+0x40>)
 800870c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008710:	08008769 	.word	0x08008769
 8008714:	0800877d 	.word	0x0800877d
 8008718:	080086f9 	.word	0x080086f9
 800871c:	080086f9 	.word	0x080086f9
 8008720:	080086f9 	.word	0x080086f9
 8008724:	080086f9 	.word	0x080086f9
 8008728:	0800877d 	.word	0x0800877d
 800872c:	080086f9 	.word	0x080086f9
 8008730:	080086f9 	.word	0x080086f9
 8008734:	080086f9 	.word	0x080086f9
 8008738:	080086f9 	.word	0x080086f9
 800873c:	0800887b 	.word	0x0800887b
 8008740:	080087a7 	.word	0x080087a7
 8008744:	08008835 	.word	0x08008835
 8008748:	080086f9 	.word	0x080086f9
 800874c:	080086f9 	.word	0x080086f9
 8008750:	0800889d 	.word	0x0800889d
 8008754:	080086f9 	.word	0x080086f9
 8008758:	080087a7 	.word	0x080087a7
 800875c:	080086f9 	.word	0x080086f9
 8008760:	080086f9 	.word	0x080086f9
 8008764:	0800883d 	.word	0x0800883d
 8008768:	6833      	ldr	r3, [r6, #0]
 800876a:	1d1a      	adds	r2, r3, #4
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	6032      	str	r2, [r6, #0]
 8008770:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008774:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008778:	2301      	movs	r3, #1
 800877a:	e09c      	b.n	80088b6 <_printf_i+0x1e6>
 800877c:	6833      	ldr	r3, [r6, #0]
 800877e:	6820      	ldr	r0, [r4, #0]
 8008780:	1d19      	adds	r1, r3, #4
 8008782:	6031      	str	r1, [r6, #0]
 8008784:	0606      	lsls	r6, r0, #24
 8008786:	d501      	bpl.n	800878c <_printf_i+0xbc>
 8008788:	681d      	ldr	r5, [r3, #0]
 800878a:	e003      	b.n	8008794 <_printf_i+0xc4>
 800878c:	0645      	lsls	r5, r0, #25
 800878e:	d5fb      	bpl.n	8008788 <_printf_i+0xb8>
 8008790:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008794:	2d00      	cmp	r5, #0
 8008796:	da03      	bge.n	80087a0 <_printf_i+0xd0>
 8008798:	232d      	movs	r3, #45	@ 0x2d
 800879a:	426d      	negs	r5, r5
 800879c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80087a0:	4858      	ldr	r0, [pc, #352]	@ (8008904 <_printf_i+0x234>)
 80087a2:	230a      	movs	r3, #10
 80087a4:	e011      	b.n	80087ca <_printf_i+0xfa>
 80087a6:	6821      	ldr	r1, [r4, #0]
 80087a8:	6833      	ldr	r3, [r6, #0]
 80087aa:	0608      	lsls	r0, r1, #24
 80087ac:	f853 5b04 	ldr.w	r5, [r3], #4
 80087b0:	d402      	bmi.n	80087b8 <_printf_i+0xe8>
 80087b2:	0649      	lsls	r1, r1, #25
 80087b4:	bf48      	it	mi
 80087b6:	b2ad      	uxthmi	r5, r5
 80087b8:	2f6f      	cmp	r7, #111	@ 0x6f
 80087ba:	4852      	ldr	r0, [pc, #328]	@ (8008904 <_printf_i+0x234>)
 80087bc:	6033      	str	r3, [r6, #0]
 80087be:	bf14      	ite	ne
 80087c0:	230a      	movne	r3, #10
 80087c2:	2308      	moveq	r3, #8
 80087c4:	2100      	movs	r1, #0
 80087c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80087ca:	6866      	ldr	r6, [r4, #4]
 80087cc:	60a6      	str	r6, [r4, #8]
 80087ce:	2e00      	cmp	r6, #0
 80087d0:	db05      	blt.n	80087de <_printf_i+0x10e>
 80087d2:	6821      	ldr	r1, [r4, #0]
 80087d4:	432e      	orrs	r6, r5
 80087d6:	f021 0104 	bic.w	r1, r1, #4
 80087da:	6021      	str	r1, [r4, #0]
 80087dc:	d04b      	beq.n	8008876 <_printf_i+0x1a6>
 80087de:	4616      	mov	r6, r2
 80087e0:	fbb5 f1f3 	udiv	r1, r5, r3
 80087e4:	fb03 5711 	mls	r7, r3, r1, r5
 80087e8:	5dc7      	ldrb	r7, [r0, r7]
 80087ea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80087ee:	462f      	mov	r7, r5
 80087f0:	42bb      	cmp	r3, r7
 80087f2:	460d      	mov	r5, r1
 80087f4:	d9f4      	bls.n	80087e0 <_printf_i+0x110>
 80087f6:	2b08      	cmp	r3, #8
 80087f8:	d10b      	bne.n	8008812 <_printf_i+0x142>
 80087fa:	6823      	ldr	r3, [r4, #0]
 80087fc:	07df      	lsls	r7, r3, #31
 80087fe:	d508      	bpl.n	8008812 <_printf_i+0x142>
 8008800:	6923      	ldr	r3, [r4, #16]
 8008802:	6861      	ldr	r1, [r4, #4]
 8008804:	4299      	cmp	r1, r3
 8008806:	bfde      	ittt	le
 8008808:	2330      	movle	r3, #48	@ 0x30
 800880a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800880e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008812:	1b92      	subs	r2, r2, r6
 8008814:	6122      	str	r2, [r4, #16]
 8008816:	f8cd a000 	str.w	sl, [sp]
 800881a:	464b      	mov	r3, r9
 800881c:	aa03      	add	r2, sp, #12
 800881e:	4621      	mov	r1, r4
 8008820:	4640      	mov	r0, r8
 8008822:	f7ff fee7 	bl	80085f4 <_printf_common>
 8008826:	3001      	adds	r0, #1
 8008828:	d14a      	bne.n	80088c0 <_printf_i+0x1f0>
 800882a:	f04f 30ff 	mov.w	r0, #4294967295
 800882e:	b004      	add	sp, #16
 8008830:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008834:	6823      	ldr	r3, [r4, #0]
 8008836:	f043 0320 	orr.w	r3, r3, #32
 800883a:	6023      	str	r3, [r4, #0]
 800883c:	4832      	ldr	r0, [pc, #200]	@ (8008908 <_printf_i+0x238>)
 800883e:	2778      	movs	r7, #120	@ 0x78
 8008840:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008844:	6823      	ldr	r3, [r4, #0]
 8008846:	6831      	ldr	r1, [r6, #0]
 8008848:	061f      	lsls	r7, r3, #24
 800884a:	f851 5b04 	ldr.w	r5, [r1], #4
 800884e:	d402      	bmi.n	8008856 <_printf_i+0x186>
 8008850:	065f      	lsls	r7, r3, #25
 8008852:	bf48      	it	mi
 8008854:	b2ad      	uxthmi	r5, r5
 8008856:	6031      	str	r1, [r6, #0]
 8008858:	07d9      	lsls	r1, r3, #31
 800885a:	bf44      	itt	mi
 800885c:	f043 0320 	orrmi.w	r3, r3, #32
 8008860:	6023      	strmi	r3, [r4, #0]
 8008862:	b11d      	cbz	r5, 800886c <_printf_i+0x19c>
 8008864:	2310      	movs	r3, #16
 8008866:	e7ad      	b.n	80087c4 <_printf_i+0xf4>
 8008868:	4826      	ldr	r0, [pc, #152]	@ (8008904 <_printf_i+0x234>)
 800886a:	e7e9      	b.n	8008840 <_printf_i+0x170>
 800886c:	6823      	ldr	r3, [r4, #0]
 800886e:	f023 0320 	bic.w	r3, r3, #32
 8008872:	6023      	str	r3, [r4, #0]
 8008874:	e7f6      	b.n	8008864 <_printf_i+0x194>
 8008876:	4616      	mov	r6, r2
 8008878:	e7bd      	b.n	80087f6 <_printf_i+0x126>
 800887a:	6833      	ldr	r3, [r6, #0]
 800887c:	6825      	ldr	r5, [r4, #0]
 800887e:	6961      	ldr	r1, [r4, #20]
 8008880:	1d18      	adds	r0, r3, #4
 8008882:	6030      	str	r0, [r6, #0]
 8008884:	062e      	lsls	r6, r5, #24
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	d501      	bpl.n	800888e <_printf_i+0x1be>
 800888a:	6019      	str	r1, [r3, #0]
 800888c:	e002      	b.n	8008894 <_printf_i+0x1c4>
 800888e:	0668      	lsls	r0, r5, #25
 8008890:	d5fb      	bpl.n	800888a <_printf_i+0x1ba>
 8008892:	8019      	strh	r1, [r3, #0]
 8008894:	2300      	movs	r3, #0
 8008896:	6123      	str	r3, [r4, #16]
 8008898:	4616      	mov	r6, r2
 800889a:	e7bc      	b.n	8008816 <_printf_i+0x146>
 800889c:	6833      	ldr	r3, [r6, #0]
 800889e:	1d1a      	adds	r2, r3, #4
 80088a0:	6032      	str	r2, [r6, #0]
 80088a2:	681e      	ldr	r6, [r3, #0]
 80088a4:	6862      	ldr	r2, [r4, #4]
 80088a6:	2100      	movs	r1, #0
 80088a8:	4630      	mov	r0, r6
 80088aa:	f7f7 fc91 	bl	80001d0 <memchr>
 80088ae:	b108      	cbz	r0, 80088b4 <_printf_i+0x1e4>
 80088b0:	1b80      	subs	r0, r0, r6
 80088b2:	6060      	str	r0, [r4, #4]
 80088b4:	6863      	ldr	r3, [r4, #4]
 80088b6:	6123      	str	r3, [r4, #16]
 80088b8:	2300      	movs	r3, #0
 80088ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80088be:	e7aa      	b.n	8008816 <_printf_i+0x146>
 80088c0:	6923      	ldr	r3, [r4, #16]
 80088c2:	4632      	mov	r2, r6
 80088c4:	4649      	mov	r1, r9
 80088c6:	4640      	mov	r0, r8
 80088c8:	47d0      	blx	sl
 80088ca:	3001      	adds	r0, #1
 80088cc:	d0ad      	beq.n	800882a <_printf_i+0x15a>
 80088ce:	6823      	ldr	r3, [r4, #0]
 80088d0:	079b      	lsls	r3, r3, #30
 80088d2:	d413      	bmi.n	80088fc <_printf_i+0x22c>
 80088d4:	68e0      	ldr	r0, [r4, #12]
 80088d6:	9b03      	ldr	r3, [sp, #12]
 80088d8:	4298      	cmp	r0, r3
 80088da:	bfb8      	it	lt
 80088dc:	4618      	movlt	r0, r3
 80088de:	e7a6      	b.n	800882e <_printf_i+0x15e>
 80088e0:	2301      	movs	r3, #1
 80088e2:	4632      	mov	r2, r6
 80088e4:	4649      	mov	r1, r9
 80088e6:	4640      	mov	r0, r8
 80088e8:	47d0      	blx	sl
 80088ea:	3001      	adds	r0, #1
 80088ec:	d09d      	beq.n	800882a <_printf_i+0x15a>
 80088ee:	3501      	adds	r5, #1
 80088f0:	68e3      	ldr	r3, [r4, #12]
 80088f2:	9903      	ldr	r1, [sp, #12]
 80088f4:	1a5b      	subs	r3, r3, r1
 80088f6:	42ab      	cmp	r3, r5
 80088f8:	dcf2      	bgt.n	80088e0 <_printf_i+0x210>
 80088fa:	e7eb      	b.n	80088d4 <_printf_i+0x204>
 80088fc:	2500      	movs	r5, #0
 80088fe:	f104 0619 	add.w	r6, r4, #25
 8008902:	e7f5      	b.n	80088f0 <_printf_i+0x220>
 8008904:	0800c00e 	.word	0x0800c00e
 8008908:	0800c01f 	.word	0x0800c01f

0800890c <std>:
 800890c:	2300      	movs	r3, #0
 800890e:	b510      	push	{r4, lr}
 8008910:	4604      	mov	r4, r0
 8008912:	e9c0 3300 	strd	r3, r3, [r0]
 8008916:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800891a:	6083      	str	r3, [r0, #8]
 800891c:	8181      	strh	r1, [r0, #12]
 800891e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008920:	81c2      	strh	r2, [r0, #14]
 8008922:	6183      	str	r3, [r0, #24]
 8008924:	4619      	mov	r1, r3
 8008926:	2208      	movs	r2, #8
 8008928:	305c      	adds	r0, #92	@ 0x5c
 800892a:	f000 f94c 	bl	8008bc6 <memset>
 800892e:	4b0d      	ldr	r3, [pc, #52]	@ (8008964 <std+0x58>)
 8008930:	6263      	str	r3, [r4, #36]	@ 0x24
 8008932:	4b0d      	ldr	r3, [pc, #52]	@ (8008968 <std+0x5c>)
 8008934:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008936:	4b0d      	ldr	r3, [pc, #52]	@ (800896c <std+0x60>)
 8008938:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800893a:	4b0d      	ldr	r3, [pc, #52]	@ (8008970 <std+0x64>)
 800893c:	6323      	str	r3, [r4, #48]	@ 0x30
 800893e:	4b0d      	ldr	r3, [pc, #52]	@ (8008974 <std+0x68>)
 8008940:	6224      	str	r4, [r4, #32]
 8008942:	429c      	cmp	r4, r3
 8008944:	d006      	beq.n	8008954 <std+0x48>
 8008946:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800894a:	4294      	cmp	r4, r2
 800894c:	d002      	beq.n	8008954 <std+0x48>
 800894e:	33d0      	adds	r3, #208	@ 0xd0
 8008950:	429c      	cmp	r4, r3
 8008952:	d105      	bne.n	8008960 <std+0x54>
 8008954:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008958:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800895c:	f000 b9b0 	b.w	8008cc0 <__retarget_lock_init_recursive>
 8008960:	bd10      	pop	{r4, pc}
 8008962:	bf00      	nop
 8008964:	08008b41 	.word	0x08008b41
 8008968:	08008b63 	.word	0x08008b63
 800896c:	08008b9b 	.word	0x08008b9b
 8008970:	08008bbf 	.word	0x08008bbf
 8008974:	200004dc 	.word	0x200004dc

08008978 <stdio_exit_handler>:
 8008978:	4a02      	ldr	r2, [pc, #8]	@ (8008984 <stdio_exit_handler+0xc>)
 800897a:	4903      	ldr	r1, [pc, #12]	@ (8008988 <stdio_exit_handler+0x10>)
 800897c:	4803      	ldr	r0, [pc, #12]	@ (800898c <stdio_exit_handler+0x14>)
 800897e:	f000 b869 	b.w	8008a54 <_fwalk_sglue>
 8008982:	bf00      	nop
 8008984:	20000010 	.word	0x20000010
 8008988:	0800a625 	.word	0x0800a625
 800898c:	20000020 	.word	0x20000020

08008990 <cleanup_stdio>:
 8008990:	6841      	ldr	r1, [r0, #4]
 8008992:	4b0c      	ldr	r3, [pc, #48]	@ (80089c4 <cleanup_stdio+0x34>)
 8008994:	4299      	cmp	r1, r3
 8008996:	b510      	push	{r4, lr}
 8008998:	4604      	mov	r4, r0
 800899a:	d001      	beq.n	80089a0 <cleanup_stdio+0x10>
 800899c:	f001 fe42 	bl	800a624 <_fflush_r>
 80089a0:	68a1      	ldr	r1, [r4, #8]
 80089a2:	4b09      	ldr	r3, [pc, #36]	@ (80089c8 <cleanup_stdio+0x38>)
 80089a4:	4299      	cmp	r1, r3
 80089a6:	d002      	beq.n	80089ae <cleanup_stdio+0x1e>
 80089a8:	4620      	mov	r0, r4
 80089aa:	f001 fe3b 	bl	800a624 <_fflush_r>
 80089ae:	68e1      	ldr	r1, [r4, #12]
 80089b0:	4b06      	ldr	r3, [pc, #24]	@ (80089cc <cleanup_stdio+0x3c>)
 80089b2:	4299      	cmp	r1, r3
 80089b4:	d004      	beq.n	80089c0 <cleanup_stdio+0x30>
 80089b6:	4620      	mov	r0, r4
 80089b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089bc:	f001 be32 	b.w	800a624 <_fflush_r>
 80089c0:	bd10      	pop	{r4, pc}
 80089c2:	bf00      	nop
 80089c4:	200004dc 	.word	0x200004dc
 80089c8:	20000544 	.word	0x20000544
 80089cc:	200005ac 	.word	0x200005ac

080089d0 <global_stdio_init.part.0>:
 80089d0:	b510      	push	{r4, lr}
 80089d2:	4b0b      	ldr	r3, [pc, #44]	@ (8008a00 <global_stdio_init.part.0+0x30>)
 80089d4:	4c0b      	ldr	r4, [pc, #44]	@ (8008a04 <global_stdio_init.part.0+0x34>)
 80089d6:	4a0c      	ldr	r2, [pc, #48]	@ (8008a08 <global_stdio_init.part.0+0x38>)
 80089d8:	601a      	str	r2, [r3, #0]
 80089da:	4620      	mov	r0, r4
 80089dc:	2200      	movs	r2, #0
 80089de:	2104      	movs	r1, #4
 80089e0:	f7ff ff94 	bl	800890c <std>
 80089e4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80089e8:	2201      	movs	r2, #1
 80089ea:	2109      	movs	r1, #9
 80089ec:	f7ff ff8e 	bl	800890c <std>
 80089f0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80089f4:	2202      	movs	r2, #2
 80089f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089fa:	2112      	movs	r1, #18
 80089fc:	f7ff bf86 	b.w	800890c <std>
 8008a00:	20000614 	.word	0x20000614
 8008a04:	200004dc 	.word	0x200004dc
 8008a08:	08008979 	.word	0x08008979

08008a0c <__sfp_lock_acquire>:
 8008a0c:	4801      	ldr	r0, [pc, #4]	@ (8008a14 <__sfp_lock_acquire+0x8>)
 8008a0e:	f000 b958 	b.w	8008cc2 <__retarget_lock_acquire_recursive>
 8008a12:	bf00      	nop
 8008a14:	2000061d 	.word	0x2000061d

08008a18 <__sfp_lock_release>:
 8008a18:	4801      	ldr	r0, [pc, #4]	@ (8008a20 <__sfp_lock_release+0x8>)
 8008a1a:	f000 b953 	b.w	8008cc4 <__retarget_lock_release_recursive>
 8008a1e:	bf00      	nop
 8008a20:	2000061d 	.word	0x2000061d

08008a24 <__sinit>:
 8008a24:	b510      	push	{r4, lr}
 8008a26:	4604      	mov	r4, r0
 8008a28:	f7ff fff0 	bl	8008a0c <__sfp_lock_acquire>
 8008a2c:	6a23      	ldr	r3, [r4, #32]
 8008a2e:	b11b      	cbz	r3, 8008a38 <__sinit+0x14>
 8008a30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a34:	f7ff bff0 	b.w	8008a18 <__sfp_lock_release>
 8008a38:	4b04      	ldr	r3, [pc, #16]	@ (8008a4c <__sinit+0x28>)
 8008a3a:	6223      	str	r3, [r4, #32]
 8008a3c:	4b04      	ldr	r3, [pc, #16]	@ (8008a50 <__sinit+0x2c>)
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d1f5      	bne.n	8008a30 <__sinit+0xc>
 8008a44:	f7ff ffc4 	bl	80089d0 <global_stdio_init.part.0>
 8008a48:	e7f2      	b.n	8008a30 <__sinit+0xc>
 8008a4a:	bf00      	nop
 8008a4c:	08008991 	.word	0x08008991
 8008a50:	20000614 	.word	0x20000614

08008a54 <_fwalk_sglue>:
 8008a54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a58:	4607      	mov	r7, r0
 8008a5a:	4688      	mov	r8, r1
 8008a5c:	4614      	mov	r4, r2
 8008a5e:	2600      	movs	r6, #0
 8008a60:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008a64:	f1b9 0901 	subs.w	r9, r9, #1
 8008a68:	d505      	bpl.n	8008a76 <_fwalk_sglue+0x22>
 8008a6a:	6824      	ldr	r4, [r4, #0]
 8008a6c:	2c00      	cmp	r4, #0
 8008a6e:	d1f7      	bne.n	8008a60 <_fwalk_sglue+0xc>
 8008a70:	4630      	mov	r0, r6
 8008a72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a76:	89ab      	ldrh	r3, [r5, #12]
 8008a78:	2b01      	cmp	r3, #1
 8008a7a:	d907      	bls.n	8008a8c <_fwalk_sglue+0x38>
 8008a7c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008a80:	3301      	adds	r3, #1
 8008a82:	d003      	beq.n	8008a8c <_fwalk_sglue+0x38>
 8008a84:	4629      	mov	r1, r5
 8008a86:	4638      	mov	r0, r7
 8008a88:	47c0      	blx	r8
 8008a8a:	4306      	orrs	r6, r0
 8008a8c:	3568      	adds	r5, #104	@ 0x68
 8008a8e:	e7e9      	b.n	8008a64 <_fwalk_sglue+0x10>

08008a90 <sniprintf>:
 8008a90:	b40c      	push	{r2, r3}
 8008a92:	b530      	push	{r4, r5, lr}
 8008a94:	4b18      	ldr	r3, [pc, #96]	@ (8008af8 <sniprintf+0x68>)
 8008a96:	1e0c      	subs	r4, r1, #0
 8008a98:	681d      	ldr	r5, [r3, #0]
 8008a9a:	b09d      	sub	sp, #116	@ 0x74
 8008a9c:	da08      	bge.n	8008ab0 <sniprintf+0x20>
 8008a9e:	238b      	movs	r3, #139	@ 0x8b
 8008aa0:	602b      	str	r3, [r5, #0]
 8008aa2:	f04f 30ff 	mov.w	r0, #4294967295
 8008aa6:	b01d      	add	sp, #116	@ 0x74
 8008aa8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008aac:	b002      	add	sp, #8
 8008aae:	4770      	bx	lr
 8008ab0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008ab4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008ab8:	f04f 0300 	mov.w	r3, #0
 8008abc:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008abe:	bf14      	ite	ne
 8008ac0:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008ac4:	4623      	moveq	r3, r4
 8008ac6:	9304      	str	r3, [sp, #16]
 8008ac8:	9307      	str	r3, [sp, #28]
 8008aca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008ace:	9002      	str	r0, [sp, #8]
 8008ad0:	9006      	str	r0, [sp, #24]
 8008ad2:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008ad6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008ad8:	ab21      	add	r3, sp, #132	@ 0x84
 8008ada:	a902      	add	r1, sp, #8
 8008adc:	4628      	mov	r0, r5
 8008ade:	9301      	str	r3, [sp, #4]
 8008ae0:	f001 fc20 	bl	800a324 <_svfiprintf_r>
 8008ae4:	1c43      	adds	r3, r0, #1
 8008ae6:	bfbc      	itt	lt
 8008ae8:	238b      	movlt	r3, #139	@ 0x8b
 8008aea:	602b      	strlt	r3, [r5, #0]
 8008aec:	2c00      	cmp	r4, #0
 8008aee:	d0da      	beq.n	8008aa6 <sniprintf+0x16>
 8008af0:	9b02      	ldr	r3, [sp, #8]
 8008af2:	2200      	movs	r2, #0
 8008af4:	701a      	strb	r2, [r3, #0]
 8008af6:	e7d6      	b.n	8008aa6 <sniprintf+0x16>
 8008af8:	2000001c 	.word	0x2000001c

08008afc <siprintf>:
 8008afc:	b40e      	push	{r1, r2, r3}
 8008afe:	b510      	push	{r4, lr}
 8008b00:	b09d      	sub	sp, #116	@ 0x74
 8008b02:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008b04:	9002      	str	r0, [sp, #8]
 8008b06:	9006      	str	r0, [sp, #24]
 8008b08:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008b0c:	480a      	ldr	r0, [pc, #40]	@ (8008b38 <siprintf+0x3c>)
 8008b0e:	9107      	str	r1, [sp, #28]
 8008b10:	9104      	str	r1, [sp, #16]
 8008b12:	490a      	ldr	r1, [pc, #40]	@ (8008b3c <siprintf+0x40>)
 8008b14:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b18:	9105      	str	r1, [sp, #20]
 8008b1a:	2400      	movs	r4, #0
 8008b1c:	a902      	add	r1, sp, #8
 8008b1e:	6800      	ldr	r0, [r0, #0]
 8008b20:	9301      	str	r3, [sp, #4]
 8008b22:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008b24:	f001 fbfe 	bl	800a324 <_svfiprintf_r>
 8008b28:	9b02      	ldr	r3, [sp, #8]
 8008b2a:	701c      	strb	r4, [r3, #0]
 8008b2c:	b01d      	add	sp, #116	@ 0x74
 8008b2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b32:	b003      	add	sp, #12
 8008b34:	4770      	bx	lr
 8008b36:	bf00      	nop
 8008b38:	2000001c 	.word	0x2000001c
 8008b3c:	ffff0208 	.word	0xffff0208

08008b40 <__sread>:
 8008b40:	b510      	push	{r4, lr}
 8008b42:	460c      	mov	r4, r1
 8008b44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b48:	f000 f86c 	bl	8008c24 <_read_r>
 8008b4c:	2800      	cmp	r0, #0
 8008b4e:	bfab      	itete	ge
 8008b50:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008b52:	89a3      	ldrhlt	r3, [r4, #12]
 8008b54:	181b      	addge	r3, r3, r0
 8008b56:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008b5a:	bfac      	ite	ge
 8008b5c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008b5e:	81a3      	strhlt	r3, [r4, #12]
 8008b60:	bd10      	pop	{r4, pc}

08008b62 <__swrite>:
 8008b62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b66:	461f      	mov	r7, r3
 8008b68:	898b      	ldrh	r3, [r1, #12]
 8008b6a:	05db      	lsls	r3, r3, #23
 8008b6c:	4605      	mov	r5, r0
 8008b6e:	460c      	mov	r4, r1
 8008b70:	4616      	mov	r6, r2
 8008b72:	d505      	bpl.n	8008b80 <__swrite+0x1e>
 8008b74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b78:	2302      	movs	r3, #2
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	f000 f840 	bl	8008c00 <_lseek_r>
 8008b80:	89a3      	ldrh	r3, [r4, #12]
 8008b82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b86:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008b8a:	81a3      	strh	r3, [r4, #12]
 8008b8c:	4632      	mov	r2, r6
 8008b8e:	463b      	mov	r3, r7
 8008b90:	4628      	mov	r0, r5
 8008b92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b96:	f000 b857 	b.w	8008c48 <_write_r>

08008b9a <__sseek>:
 8008b9a:	b510      	push	{r4, lr}
 8008b9c:	460c      	mov	r4, r1
 8008b9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ba2:	f000 f82d 	bl	8008c00 <_lseek_r>
 8008ba6:	1c43      	adds	r3, r0, #1
 8008ba8:	89a3      	ldrh	r3, [r4, #12]
 8008baa:	bf15      	itete	ne
 8008bac:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008bae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008bb2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008bb6:	81a3      	strheq	r3, [r4, #12]
 8008bb8:	bf18      	it	ne
 8008bba:	81a3      	strhne	r3, [r4, #12]
 8008bbc:	bd10      	pop	{r4, pc}

08008bbe <__sclose>:
 8008bbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bc2:	f000 b80d 	b.w	8008be0 <_close_r>

08008bc6 <memset>:
 8008bc6:	4402      	add	r2, r0
 8008bc8:	4603      	mov	r3, r0
 8008bca:	4293      	cmp	r3, r2
 8008bcc:	d100      	bne.n	8008bd0 <memset+0xa>
 8008bce:	4770      	bx	lr
 8008bd0:	f803 1b01 	strb.w	r1, [r3], #1
 8008bd4:	e7f9      	b.n	8008bca <memset+0x4>
	...

08008bd8 <_localeconv_r>:
 8008bd8:	4800      	ldr	r0, [pc, #0]	@ (8008bdc <_localeconv_r+0x4>)
 8008bda:	4770      	bx	lr
 8008bdc:	2000015c 	.word	0x2000015c

08008be0 <_close_r>:
 8008be0:	b538      	push	{r3, r4, r5, lr}
 8008be2:	4d06      	ldr	r5, [pc, #24]	@ (8008bfc <_close_r+0x1c>)
 8008be4:	2300      	movs	r3, #0
 8008be6:	4604      	mov	r4, r0
 8008be8:	4608      	mov	r0, r1
 8008bea:	602b      	str	r3, [r5, #0]
 8008bec:	f7fb fb2a 	bl	8004244 <_close>
 8008bf0:	1c43      	adds	r3, r0, #1
 8008bf2:	d102      	bne.n	8008bfa <_close_r+0x1a>
 8008bf4:	682b      	ldr	r3, [r5, #0]
 8008bf6:	b103      	cbz	r3, 8008bfa <_close_r+0x1a>
 8008bf8:	6023      	str	r3, [r4, #0]
 8008bfa:	bd38      	pop	{r3, r4, r5, pc}
 8008bfc:	20000618 	.word	0x20000618

08008c00 <_lseek_r>:
 8008c00:	b538      	push	{r3, r4, r5, lr}
 8008c02:	4d07      	ldr	r5, [pc, #28]	@ (8008c20 <_lseek_r+0x20>)
 8008c04:	4604      	mov	r4, r0
 8008c06:	4608      	mov	r0, r1
 8008c08:	4611      	mov	r1, r2
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	602a      	str	r2, [r5, #0]
 8008c0e:	461a      	mov	r2, r3
 8008c10:	f7fb fb3f 	bl	8004292 <_lseek>
 8008c14:	1c43      	adds	r3, r0, #1
 8008c16:	d102      	bne.n	8008c1e <_lseek_r+0x1e>
 8008c18:	682b      	ldr	r3, [r5, #0]
 8008c1a:	b103      	cbz	r3, 8008c1e <_lseek_r+0x1e>
 8008c1c:	6023      	str	r3, [r4, #0]
 8008c1e:	bd38      	pop	{r3, r4, r5, pc}
 8008c20:	20000618 	.word	0x20000618

08008c24 <_read_r>:
 8008c24:	b538      	push	{r3, r4, r5, lr}
 8008c26:	4d07      	ldr	r5, [pc, #28]	@ (8008c44 <_read_r+0x20>)
 8008c28:	4604      	mov	r4, r0
 8008c2a:	4608      	mov	r0, r1
 8008c2c:	4611      	mov	r1, r2
 8008c2e:	2200      	movs	r2, #0
 8008c30:	602a      	str	r2, [r5, #0]
 8008c32:	461a      	mov	r2, r3
 8008c34:	f7fb facd 	bl	80041d2 <_read>
 8008c38:	1c43      	adds	r3, r0, #1
 8008c3a:	d102      	bne.n	8008c42 <_read_r+0x1e>
 8008c3c:	682b      	ldr	r3, [r5, #0]
 8008c3e:	b103      	cbz	r3, 8008c42 <_read_r+0x1e>
 8008c40:	6023      	str	r3, [r4, #0]
 8008c42:	bd38      	pop	{r3, r4, r5, pc}
 8008c44:	20000618 	.word	0x20000618

08008c48 <_write_r>:
 8008c48:	b538      	push	{r3, r4, r5, lr}
 8008c4a:	4d07      	ldr	r5, [pc, #28]	@ (8008c68 <_write_r+0x20>)
 8008c4c:	4604      	mov	r4, r0
 8008c4e:	4608      	mov	r0, r1
 8008c50:	4611      	mov	r1, r2
 8008c52:	2200      	movs	r2, #0
 8008c54:	602a      	str	r2, [r5, #0]
 8008c56:	461a      	mov	r2, r3
 8008c58:	f7fb fad8 	bl	800420c <_write>
 8008c5c:	1c43      	adds	r3, r0, #1
 8008c5e:	d102      	bne.n	8008c66 <_write_r+0x1e>
 8008c60:	682b      	ldr	r3, [r5, #0]
 8008c62:	b103      	cbz	r3, 8008c66 <_write_r+0x1e>
 8008c64:	6023      	str	r3, [r4, #0]
 8008c66:	bd38      	pop	{r3, r4, r5, pc}
 8008c68:	20000618 	.word	0x20000618

08008c6c <__errno>:
 8008c6c:	4b01      	ldr	r3, [pc, #4]	@ (8008c74 <__errno+0x8>)
 8008c6e:	6818      	ldr	r0, [r3, #0]
 8008c70:	4770      	bx	lr
 8008c72:	bf00      	nop
 8008c74:	2000001c 	.word	0x2000001c

08008c78 <__libc_init_array>:
 8008c78:	b570      	push	{r4, r5, r6, lr}
 8008c7a:	4d0d      	ldr	r5, [pc, #52]	@ (8008cb0 <__libc_init_array+0x38>)
 8008c7c:	4c0d      	ldr	r4, [pc, #52]	@ (8008cb4 <__libc_init_array+0x3c>)
 8008c7e:	1b64      	subs	r4, r4, r5
 8008c80:	10a4      	asrs	r4, r4, #2
 8008c82:	2600      	movs	r6, #0
 8008c84:	42a6      	cmp	r6, r4
 8008c86:	d109      	bne.n	8008c9c <__libc_init_array+0x24>
 8008c88:	4d0b      	ldr	r5, [pc, #44]	@ (8008cb8 <__libc_init_array+0x40>)
 8008c8a:	4c0c      	ldr	r4, [pc, #48]	@ (8008cbc <__libc_init_array+0x44>)
 8008c8c:	f002 f868 	bl	800ad60 <_init>
 8008c90:	1b64      	subs	r4, r4, r5
 8008c92:	10a4      	asrs	r4, r4, #2
 8008c94:	2600      	movs	r6, #0
 8008c96:	42a6      	cmp	r6, r4
 8008c98:	d105      	bne.n	8008ca6 <__libc_init_array+0x2e>
 8008c9a:	bd70      	pop	{r4, r5, r6, pc}
 8008c9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ca0:	4798      	blx	r3
 8008ca2:	3601      	adds	r6, #1
 8008ca4:	e7ee      	b.n	8008c84 <__libc_init_array+0xc>
 8008ca6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008caa:	4798      	blx	r3
 8008cac:	3601      	adds	r6, #1
 8008cae:	e7f2      	b.n	8008c96 <__libc_init_array+0x1e>
 8008cb0:	0800c37c 	.word	0x0800c37c
 8008cb4:	0800c37c 	.word	0x0800c37c
 8008cb8:	0800c37c 	.word	0x0800c37c
 8008cbc:	0800c380 	.word	0x0800c380

08008cc0 <__retarget_lock_init_recursive>:
 8008cc0:	4770      	bx	lr

08008cc2 <__retarget_lock_acquire_recursive>:
 8008cc2:	4770      	bx	lr

08008cc4 <__retarget_lock_release_recursive>:
 8008cc4:	4770      	bx	lr

08008cc6 <quorem>:
 8008cc6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cca:	6903      	ldr	r3, [r0, #16]
 8008ccc:	690c      	ldr	r4, [r1, #16]
 8008cce:	42a3      	cmp	r3, r4
 8008cd0:	4607      	mov	r7, r0
 8008cd2:	db7e      	blt.n	8008dd2 <quorem+0x10c>
 8008cd4:	3c01      	subs	r4, #1
 8008cd6:	f101 0814 	add.w	r8, r1, #20
 8008cda:	00a3      	lsls	r3, r4, #2
 8008cdc:	f100 0514 	add.w	r5, r0, #20
 8008ce0:	9300      	str	r3, [sp, #0]
 8008ce2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008ce6:	9301      	str	r3, [sp, #4]
 8008ce8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008cec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008cf0:	3301      	adds	r3, #1
 8008cf2:	429a      	cmp	r2, r3
 8008cf4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008cf8:	fbb2 f6f3 	udiv	r6, r2, r3
 8008cfc:	d32e      	bcc.n	8008d5c <quorem+0x96>
 8008cfe:	f04f 0a00 	mov.w	sl, #0
 8008d02:	46c4      	mov	ip, r8
 8008d04:	46ae      	mov	lr, r5
 8008d06:	46d3      	mov	fp, sl
 8008d08:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008d0c:	b298      	uxth	r0, r3
 8008d0e:	fb06 a000 	mla	r0, r6, r0, sl
 8008d12:	0c02      	lsrs	r2, r0, #16
 8008d14:	0c1b      	lsrs	r3, r3, #16
 8008d16:	fb06 2303 	mla	r3, r6, r3, r2
 8008d1a:	f8de 2000 	ldr.w	r2, [lr]
 8008d1e:	b280      	uxth	r0, r0
 8008d20:	b292      	uxth	r2, r2
 8008d22:	1a12      	subs	r2, r2, r0
 8008d24:	445a      	add	r2, fp
 8008d26:	f8de 0000 	ldr.w	r0, [lr]
 8008d2a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008d2e:	b29b      	uxth	r3, r3
 8008d30:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008d34:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008d38:	b292      	uxth	r2, r2
 8008d3a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008d3e:	45e1      	cmp	r9, ip
 8008d40:	f84e 2b04 	str.w	r2, [lr], #4
 8008d44:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008d48:	d2de      	bcs.n	8008d08 <quorem+0x42>
 8008d4a:	9b00      	ldr	r3, [sp, #0]
 8008d4c:	58eb      	ldr	r3, [r5, r3]
 8008d4e:	b92b      	cbnz	r3, 8008d5c <quorem+0x96>
 8008d50:	9b01      	ldr	r3, [sp, #4]
 8008d52:	3b04      	subs	r3, #4
 8008d54:	429d      	cmp	r5, r3
 8008d56:	461a      	mov	r2, r3
 8008d58:	d32f      	bcc.n	8008dba <quorem+0xf4>
 8008d5a:	613c      	str	r4, [r7, #16]
 8008d5c:	4638      	mov	r0, r7
 8008d5e:	f001 f97d 	bl	800a05c <__mcmp>
 8008d62:	2800      	cmp	r0, #0
 8008d64:	db25      	blt.n	8008db2 <quorem+0xec>
 8008d66:	4629      	mov	r1, r5
 8008d68:	2000      	movs	r0, #0
 8008d6a:	f858 2b04 	ldr.w	r2, [r8], #4
 8008d6e:	f8d1 c000 	ldr.w	ip, [r1]
 8008d72:	fa1f fe82 	uxth.w	lr, r2
 8008d76:	fa1f f38c 	uxth.w	r3, ip
 8008d7a:	eba3 030e 	sub.w	r3, r3, lr
 8008d7e:	4403      	add	r3, r0
 8008d80:	0c12      	lsrs	r2, r2, #16
 8008d82:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008d86:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008d8a:	b29b      	uxth	r3, r3
 8008d8c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d90:	45c1      	cmp	r9, r8
 8008d92:	f841 3b04 	str.w	r3, [r1], #4
 8008d96:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008d9a:	d2e6      	bcs.n	8008d6a <quorem+0xa4>
 8008d9c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008da0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008da4:	b922      	cbnz	r2, 8008db0 <quorem+0xea>
 8008da6:	3b04      	subs	r3, #4
 8008da8:	429d      	cmp	r5, r3
 8008daa:	461a      	mov	r2, r3
 8008dac:	d30b      	bcc.n	8008dc6 <quorem+0x100>
 8008dae:	613c      	str	r4, [r7, #16]
 8008db0:	3601      	adds	r6, #1
 8008db2:	4630      	mov	r0, r6
 8008db4:	b003      	add	sp, #12
 8008db6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dba:	6812      	ldr	r2, [r2, #0]
 8008dbc:	3b04      	subs	r3, #4
 8008dbe:	2a00      	cmp	r2, #0
 8008dc0:	d1cb      	bne.n	8008d5a <quorem+0x94>
 8008dc2:	3c01      	subs	r4, #1
 8008dc4:	e7c6      	b.n	8008d54 <quorem+0x8e>
 8008dc6:	6812      	ldr	r2, [r2, #0]
 8008dc8:	3b04      	subs	r3, #4
 8008dca:	2a00      	cmp	r2, #0
 8008dcc:	d1ef      	bne.n	8008dae <quorem+0xe8>
 8008dce:	3c01      	subs	r4, #1
 8008dd0:	e7ea      	b.n	8008da8 <quorem+0xe2>
 8008dd2:	2000      	movs	r0, #0
 8008dd4:	e7ee      	b.n	8008db4 <quorem+0xee>
	...

08008dd8 <_dtoa_r>:
 8008dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ddc:	69c7      	ldr	r7, [r0, #28]
 8008dde:	b097      	sub	sp, #92	@ 0x5c
 8008de0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008de4:	ec55 4b10 	vmov	r4, r5, d0
 8008de8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008dea:	9107      	str	r1, [sp, #28]
 8008dec:	4681      	mov	r9, r0
 8008dee:	920c      	str	r2, [sp, #48]	@ 0x30
 8008df0:	9311      	str	r3, [sp, #68]	@ 0x44
 8008df2:	b97f      	cbnz	r7, 8008e14 <_dtoa_r+0x3c>
 8008df4:	2010      	movs	r0, #16
 8008df6:	f000 fe09 	bl	8009a0c <malloc>
 8008dfa:	4602      	mov	r2, r0
 8008dfc:	f8c9 001c 	str.w	r0, [r9, #28]
 8008e00:	b920      	cbnz	r0, 8008e0c <_dtoa_r+0x34>
 8008e02:	4ba9      	ldr	r3, [pc, #676]	@ (80090a8 <_dtoa_r+0x2d0>)
 8008e04:	21ef      	movs	r1, #239	@ 0xef
 8008e06:	48a9      	ldr	r0, [pc, #676]	@ (80090ac <_dtoa_r+0x2d4>)
 8008e08:	f001 fc6c 	bl	800a6e4 <__assert_func>
 8008e0c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008e10:	6007      	str	r7, [r0, #0]
 8008e12:	60c7      	str	r7, [r0, #12]
 8008e14:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008e18:	6819      	ldr	r1, [r3, #0]
 8008e1a:	b159      	cbz	r1, 8008e34 <_dtoa_r+0x5c>
 8008e1c:	685a      	ldr	r2, [r3, #4]
 8008e1e:	604a      	str	r2, [r1, #4]
 8008e20:	2301      	movs	r3, #1
 8008e22:	4093      	lsls	r3, r2
 8008e24:	608b      	str	r3, [r1, #8]
 8008e26:	4648      	mov	r0, r9
 8008e28:	f000 fee6 	bl	8009bf8 <_Bfree>
 8008e2c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008e30:	2200      	movs	r2, #0
 8008e32:	601a      	str	r2, [r3, #0]
 8008e34:	1e2b      	subs	r3, r5, #0
 8008e36:	bfb9      	ittee	lt
 8008e38:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008e3c:	9305      	strlt	r3, [sp, #20]
 8008e3e:	2300      	movge	r3, #0
 8008e40:	6033      	strge	r3, [r6, #0]
 8008e42:	9f05      	ldr	r7, [sp, #20]
 8008e44:	4b9a      	ldr	r3, [pc, #616]	@ (80090b0 <_dtoa_r+0x2d8>)
 8008e46:	bfbc      	itt	lt
 8008e48:	2201      	movlt	r2, #1
 8008e4a:	6032      	strlt	r2, [r6, #0]
 8008e4c:	43bb      	bics	r3, r7
 8008e4e:	d112      	bne.n	8008e76 <_dtoa_r+0x9e>
 8008e50:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008e52:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008e56:	6013      	str	r3, [r2, #0]
 8008e58:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008e5c:	4323      	orrs	r3, r4
 8008e5e:	f000 855a 	beq.w	8009916 <_dtoa_r+0xb3e>
 8008e62:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008e64:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80090c4 <_dtoa_r+0x2ec>
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	f000 855c 	beq.w	8009926 <_dtoa_r+0xb4e>
 8008e6e:	f10a 0303 	add.w	r3, sl, #3
 8008e72:	f000 bd56 	b.w	8009922 <_dtoa_r+0xb4a>
 8008e76:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	ec51 0b17 	vmov	r0, r1, d7
 8008e80:	2300      	movs	r3, #0
 8008e82:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008e86:	f7f7 fe1f 	bl	8000ac8 <__aeabi_dcmpeq>
 8008e8a:	4680      	mov	r8, r0
 8008e8c:	b158      	cbz	r0, 8008ea6 <_dtoa_r+0xce>
 8008e8e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008e90:	2301      	movs	r3, #1
 8008e92:	6013      	str	r3, [r2, #0]
 8008e94:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008e96:	b113      	cbz	r3, 8008e9e <_dtoa_r+0xc6>
 8008e98:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008e9a:	4b86      	ldr	r3, [pc, #536]	@ (80090b4 <_dtoa_r+0x2dc>)
 8008e9c:	6013      	str	r3, [r2, #0]
 8008e9e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80090c8 <_dtoa_r+0x2f0>
 8008ea2:	f000 bd40 	b.w	8009926 <_dtoa_r+0xb4e>
 8008ea6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008eaa:	aa14      	add	r2, sp, #80	@ 0x50
 8008eac:	a915      	add	r1, sp, #84	@ 0x54
 8008eae:	4648      	mov	r0, r9
 8008eb0:	f001 f984 	bl	800a1bc <__d2b>
 8008eb4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008eb8:	9002      	str	r0, [sp, #8]
 8008eba:	2e00      	cmp	r6, #0
 8008ebc:	d078      	beq.n	8008fb0 <_dtoa_r+0x1d8>
 8008ebe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ec0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008ec4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008ec8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008ecc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008ed0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008ed4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008ed8:	4619      	mov	r1, r3
 8008eda:	2200      	movs	r2, #0
 8008edc:	4b76      	ldr	r3, [pc, #472]	@ (80090b8 <_dtoa_r+0x2e0>)
 8008ede:	f7f7 f9d3 	bl	8000288 <__aeabi_dsub>
 8008ee2:	a36b      	add	r3, pc, #428	@ (adr r3, 8009090 <_dtoa_r+0x2b8>)
 8008ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ee8:	f7f7 fb86 	bl	80005f8 <__aeabi_dmul>
 8008eec:	a36a      	add	r3, pc, #424	@ (adr r3, 8009098 <_dtoa_r+0x2c0>)
 8008eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ef2:	f7f7 f9cb 	bl	800028c <__adddf3>
 8008ef6:	4604      	mov	r4, r0
 8008ef8:	4630      	mov	r0, r6
 8008efa:	460d      	mov	r5, r1
 8008efc:	f7f7 fb12 	bl	8000524 <__aeabi_i2d>
 8008f00:	a367      	add	r3, pc, #412	@ (adr r3, 80090a0 <_dtoa_r+0x2c8>)
 8008f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f06:	f7f7 fb77 	bl	80005f8 <__aeabi_dmul>
 8008f0a:	4602      	mov	r2, r0
 8008f0c:	460b      	mov	r3, r1
 8008f0e:	4620      	mov	r0, r4
 8008f10:	4629      	mov	r1, r5
 8008f12:	f7f7 f9bb 	bl	800028c <__adddf3>
 8008f16:	4604      	mov	r4, r0
 8008f18:	460d      	mov	r5, r1
 8008f1a:	f7f7 fe1d 	bl	8000b58 <__aeabi_d2iz>
 8008f1e:	2200      	movs	r2, #0
 8008f20:	4607      	mov	r7, r0
 8008f22:	2300      	movs	r3, #0
 8008f24:	4620      	mov	r0, r4
 8008f26:	4629      	mov	r1, r5
 8008f28:	f7f7 fdd8 	bl	8000adc <__aeabi_dcmplt>
 8008f2c:	b140      	cbz	r0, 8008f40 <_dtoa_r+0x168>
 8008f2e:	4638      	mov	r0, r7
 8008f30:	f7f7 faf8 	bl	8000524 <__aeabi_i2d>
 8008f34:	4622      	mov	r2, r4
 8008f36:	462b      	mov	r3, r5
 8008f38:	f7f7 fdc6 	bl	8000ac8 <__aeabi_dcmpeq>
 8008f3c:	b900      	cbnz	r0, 8008f40 <_dtoa_r+0x168>
 8008f3e:	3f01      	subs	r7, #1
 8008f40:	2f16      	cmp	r7, #22
 8008f42:	d852      	bhi.n	8008fea <_dtoa_r+0x212>
 8008f44:	4b5d      	ldr	r3, [pc, #372]	@ (80090bc <_dtoa_r+0x2e4>)
 8008f46:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f4e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008f52:	f7f7 fdc3 	bl	8000adc <__aeabi_dcmplt>
 8008f56:	2800      	cmp	r0, #0
 8008f58:	d049      	beq.n	8008fee <_dtoa_r+0x216>
 8008f5a:	3f01      	subs	r7, #1
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008f60:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008f62:	1b9b      	subs	r3, r3, r6
 8008f64:	1e5a      	subs	r2, r3, #1
 8008f66:	bf45      	ittet	mi
 8008f68:	f1c3 0301 	rsbmi	r3, r3, #1
 8008f6c:	9300      	strmi	r3, [sp, #0]
 8008f6e:	2300      	movpl	r3, #0
 8008f70:	2300      	movmi	r3, #0
 8008f72:	9206      	str	r2, [sp, #24]
 8008f74:	bf54      	ite	pl
 8008f76:	9300      	strpl	r3, [sp, #0]
 8008f78:	9306      	strmi	r3, [sp, #24]
 8008f7a:	2f00      	cmp	r7, #0
 8008f7c:	db39      	blt.n	8008ff2 <_dtoa_r+0x21a>
 8008f7e:	9b06      	ldr	r3, [sp, #24]
 8008f80:	970d      	str	r7, [sp, #52]	@ 0x34
 8008f82:	443b      	add	r3, r7
 8008f84:	9306      	str	r3, [sp, #24]
 8008f86:	2300      	movs	r3, #0
 8008f88:	9308      	str	r3, [sp, #32]
 8008f8a:	9b07      	ldr	r3, [sp, #28]
 8008f8c:	2b09      	cmp	r3, #9
 8008f8e:	d863      	bhi.n	8009058 <_dtoa_r+0x280>
 8008f90:	2b05      	cmp	r3, #5
 8008f92:	bfc4      	itt	gt
 8008f94:	3b04      	subgt	r3, #4
 8008f96:	9307      	strgt	r3, [sp, #28]
 8008f98:	9b07      	ldr	r3, [sp, #28]
 8008f9a:	f1a3 0302 	sub.w	r3, r3, #2
 8008f9e:	bfcc      	ite	gt
 8008fa0:	2400      	movgt	r4, #0
 8008fa2:	2401      	movle	r4, #1
 8008fa4:	2b03      	cmp	r3, #3
 8008fa6:	d863      	bhi.n	8009070 <_dtoa_r+0x298>
 8008fa8:	e8df f003 	tbb	[pc, r3]
 8008fac:	2b375452 	.word	0x2b375452
 8008fb0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008fb4:	441e      	add	r6, r3
 8008fb6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008fba:	2b20      	cmp	r3, #32
 8008fbc:	bfc1      	itttt	gt
 8008fbe:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008fc2:	409f      	lslgt	r7, r3
 8008fc4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008fc8:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008fcc:	bfd6      	itet	le
 8008fce:	f1c3 0320 	rsble	r3, r3, #32
 8008fd2:	ea47 0003 	orrgt.w	r0, r7, r3
 8008fd6:	fa04 f003 	lslle.w	r0, r4, r3
 8008fda:	f7f7 fa93 	bl	8000504 <__aeabi_ui2d>
 8008fde:	2201      	movs	r2, #1
 8008fe0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008fe4:	3e01      	subs	r6, #1
 8008fe6:	9212      	str	r2, [sp, #72]	@ 0x48
 8008fe8:	e776      	b.n	8008ed8 <_dtoa_r+0x100>
 8008fea:	2301      	movs	r3, #1
 8008fec:	e7b7      	b.n	8008f5e <_dtoa_r+0x186>
 8008fee:	9010      	str	r0, [sp, #64]	@ 0x40
 8008ff0:	e7b6      	b.n	8008f60 <_dtoa_r+0x188>
 8008ff2:	9b00      	ldr	r3, [sp, #0]
 8008ff4:	1bdb      	subs	r3, r3, r7
 8008ff6:	9300      	str	r3, [sp, #0]
 8008ff8:	427b      	negs	r3, r7
 8008ffa:	9308      	str	r3, [sp, #32]
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	930d      	str	r3, [sp, #52]	@ 0x34
 8009000:	e7c3      	b.n	8008f8a <_dtoa_r+0x1b2>
 8009002:	2301      	movs	r3, #1
 8009004:	9309      	str	r3, [sp, #36]	@ 0x24
 8009006:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009008:	eb07 0b03 	add.w	fp, r7, r3
 800900c:	f10b 0301 	add.w	r3, fp, #1
 8009010:	2b01      	cmp	r3, #1
 8009012:	9303      	str	r3, [sp, #12]
 8009014:	bfb8      	it	lt
 8009016:	2301      	movlt	r3, #1
 8009018:	e006      	b.n	8009028 <_dtoa_r+0x250>
 800901a:	2301      	movs	r3, #1
 800901c:	9309      	str	r3, [sp, #36]	@ 0x24
 800901e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009020:	2b00      	cmp	r3, #0
 8009022:	dd28      	ble.n	8009076 <_dtoa_r+0x29e>
 8009024:	469b      	mov	fp, r3
 8009026:	9303      	str	r3, [sp, #12]
 8009028:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800902c:	2100      	movs	r1, #0
 800902e:	2204      	movs	r2, #4
 8009030:	f102 0514 	add.w	r5, r2, #20
 8009034:	429d      	cmp	r5, r3
 8009036:	d926      	bls.n	8009086 <_dtoa_r+0x2ae>
 8009038:	6041      	str	r1, [r0, #4]
 800903a:	4648      	mov	r0, r9
 800903c:	f000 fd9c 	bl	8009b78 <_Balloc>
 8009040:	4682      	mov	sl, r0
 8009042:	2800      	cmp	r0, #0
 8009044:	d142      	bne.n	80090cc <_dtoa_r+0x2f4>
 8009046:	4b1e      	ldr	r3, [pc, #120]	@ (80090c0 <_dtoa_r+0x2e8>)
 8009048:	4602      	mov	r2, r0
 800904a:	f240 11af 	movw	r1, #431	@ 0x1af
 800904e:	e6da      	b.n	8008e06 <_dtoa_r+0x2e>
 8009050:	2300      	movs	r3, #0
 8009052:	e7e3      	b.n	800901c <_dtoa_r+0x244>
 8009054:	2300      	movs	r3, #0
 8009056:	e7d5      	b.n	8009004 <_dtoa_r+0x22c>
 8009058:	2401      	movs	r4, #1
 800905a:	2300      	movs	r3, #0
 800905c:	9307      	str	r3, [sp, #28]
 800905e:	9409      	str	r4, [sp, #36]	@ 0x24
 8009060:	f04f 3bff 	mov.w	fp, #4294967295
 8009064:	2200      	movs	r2, #0
 8009066:	f8cd b00c 	str.w	fp, [sp, #12]
 800906a:	2312      	movs	r3, #18
 800906c:	920c      	str	r2, [sp, #48]	@ 0x30
 800906e:	e7db      	b.n	8009028 <_dtoa_r+0x250>
 8009070:	2301      	movs	r3, #1
 8009072:	9309      	str	r3, [sp, #36]	@ 0x24
 8009074:	e7f4      	b.n	8009060 <_dtoa_r+0x288>
 8009076:	f04f 0b01 	mov.w	fp, #1
 800907a:	f8cd b00c 	str.w	fp, [sp, #12]
 800907e:	465b      	mov	r3, fp
 8009080:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009084:	e7d0      	b.n	8009028 <_dtoa_r+0x250>
 8009086:	3101      	adds	r1, #1
 8009088:	0052      	lsls	r2, r2, #1
 800908a:	e7d1      	b.n	8009030 <_dtoa_r+0x258>
 800908c:	f3af 8000 	nop.w
 8009090:	636f4361 	.word	0x636f4361
 8009094:	3fd287a7 	.word	0x3fd287a7
 8009098:	8b60c8b3 	.word	0x8b60c8b3
 800909c:	3fc68a28 	.word	0x3fc68a28
 80090a0:	509f79fb 	.word	0x509f79fb
 80090a4:	3fd34413 	.word	0x3fd34413
 80090a8:	0800c03d 	.word	0x0800c03d
 80090ac:	0800c054 	.word	0x0800c054
 80090b0:	7ff00000 	.word	0x7ff00000
 80090b4:	0800c00d 	.word	0x0800c00d
 80090b8:	3ff80000 	.word	0x3ff80000
 80090bc:	0800c1a8 	.word	0x0800c1a8
 80090c0:	0800c0ac 	.word	0x0800c0ac
 80090c4:	0800c039 	.word	0x0800c039
 80090c8:	0800c00c 	.word	0x0800c00c
 80090cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80090d0:	6018      	str	r0, [r3, #0]
 80090d2:	9b03      	ldr	r3, [sp, #12]
 80090d4:	2b0e      	cmp	r3, #14
 80090d6:	f200 80a1 	bhi.w	800921c <_dtoa_r+0x444>
 80090da:	2c00      	cmp	r4, #0
 80090dc:	f000 809e 	beq.w	800921c <_dtoa_r+0x444>
 80090e0:	2f00      	cmp	r7, #0
 80090e2:	dd33      	ble.n	800914c <_dtoa_r+0x374>
 80090e4:	4b9c      	ldr	r3, [pc, #624]	@ (8009358 <_dtoa_r+0x580>)
 80090e6:	f007 020f 	and.w	r2, r7, #15
 80090ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80090ee:	ed93 7b00 	vldr	d7, [r3]
 80090f2:	05f8      	lsls	r0, r7, #23
 80090f4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80090f8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80090fc:	d516      	bpl.n	800912c <_dtoa_r+0x354>
 80090fe:	4b97      	ldr	r3, [pc, #604]	@ (800935c <_dtoa_r+0x584>)
 8009100:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009104:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009108:	f7f7 fba0 	bl	800084c <__aeabi_ddiv>
 800910c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009110:	f004 040f 	and.w	r4, r4, #15
 8009114:	2603      	movs	r6, #3
 8009116:	4d91      	ldr	r5, [pc, #580]	@ (800935c <_dtoa_r+0x584>)
 8009118:	b954      	cbnz	r4, 8009130 <_dtoa_r+0x358>
 800911a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800911e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009122:	f7f7 fb93 	bl	800084c <__aeabi_ddiv>
 8009126:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800912a:	e028      	b.n	800917e <_dtoa_r+0x3a6>
 800912c:	2602      	movs	r6, #2
 800912e:	e7f2      	b.n	8009116 <_dtoa_r+0x33e>
 8009130:	07e1      	lsls	r1, r4, #31
 8009132:	d508      	bpl.n	8009146 <_dtoa_r+0x36e>
 8009134:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009138:	e9d5 2300 	ldrd	r2, r3, [r5]
 800913c:	f7f7 fa5c 	bl	80005f8 <__aeabi_dmul>
 8009140:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009144:	3601      	adds	r6, #1
 8009146:	1064      	asrs	r4, r4, #1
 8009148:	3508      	adds	r5, #8
 800914a:	e7e5      	b.n	8009118 <_dtoa_r+0x340>
 800914c:	f000 80af 	beq.w	80092ae <_dtoa_r+0x4d6>
 8009150:	427c      	negs	r4, r7
 8009152:	4b81      	ldr	r3, [pc, #516]	@ (8009358 <_dtoa_r+0x580>)
 8009154:	4d81      	ldr	r5, [pc, #516]	@ (800935c <_dtoa_r+0x584>)
 8009156:	f004 020f 	and.w	r2, r4, #15
 800915a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800915e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009162:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009166:	f7f7 fa47 	bl	80005f8 <__aeabi_dmul>
 800916a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800916e:	1124      	asrs	r4, r4, #4
 8009170:	2300      	movs	r3, #0
 8009172:	2602      	movs	r6, #2
 8009174:	2c00      	cmp	r4, #0
 8009176:	f040 808f 	bne.w	8009298 <_dtoa_r+0x4c0>
 800917a:	2b00      	cmp	r3, #0
 800917c:	d1d3      	bne.n	8009126 <_dtoa_r+0x34e>
 800917e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009180:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009184:	2b00      	cmp	r3, #0
 8009186:	f000 8094 	beq.w	80092b2 <_dtoa_r+0x4da>
 800918a:	4b75      	ldr	r3, [pc, #468]	@ (8009360 <_dtoa_r+0x588>)
 800918c:	2200      	movs	r2, #0
 800918e:	4620      	mov	r0, r4
 8009190:	4629      	mov	r1, r5
 8009192:	f7f7 fca3 	bl	8000adc <__aeabi_dcmplt>
 8009196:	2800      	cmp	r0, #0
 8009198:	f000 808b 	beq.w	80092b2 <_dtoa_r+0x4da>
 800919c:	9b03      	ldr	r3, [sp, #12]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	f000 8087 	beq.w	80092b2 <_dtoa_r+0x4da>
 80091a4:	f1bb 0f00 	cmp.w	fp, #0
 80091a8:	dd34      	ble.n	8009214 <_dtoa_r+0x43c>
 80091aa:	4620      	mov	r0, r4
 80091ac:	4b6d      	ldr	r3, [pc, #436]	@ (8009364 <_dtoa_r+0x58c>)
 80091ae:	2200      	movs	r2, #0
 80091b0:	4629      	mov	r1, r5
 80091b2:	f7f7 fa21 	bl	80005f8 <__aeabi_dmul>
 80091b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80091ba:	f107 38ff 	add.w	r8, r7, #4294967295
 80091be:	3601      	adds	r6, #1
 80091c0:	465c      	mov	r4, fp
 80091c2:	4630      	mov	r0, r6
 80091c4:	f7f7 f9ae 	bl	8000524 <__aeabi_i2d>
 80091c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80091cc:	f7f7 fa14 	bl	80005f8 <__aeabi_dmul>
 80091d0:	4b65      	ldr	r3, [pc, #404]	@ (8009368 <_dtoa_r+0x590>)
 80091d2:	2200      	movs	r2, #0
 80091d4:	f7f7 f85a 	bl	800028c <__adddf3>
 80091d8:	4605      	mov	r5, r0
 80091da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80091de:	2c00      	cmp	r4, #0
 80091e0:	d16a      	bne.n	80092b8 <_dtoa_r+0x4e0>
 80091e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80091e6:	4b61      	ldr	r3, [pc, #388]	@ (800936c <_dtoa_r+0x594>)
 80091e8:	2200      	movs	r2, #0
 80091ea:	f7f7 f84d 	bl	8000288 <__aeabi_dsub>
 80091ee:	4602      	mov	r2, r0
 80091f0:	460b      	mov	r3, r1
 80091f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80091f6:	462a      	mov	r2, r5
 80091f8:	4633      	mov	r3, r6
 80091fa:	f7f7 fc8d 	bl	8000b18 <__aeabi_dcmpgt>
 80091fe:	2800      	cmp	r0, #0
 8009200:	f040 8298 	bne.w	8009734 <_dtoa_r+0x95c>
 8009204:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009208:	462a      	mov	r2, r5
 800920a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800920e:	f7f7 fc65 	bl	8000adc <__aeabi_dcmplt>
 8009212:	bb38      	cbnz	r0, 8009264 <_dtoa_r+0x48c>
 8009214:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009218:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800921c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800921e:	2b00      	cmp	r3, #0
 8009220:	f2c0 8157 	blt.w	80094d2 <_dtoa_r+0x6fa>
 8009224:	2f0e      	cmp	r7, #14
 8009226:	f300 8154 	bgt.w	80094d2 <_dtoa_r+0x6fa>
 800922a:	4b4b      	ldr	r3, [pc, #300]	@ (8009358 <_dtoa_r+0x580>)
 800922c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009230:	ed93 7b00 	vldr	d7, [r3]
 8009234:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009236:	2b00      	cmp	r3, #0
 8009238:	ed8d 7b00 	vstr	d7, [sp]
 800923c:	f280 80e5 	bge.w	800940a <_dtoa_r+0x632>
 8009240:	9b03      	ldr	r3, [sp, #12]
 8009242:	2b00      	cmp	r3, #0
 8009244:	f300 80e1 	bgt.w	800940a <_dtoa_r+0x632>
 8009248:	d10c      	bne.n	8009264 <_dtoa_r+0x48c>
 800924a:	4b48      	ldr	r3, [pc, #288]	@ (800936c <_dtoa_r+0x594>)
 800924c:	2200      	movs	r2, #0
 800924e:	ec51 0b17 	vmov	r0, r1, d7
 8009252:	f7f7 f9d1 	bl	80005f8 <__aeabi_dmul>
 8009256:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800925a:	f7f7 fc53 	bl	8000b04 <__aeabi_dcmpge>
 800925e:	2800      	cmp	r0, #0
 8009260:	f000 8266 	beq.w	8009730 <_dtoa_r+0x958>
 8009264:	2400      	movs	r4, #0
 8009266:	4625      	mov	r5, r4
 8009268:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800926a:	4656      	mov	r6, sl
 800926c:	ea6f 0803 	mvn.w	r8, r3
 8009270:	2700      	movs	r7, #0
 8009272:	4621      	mov	r1, r4
 8009274:	4648      	mov	r0, r9
 8009276:	f000 fcbf 	bl	8009bf8 <_Bfree>
 800927a:	2d00      	cmp	r5, #0
 800927c:	f000 80bd 	beq.w	80093fa <_dtoa_r+0x622>
 8009280:	b12f      	cbz	r7, 800928e <_dtoa_r+0x4b6>
 8009282:	42af      	cmp	r7, r5
 8009284:	d003      	beq.n	800928e <_dtoa_r+0x4b6>
 8009286:	4639      	mov	r1, r7
 8009288:	4648      	mov	r0, r9
 800928a:	f000 fcb5 	bl	8009bf8 <_Bfree>
 800928e:	4629      	mov	r1, r5
 8009290:	4648      	mov	r0, r9
 8009292:	f000 fcb1 	bl	8009bf8 <_Bfree>
 8009296:	e0b0      	b.n	80093fa <_dtoa_r+0x622>
 8009298:	07e2      	lsls	r2, r4, #31
 800929a:	d505      	bpl.n	80092a8 <_dtoa_r+0x4d0>
 800929c:	e9d5 2300 	ldrd	r2, r3, [r5]
 80092a0:	f7f7 f9aa 	bl	80005f8 <__aeabi_dmul>
 80092a4:	3601      	adds	r6, #1
 80092a6:	2301      	movs	r3, #1
 80092a8:	1064      	asrs	r4, r4, #1
 80092aa:	3508      	adds	r5, #8
 80092ac:	e762      	b.n	8009174 <_dtoa_r+0x39c>
 80092ae:	2602      	movs	r6, #2
 80092b0:	e765      	b.n	800917e <_dtoa_r+0x3a6>
 80092b2:	9c03      	ldr	r4, [sp, #12]
 80092b4:	46b8      	mov	r8, r7
 80092b6:	e784      	b.n	80091c2 <_dtoa_r+0x3ea>
 80092b8:	4b27      	ldr	r3, [pc, #156]	@ (8009358 <_dtoa_r+0x580>)
 80092ba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80092bc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80092c0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80092c4:	4454      	add	r4, sl
 80092c6:	2900      	cmp	r1, #0
 80092c8:	d054      	beq.n	8009374 <_dtoa_r+0x59c>
 80092ca:	4929      	ldr	r1, [pc, #164]	@ (8009370 <_dtoa_r+0x598>)
 80092cc:	2000      	movs	r0, #0
 80092ce:	f7f7 fabd 	bl	800084c <__aeabi_ddiv>
 80092d2:	4633      	mov	r3, r6
 80092d4:	462a      	mov	r2, r5
 80092d6:	f7f6 ffd7 	bl	8000288 <__aeabi_dsub>
 80092da:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80092de:	4656      	mov	r6, sl
 80092e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80092e4:	f7f7 fc38 	bl	8000b58 <__aeabi_d2iz>
 80092e8:	4605      	mov	r5, r0
 80092ea:	f7f7 f91b 	bl	8000524 <__aeabi_i2d>
 80092ee:	4602      	mov	r2, r0
 80092f0:	460b      	mov	r3, r1
 80092f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80092f6:	f7f6 ffc7 	bl	8000288 <__aeabi_dsub>
 80092fa:	3530      	adds	r5, #48	@ 0x30
 80092fc:	4602      	mov	r2, r0
 80092fe:	460b      	mov	r3, r1
 8009300:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009304:	f806 5b01 	strb.w	r5, [r6], #1
 8009308:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800930c:	f7f7 fbe6 	bl	8000adc <__aeabi_dcmplt>
 8009310:	2800      	cmp	r0, #0
 8009312:	d172      	bne.n	80093fa <_dtoa_r+0x622>
 8009314:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009318:	4911      	ldr	r1, [pc, #68]	@ (8009360 <_dtoa_r+0x588>)
 800931a:	2000      	movs	r0, #0
 800931c:	f7f6 ffb4 	bl	8000288 <__aeabi_dsub>
 8009320:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009324:	f7f7 fbda 	bl	8000adc <__aeabi_dcmplt>
 8009328:	2800      	cmp	r0, #0
 800932a:	f040 80b4 	bne.w	8009496 <_dtoa_r+0x6be>
 800932e:	42a6      	cmp	r6, r4
 8009330:	f43f af70 	beq.w	8009214 <_dtoa_r+0x43c>
 8009334:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009338:	4b0a      	ldr	r3, [pc, #40]	@ (8009364 <_dtoa_r+0x58c>)
 800933a:	2200      	movs	r2, #0
 800933c:	f7f7 f95c 	bl	80005f8 <__aeabi_dmul>
 8009340:	4b08      	ldr	r3, [pc, #32]	@ (8009364 <_dtoa_r+0x58c>)
 8009342:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009346:	2200      	movs	r2, #0
 8009348:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800934c:	f7f7 f954 	bl	80005f8 <__aeabi_dmul>
 8009350:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009354:	e7c4      	b.n	80092e0 <_dtoa_r+0x508>
 8009356:	bf00      	nop
 8009358:	0800c1a8 	.word	0x0800c1a8
 800935c:	0800c180 	.word	0x0800c180
 8009360:	3ff00000 	.word	0x3ff00000
 8009364:	40240000 	.word	0x40240000
 8009368:	401c0000 	.word	0x401c0000
 800936c:	40140000 	.word	0x40140000
 8009370:	3fe00000 	.word	0x3fe00000
 8009374:	4631      	mov	r1, r6
 8009376:	4628      	mov	r0, r5
 8009378:	f7f7 f93e 	bl	80005f8 <__aeabi_dmul>
 800937c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009380:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009382:	4656      	mov	r6, sl
 8009384:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009388:	f7f7 fbe6 	bl	8000b58 <__aeabi_d2iz>
 800938c:	4605      	mov	r5, r0
 800938e:	f7f7 f8c9 	bl	8000524 <__aeabi_i2d>
 8009392:	4602      	mov	r2, r0
 8009394:	460b      	mov	r3, r1
 8009396:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800939a:	f7f6 ff75 	bl	8000288 <__aeabi_dsub>
 800939e:	3530      	adds	r5, #48	@ 0x30
 80093a0:	f806 5b01 	strb.w	r5, [r6], #1
 80093a4:	4602      	mov	r2, r0
 80093a6:	460b      	mov	r3, r1
 80093a8:	42a6      	cmp	r6, r4
 80093aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80093ae:	f04f 0200 	mov.w	r2, #0
 80093b2:	d124      	bne.n	80093fe <_dtoa_r+0x626>
 80093b4:	4baf      	ldr	r3, [pc, #700]	@ (8009674 <_dtoa_r+0x89c>)
 80093b6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80093ba:	f7f6 ff67 	bl	800028c <__adddf3>
 80093be:	4602      	mov	r2, r0
 80093c0:	460b      	mov	r3, r1
 80093c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093c6:	f7f7 fba7 	bl	8000b18 <__aeabi_dcmpgt>
 80093ca:	2800      	cmp	r0, #0
 80093cc:	d163      	bne.n	8009496 <_dtoa_r+0x6be>
 80093ce:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80093d2:	49a8      	ldr	r1, [pc, #672]	@ (8009674 <_dtoa_r+0x89c>)
 80093d4:	2000      	movs	r0, #0
 80093d6:	f7f6 ff57 	bl	8000288 <__aeabi_dsub>
 80093da:	4602      	mov	r2, r0
 80093dc:	460b      	mov	r3, r1
 80093de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093e2:	f7f7 fb7b 	bl	8000adc <__aeabi_dcmplt>
 80093e6:	2800      	cmp	r0, #0
 80093e8:	f43f af14 	beq.w	8009214 <_dtoa_r+0x43c>
 80093ec:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80093ee:	1e73      	subs	r3, r6, #1
 80093f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80093f2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80093f6:	2b30      	cmp	r3, #48	@ 0x30
 80093f8:	d0f8      	beq.n	80093ec <_dtoa_r+0x614>
 80093fa:	4647      	mov	r7, r8
 80093fc:	e03b      	b.n	8009476 <_dtoa_r+0x69e>
 80093fe:	4b9e      	ldr	r3, [pc, #632]	@ (8009678 <_dtoa_r+0x8a0>)
 8009400:	f7f7 f8fa 	bl	80005f8 <__aeabi_dmul>
 8009404:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009408:	e7bc      	b.n	8009384 <_dtoa_r+0x5ac>
 800940a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800940e:	4656      	mov	r6, sl
 8009410:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009414:	4620      	mov	r0, r4
 8009416:	4629      	mov	r1, r5
 8009418:	f7f7 fa18 	bl	800084c <__aeabi_ddiv>
 800941c:	f7f7 fb9c 	bl	8000b58 <__aeabi_d2iz>
 8009420:	4680      	mov	r8, r0
 8009422:	f7f7 f87f 	bl	8000524 <__aeabi_i2d>
 8009426:	e9dd 2300 	ldrd	r2, r3, [sp]
 800942a:	f7f7 f8e5 	bl	80005f8 <__aeabi_dmul>
 800942e:	4602      	mov	r2, r0
 8009430:	460b      	mov	r3, r1
 8009432:	4620      	mov	r0, r4
 8009434:	4629      	mov	r1, r5
 8009436:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800943a:	f7f6 ff25 	bl	8000288 <__aeabi_dsub>
 800943e:	f806 4b01 	strb.w	r4, [r6], #1
 8009442:	9d03      	ldr	r5, [sp, #12]
 8009444:	eba6 040a 	sub.w	r4, r6, sl
 8009448:	42a5      	cmp	r5, r4
 800944a:	4602      	mov	r2, r0
 800944c:	460b      	mov	r3, r1
 800944e:	d133      	bne.n	80094b8 <_dtoa_r+0x6e0>
 8009450:	f7f6 ff1c 	bl	800028c <__adddf3>
 8009454:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009458:	4604      	mov	r4, r0
 800945a:	460d      	mov	r5, r1
 800945c:	f7f7 fb5c 	bl	8000b18 <__aeabi_dcmpgt>
 8009460:	b9c0      	cbnz	r0, 8009494 <_dtoa_r+0x6bc>
 8009462:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009466:	4620      	mov	r0, r4
 8009468:	4629      	mov	r1, r5
 800946a:	f7f7 fb2d 	bl	8000ac8 <__aeabi_dcmpeq>
 800946e:	b110      	cbz	r0, 8009476 <_dtoa_r+0x69e>
 8009470:	f018 0f01 	tst.w	r8, #1
 8009474:	d10e      	bne.n	8009494 <_dtoa_r+0x6bc>
 8009476:	9902      	ldr	r1, [sp, #8]
 8009478:	4648      	mov	r0, r9
 800947a:	f000 fbbd 	bl	8009bf8 <_Bfree>
 800947e:	2300      	movs	r3, #0
 8009480:	7033      	strb	r3, [r6, #0]
 8009482:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009484:	3701      	adds	r7, #1
 8009486:	601f      	str	r7, [r3, #0]
 8009488:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800948a:	2b00      	cmp	r3, #0
 800948c:	f000 824b 	beq.w	8009926 <_dtoa_r+0xb4e>
 8009490:	601e      	str	r6, [r3, #0]
 8009492:	e248      	b.n	8009926 <_dtoa_r+0xb4e>
 8009494:	46b8      	mov	r8, r7
 8009496:	4633      	mov	r3, r6
 8009498:	461e      	mov	r6, r3
 800949a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800949e:	2a39      	cmp	r2, #57	@ 0x39
 80094a0:	d106      	bne.n	80094b0 <_dtoa_r+0x6d8>
 80094a2:	459a      	cmp	sl, r3
 80094a4:	d1f8      	bne.n	8009498 <_dtoa_r+0x6c0>
 80094a6:	2230      	movs	r2, #48	@ 0x30
 80094a8:	f108 0801 	add.w	r8, r8, #1
 80094ac:	f88a 2000 	strb.w	r2, [sl]
 80094b0:	781a      	ldrb	r2, [r3, #0]
 80094b2:	3201      	adds	r2, #1
 80094b4:	701a      	strb	r2, [r3, #0]
 80094b6:	e7a0      	b.n	80093fa <_dtoa_r+0x622>
 80094b8:	4b6f      	ldr	r3, [pc, #444]	@ (8009678 <_dtoa_r+0x8a0>)
 80094ba:	2200      	movs	r2, #0
 80094bc:	f7f7 f89c 	bl	80005f8 <__aeabi_dmul>
 80094c0:	2200      	movs	r2, #0
 80094c2:	2300      	movs	r3, #0
 80094c4:	4604      	mov	r4, r0
 80094c6:	460d      	mov	r5, r1
 80094c8:	f7f7 fafe 	bl	8000ac8 <__aeabi_dcmpeq>
 80094cc:	2800      	cmp	r0, #0
 80094ce:	d09f      	beq.n	8009410 <_dtoa_r+0x638>
 80094d0:	e7d1      	b.n	8009476 <_dtoa_r+0x69e>
 80094d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80094d4:	2a00      	cmp	r2, #0
 80094d6:	f000 80ea 	beq.w	80096ae <_dtoa_r+0x8d6>
 80094da:	9a07      	ldr	r2, [sp, #28]
 80094dc:	2a01      	cmp	r2, #1
 80094de:	f300 80cd 	bgt.w	800967c <_dtoa_r+0x8a4>
 80094e2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80094e4:	2a00      	cmp	r2, #0
 80094e6:	f000 80c1 	beq.w	800966c <_dtoa_r+0x894>
 80094ea:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80094ee:	9c08      	ldr	r4, [sp, #32]
 80094f0:	9e00      	ldr	r6, [sp, #0]
 80094f2:	9a00      	ldr	r2, [sp, #0]
 80094f4:	441a      	add	r2, r3
 80094f6:	9200      	str	r2, [sp, #0]
 80094f8:	9a06      	ldr	r2, [sp, #24]
 80094fa:	2101      	movs	r1, #1
 80094fc:	441a      	add	r2, r3
 80094fe:	4648      	mov	r0, r9
 8009500:	9206      	str	r2, [sp, #24]
 8009502:	f000 fc2d 	bl	8009d60 <__i2b>
 8009506:	4605      	mov	r5, r0
 8009508:	b166      	cbz	r6, 8009524 <_dtoa_r+0x74c>
 800950a:	9b06      	ldr	r3, [sp, #24]
 800950c:	2b00      	cmp	r3, #0
 800950e:	dd09      	ble.n	8009524 <_dtoa_r+0x74c>
 8009510:	42b3      	cmp	r3, r6
 8009512:	9a00      	ldr	r2, [sp, #0]
 8009514:	bfa8      	it	ge
 8009516:	4633      	movge	r3, r6
 8009518:	1ad2      	subs	r2, r2, r3
 800951a:	9200      	str	r2, [sp, #0]
 800951c:	9a06      	ldr	r2, [sp, #24]
 800951e:	1af6      	subs	r6, r6, r3
 8009520:	1ad3      	subs	r3, r2, r3
 8009522:	9306      	str	r3, [sp, #24]
 8009524:	9b08      	ldr	r3, [sp, #32]
 8009526:	b30b      	cbz	r3, 800956c <_dtoa_r+0x794>
 8009528:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800952a:	2b00      	cmp	r3, #0
 800952c:	f000 80c6 	beq.w	80096bc <_dtoa_r+0x8e4>
 8009530:	2c00      	cmp	r4, #0
 8009532:	f000 80c0 	beq.w	80096b6 <_dtoa_r+0x8de>
 8009536:	4629      	mov	r1, r5
 8009538:	4622      	mov	r2, r4
 800953a:	4648      	mov	r0, r9
 800953c:	f000 fcc8 	bl	8009ed0 <__pow5mult>
 8009540:	9a02      	ldr	r2, [sp, #8]
 8009542:	4601      	mov	r1, r0
 8009544:	4605      	mov	r5, r0
 8009546:	4648      	mov	r0, r9
 8009548:	f000 fc20 	bl	8009d8c <__multiply>
 800954c:	9902      	ldr	r1, [sp, #8]
 800954e:	4680      	mov	r8, r0
 8009550:	4648      	mov	r0, r9
 8009552:	f000 fb51 	bl	8009bf8 <_Bfree>
 8009556:	9b08      	ldr	r3, [sp, #32]
 8009558:	1b1b      	subs	r3, r3, r4
 800955a:	9308      	str	r3, [sp, #32]
 800955c:	f000 80b1 	beq.w	80096c2 <_dtoa_r+0x8ea>
 8009560:	9a08      	ldr	r2, [sp, #32]
 8009562:	4641      	mov	r1, r8
 8009564:	4648      	mov	r0, r9
 8009566:	f000 fcb3 	bl	8009ed0 <__pow5mult>
 800956a:	9002      	str	r0, [sp, #8]
 800956c:	2101      	movs	r1, #1
 800956e:	4648      	mov	r0, r9
 8009570:	f000 fbf6 	bl	8009d60 <__i2b>
 8009574:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009576:	4604      	mov	r4, r0
 8009578:	2b00      	cmp	r3, #0
 800957a:	f000 81d8 	beq.w	800992e <_dtoa_r+0xb56>
 800957e:	461a      	mov	r2, r3
 8009580:	4601      	mov	r1, r0
 8009582:	4648      	mov	r0, r9
 8009584:	f000 fca4 	bl	8009ed0 <__pow5mult>
 8009588:	9b07      	ldr	r3, [sp, #28]
 800958a:	2b01      	cmp	r3, #1
 800958c:	4604      	mov	r4, r0
 800958e:	f300 809f 	bgt.w	80096d0 <_dtoa_r+0x8f8>
 8009592:	9b04      	ldr	r3, [sp, #16]
 8009594:	2b00      	cmp	r3, #0
 8009596:	f040 8097 	bne.w	80096c8 <_dtoa_r+0x8f0>
 800959a:	9b05      	ldr	r3, [sp, #20]
 800959c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	f040 8093 	bne.w	80096cc <_dtoa_r+0x8f4>
 80095a6:	9b05      	ldr	r3, [sp, #20]
 80095a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80095ac:	0d1b      	lsrs	r3, r3, #20
 80095ae:	051b      	lsls	r3, r3, #20
 80095b0:	b133      	cbz	r3, 80095c0 <_dtoa_r+0x7e8>
 80095b2:	9b00      	ldr	r3, [sp, #0]
 80095b4:	3301      	adds	r3, #1
 80095b6:	9300      	str	r3, [sp, #0]
 80095b8:	9b06      	ldr	r3, [sp, #24]
 80095ba:	3301      	adds	r3, #1
 80095bc:	9306      	str	r3, [sp, #24]
 80095be:	2301      	movs	r3, #1
 80095c0:	9308      	str	r3, [sp, #32]
 80095c2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	f000 81b8 	beq.w	800993a <_dtoa_r+0xb62>
 80095ca:	6923      	ldr	r3, [r4, #16]
 80095cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80095d0:	6918      	ldr	r0, [r3, #16]
 80095d2:	f000 fb79 	bl	8009cc8 <__hi0bits>
 80095d6:	f1c0 0020 	rsb	r0, r0, #32
 80095da:	9b06      	ldr	r3, [sp, #24]
 80095dc:	4418      	add	r0, r3
 80095de:	f010 001f 	ands.w	r0, r0, #31
 80095e2:	f000 8082 	beq.w	80096ea <_dtoa_r+0x912>
 80095e6:	f1c0 0320 	rsb	r3, r0, #32
 80095ea:	2b04      	cmp	r3, #4
 80095ec:	dd73      	ble.n	80096d6 <_dtoa_r+0x8fe>
 80095ee:	9b00      	ldr	r3, [sp, #0]
 80095f0:	f1c0 001c 	rsb	r0, r0, #28
 80095f4:	4403      	add	r3, r0
 80095f6:	9300      	str	r3, [sp, #0]
 80095f8:	9b06      	ldr	r3, [sp, #24]
 80095fa:	4403      	add	r3, r0
 80095fc:	4406      	add	r6, r0
 80095fe:	9306      	str	r3, [sp, #24]
 8009600:	9b00      	ldr	r3, [sp, #0]
 8009602:	2b00      	cmp	r3, #0
 8009604:	dd05      	ble.n	8009612 <_dtoa_r+0x83a>
 8009606:	9902      	ldr	r1, [sp, #8]
 8009608:	461a      	mov	r2, r3
 800960a:	4648      	mov	r0, r9
 800960c:	f000 fcba 	bl	8009f84 <__lshift>
 8009610:	9002      	str	r0, [sp, #8]
 8009612:	9b06      	ldr	r3, [sp, #24]
 8009614:	2b00      	cmp	r3, #0
 8009616:	dd05      	ble.n	8009624 <_dtoa_r+0x84c>
 8009618:	4621      	mov	r1, r4
 800961a:	461a      	mov	r2, r3
 800961c:	4648      	mov	r0, r9
 800961e:	f000 fcb1 	bl	8009f84 <__lshift>
 8009622:	4604      	mov	r4, r0
 8009624:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009626:	2b00      	cmp	r3, #0
 8009628:	d061      	beq.n	80096ee <_dtoa_r+0x916>
 800962a:	9802      	ldr	r0, [sp, #8]
 800962c:	4621      	mov	r1, r4
 800962e:	f000 fd15 	bl	800a05c <__mcmp>
 8009632:	2800      	cmp	r0, #0
 8009634:	da5b      	bge.n	80096ee <_dtoa_r+0x916>
 8009636:	2300      	movs	r3, #0
 8009638:	9902      	ldr	r1, [sp, #8]
 800963a:	220a      	movs	r2, #10
 800963c:	4648      	mov	r0, r9
 800963e:	f000 fafd 	bl	8009c3c <__multadd>
 8009642:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009644:	9002      	str	r0, [sp, #8]
 8009646:	f107 38ff 	add.w	r8, r7, #4294967295
 800964a:	2b00      	cmp	r3, #0
 800964c:	f000 8177 	beq.w	800993e <_dtoa_r+0xb66>
 8009650:	4629      	mov	r1, r5
 8009652:	2300      	movs	r3, #0
 8009654:	220a      	movs	r2, #10
 8009656:	4648      	mov	r0, r9
 8009658:	f000 faf0 	bl	8009c3c <__multadd>
 800965c:	f1bb 0f00 	cmp.w	fp, #0
 8009660:	4605      	mov	r5, r0
 8009662:	dc6f      	bgt.n	8009744 <_dtoa_r+0x96c>
 8009664:	9b07      	ldr	r3, [sp, #28]
 8009666:	2b02      	cmp	r3, #2
 8009668:	dc49      	bgt.n	80096fe <_dtoa_r+0x926>
 800966a:	e06b      	b.n	8009744 <_dtoa_r+0x96c>
 800966c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800966e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009672:	e73c      	b.n	80094ee <_dtoa_r+0x716>
 8009674:	3fe00000 	.word	0x3fe00000
 8009678:	40240000 	.word	0x40240000
 800967c:	9b03      	ldr	r3, [sp, #12]
 800967e:	1e5c      	subs	r4, r3, #1
 8009680:	9b08      	ldr	r3, [sp, #32]
 8009682:	42a3      	cmp	r3, r4
 8009684:	db09      	blt.n	800969a <_dtoa_r+0x8c2>
 8009686:	1b1c      	subs	r4, r3, r4
 8009688:	9b03      	ldr	r3, [sp, #12]
 800968a:	2b00      	cmp	r3, #0
 800968c:	f6bf af30 	bge.w	80094f0 <_dtoa_r+0x718>
 8009690:	9b00      	ldr	r3, [sp, #0]
 8009692:	9a03      	ldr	r2, [sp, #12]
 8009694:	1a9e      	subs	r6, r3, r2
 8009696:	2300      	movs	r3, #0
 8009698:	e72b      	b.n	80094f2 <_dtoa_r+0x71a>
 800969a:	9b08      	ldr	r3, [sp, #32]
 800969c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800969e:	9408      	str	r4, [sp, #32]
 80096a0:	1ae3      	subs	r3, r4, r3
 80096a2:	441a      	add	r2, r3
 80096a4:	9e00      	ldr	r6, [sp, #0]
 80096a6:	9b03      	ldr	r3, [sp, #12]
 80096a8:	920d      	str	r2, [sp, #52]	@ 0x34
 80096aa:	2400      	movs	r4, #0
 80096ac:	e721      	b.n	80094f2 <_dtoa_r+0x71a>
 80096ae:	9c08      	ldr	r4, [sp, #32]
 80096b0:	9e00      	ldr	r6, [sp, #0]
 80096b2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80096b4:	e728      	b.n	8009508 <_dtoa_r+0x730>
 80096b6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80096ba:	e751      	b.n	8009560 <_dtoa_r+0x788>
 80096bc:	9a08      	ldr	r2, [sp, #32]
 80096be:	9902      	ldr	r1, [sp, #8]
 80096c0:	e750      	b.n	8009564 <_dtoa_r+0x78c>
 80096c2:	f8cd 8008 	str.w	r8, [sp, #8]
 80096c6:	e751      	b.n	800956c <_dtoa_r+0x794>
 80096c8:	2300      	movs	r3, #0
 80096ca:	e779      	b.n	80095c0 <_dtoa_r+0x7e8>
 80096cc:	9b04      	ldr	r3, [sp, #16]
 80096ce:	e777      	b.n	80095c0 <_dtoa_r+0x7e8>
 80096d0:	2300      	movs	r3, #0
 80096d2:	9308      	str	r3, [sp, #32]
 80096d4:	e779      	b.n	80095ca <_dtoa_r+0x7f2>
 80096d6:	d093      	beq.n	8009600 <_dtoa_r+0x828>
 80096d8:	9a00      	ldr	r2, [sp, #0]
 80096da:	331c      	adds	r3, #28
 80096dc:	441a      	add	r2, r3
 80096de:	9200      	str	r2, [sp, #0]
 80096e0:	9a06      	ldr	r2, [sp, #24]
 80096e2:	441a      	add	r2, r3
 80096e4:	441e      	add	r6, r3
 80096e6:	9206      	str	r2, [sp, #24]
 80096e8:	e78a      	b.n	8009600 <_dtoa_r+0x828>
 80096ea:	4603      	mov	r3, r0
 80096ec:	e7f4      	b.n	80096d8 <_dtoa_r+0x900>
 80096ee:	9b03      	ldr	r3, [sp, #12]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	46b8      	mov	r8, r7
 80096f4:	dc20      	bgt.n	8009738 <_dtoa_r+0x960>
 80096f6:	469b      	mov	fp, r3
 80096f8:	9b07      	ldr	r3, [sp, #28]
 80096fa:	2b02      	cmp	r3, #2
 80096fc:	dd1e      	ble.n	800973c <_dtoa_r+0x964>
 80096fe:	f1bb 0f00 	cmp.w	fp, #0
 8009702:	f47f adb1 	bne.w	8009268 <_dtoa_r+0x490>
 8009706:	4621      	mov	r1, r4
 8009708:	465b      	mov	r3, fp
 800970a:	2205      	movs	r2, #5
 800970c:	4648      	mov	r0, r9
 800970e:	f000 fa95 	bl	8009c3c <__multadd>
 8009712:	4601      	mov	r1, r0
 8009714:	4604      	mov	r4, r0
 8009716:	9802      	ldr	r0, [sp, #8]
 8009718:	f000 fca0 	bl	800a05c <__mcmp>
 800971c:	2800      	cmp	r0, #0
 800971e:	f77f ada3 	ble.w	8009268 <_dtoa_r+0x490>
 8009722:	4656      	mov	r6, sl
 8009724:	2331      	movs	r3, #49	@ 0x31
 8009726:	f806 3b01 	strb.w	r3, [r6], #1
 800972a:	f108 0801 	add.w	r8, r8, #1
 800972e:	e59f      	b.n	8009270 <_dtoa_r+0x498>
 8009730:	9c03      	ldr	r4, [sp, #12]
 8009732:	46b8      	mov	r8, r7
 8009734:	4625      	mov	r5, r4
 8009736:	e7f4      	b.n	8009722 <_dtoa_r+0x94a>
 8009738:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800973c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800973e:	2b00      	cmp	r3, #0
 8009740:	f000 8101 	beq.w	8009946 <_dtoa_r+0xb6e>
 8009744:	2e00      	cmp	r6, #0
 8009746:	dd05      	ble.n	8009754 <_dtoa_r+0x97c>
 8009748:	4629      	mov	r1, r5
 800974a:	4632      	mov	r2, r6
 800974c:	4648      	mov	r0, r9
 800974e:	f000 fc19 	bl	8009f84 <__lshift>
 8009752:	4605      	mov	r5, r0
 8009754:	9b08      	ldr	r3, [sp, #32]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d05c      	beq.n	8009814 <_dtoa_r+0xa3c>
 800975a:	6869      	ldr	r1, [r5, #4]
 800975c:	4648      	mov	r0, r9
 800975e:	f000 fa0b 	bl	8009b78 <_Balloc>
 8009762:	4606      	mov	r6, r0
 8009764:	b928      	cbnz	r0, 8009772 <_dtoa_r+0x99a>
 8009766:	4b82      	ldr	r3, [pc, #520]	@ (8009970 <_dtoa_r+0xb98>)
 8009768:	4602      	mov	r2, r0
 800976a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800976e:	f7ff bb4a 	b.w	8008e06 <_dtoa_r+0x2e>
 8009772:	692a      	ldr	r2, [r5, #16]
 8009774:	3202      	adds	r2, #2
 8009776:	0092      	lsls	r2, r2, #2
 8009778:	f105 010c 	add.w	r1, r5, #12
 800977c:	300c      	adds	r0, #12
 800977e:	f000 ffa3 	bl	800a6c8 <memcpy>
 8009782:	2201      	movs	r2, #1
 8009784:	4631      	mov	r1, r6
 8009786:	4648      	mov	r0, r9
 8009788:	f000 fbfc 	bl	8009f84 <__lshift>
 800978c:	f10a 0301 	add.w	r3, sl, #1
 8009790:	9300      	str	r3, [sp, #0]
 8009792:	eb0a 030b 	add.w	r3, sl, fp
 8009796:	9308      	str	r3, [sp, #32]
 8009798:	9b04      	ldr	r3, [sp, #16]
 800979a:	f003 0301 	and.w	r3, r3, #1
 800979e:	462f      	mov	r7, r5
 80097a0:	9306      	str	r3, [sp, #24]
 80097a2:	4605      	mov	r5, r0
 80097a4:	9b00      	ldr	r3, [sp, #0]
 80097a6:	9802      	ldr	r0, [sp, #8]
 80097a8:	4621      	mov	r1, r4
 80097aa:	f103 3bff 	add.w	fp, r3, #4294967295
 80097ae:	f7ff fa8a 	bl	8008cc6 <quorem>
 80097b2:	4603      	mov	r3, r0
 80097b4:	3330      	adds	r3, #48	@ 0x30
 80097b6:	9003      	str	r0, [sp, #12]
 80097b8:	4639      	mov	r1, r7
 80097ba:	9802      	ldr	r0, [sp, #8]
 80097bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80097be:	f000 fc4d 	bl	800a05c <__mcmp>
 80097c2:	462a      	mov	r2, r5
 80097c4:	9004      	str	r0, [sp, #16]
 80097c6:	4621      	mov	r1, r4
 80097c8:	4648      	mov	r0, r9
 80097ca:	f000 fc63 	bl	800a094 <__mdiff>
 80097ce:	68c2      	ldr	r2, [r0, #12]
 80097d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097d2:	4606      	mov	r6, r0
 80097d4:	bb02      	cbnz	r2, 8009818 <_dtoa_r+0xa40>
 80097d6:	4601      	mov	r1, r0
 80097d8:	9802      	ldr	r0, [sp, #8]
 80097da:	f000 fc3f 	bl	800a05c <__mcmp>
 80097de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097e0:	4602      	mov	r2, r0
 80097e2:	4631      	mov	r1, r6
 80097e4:	4648      	mov	r0, r9
 80097e6:	920c      	str	r2, [sp, #48]	@ 0x30
 80097e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80097ea:	f000 fa05 	bl	8009bf8 <_Bfree>
 80097ee:	9b07      	ldr	r3, [sp, #28]
 80097f0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80097f2:	9e00      	ldr	r6, [sp, #0]
 80097f4:	ea42 0103 	orr.w	r1, r2, r3
 80097f8:	9b06      	ldr	r3, [sp, #24]
 80097fa:	4319      	orrs	r1, r3
 80097fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097fe:	d10d      	bne.n	800981c <_dtoa_r+0xa44>
 8009800:	2b39      	cmp	r3, #57	@ 0x39
 8009802:	d027      	beq.n	8009854 <_dtoa_r+0xa7c>
 8009804:	9a04      	ldr	r2, [sp, #16]
 8009806:	2a00      	cmp	r2, #0
 8009808:	dd01      	ble.n	800980e <_dtoa_r+0xa36>
 800980a:	9b03      	ldr	r3, [sp, #12]
 800980c:	3331      	adds	r3, #49	@ 0x31
 800980e:	f88b 3000 	strb.w	r3, [fp]
 8009812:	e52e      	b.n	8009272 <_dtoa_r+0x49a>
 8009814:	4628      	mov	r0, r5
 8009816:	e7b9      	b.n	800978c <_dtoa_r+0x9b4>
 8009818:	2201      	movs	r2, #1
 800981a:	e7e2      	b.n	80097e2 <_dtoa_r+0xa0a>
 800981c:	9904      	ldr	r1, [sp, #16]
 800981e:	2900      	cmp	r1, #0
 8009820:	db04      	blt.n	800982c <_dtoa_r+0xa54>
 8009822:	9807      	ldr	r0, [sp, #28]
 8009824:	4301      	orrs	r1, r0
 8009826:	9806      	ldr	r0, [sp, #24]
 8009828:	4301      	orrs	r1, r0
 800982a:	d120      	bne.n	800986e <_dtoa_r+0xa96>
 800982c:	2a00      	cmp	r2, #0
 800982e:	ddee      	ble.n	800980e <_dtoa_r+0xa36>
 8009830:	9902      	ldr	r1, [sp, #8]
 8009832:	9300      	str	r3, [sp, #0]
 8009834:	2201      	movs	r2, #1
 8009836:	4648      	mov	r0, r9
 8009838:	f000 fba4 	bl	8009f84 <__lshift>
 800983c:	4621      	mov	r1, r4
 800983e:	9002      	str	r0, [sp, #8]
 8009840:	f000 fc0c 	bl	800a05c <__mcmp>
 8009844:	2800      	cmp	r0, #0
 8009846:	9b00      	ldr	r3, [sp, #0]
 8009848:	dc02      	bgt.n	8009850 <_dtoa_r+0xa78>
 800984a:	d1e0      	bne.n	800980e <_dtoa_r+0xa36>
 800984c:	07da      	lsls	r2, r3, #31
 800984e:	d5de      	bpl.n	800980e <_dtoa_r+0xa36>
 8009850:	2b39      	cmp	r3, #57	@ 0x39
 8009852:	d1da      	bne.n	800980a <_dtoa_r+0xa32>
 8009854:	2339      	movs	r3, #57	@ 0x39
 8009856:	f88b 3000 	strb.w	r3, [fp]
 800985a:	4633      	mov	r3, r6
 800985c:	461e      	mov	r6, r3
 800985e:	3b01      	subs	r3, #1
 8009860:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009864:	2a39      	cmp	r2, #57	@ 0x39
 8009866:	d04e      	beq.n	8009906 <_dtoa_r+0xb2e>
 8009868:	3201      	adds	r2, #1
 800986a:	701a      	strb	r2, [r3, #0]
 800986c:	e501      	b.n	8009272 <_dtoa_r+0x49a>
 800986e:	2a00      	cmp	r2, #0
 8009870:	dd03      	ble.n	800987a <_dtoa_r+0xaa2>
 8009872:	2b39      	cmp	r3, #57	@ 0x39
 8009874:	d0ee      	beq.n	8009854 <_dtoa_r+0xa7c>
 8009876:	3301      	adds	r3, #1
 8009878:	e7c9      	b.n	800980e <_dtoa_r+0xa36>
 800987a:	9a00      	ldr	r2, [sp, #0]
 800987c:	9908      	ldr	r1, [sp, #32]
 800987e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009882:	428a      	cmp	r2, r1
 8009884:	d028      	beq.n	80098d8 <_dtoa_r+0xb00>
 8009886:	9902      	ldr	r1, [sp, #8]
 8009888:	2300      	movs	r3, #0
 800988a:	220a      	movs	r2, #10
 800988c:	4648      	mov	r0, r9
 800988e:	f000 f9d5 	bl	8009c3c <__multadd>
 8009892:	42af      	cmp	r7, r5
 8009894:	9002      	str	r0, [sp, #8]
 8009896:	f04f 0300 	mov.w	r3, #0
 800989a:	f04f 020a 	mov.w	r2, #10
 800989e:	4639      	mov	r1, r7
 80098a0:	4648      	mov	r0, r9
 80098a2:	d107      	bne.n	80098b4 <_dtoa_r+0xadc>
 80098a4:	f000 f9ca 	bl	8009c3c <__multadd>
 80098a8:	4607      	mov	r7, r0
 80098aa:	4605      	mov	r5, r0
 80098ac:	9b00      	ldr	r3, [sp, #0]
 80098ae:	3301      	adds	r3, #1
 80098b0:	9300      	str	r3, [sp, #0]
 80098b2:	e777      	b.n	80097a4 <_dtoa_r+0x9cc>
 80098b4:	f000 f9c2 	bl	8009c3c <__multadd>
 80098b8:	4629      	mov	r1, r5
 80098ba:	4607      	mov	r7, r0
 80098bc:	2300      	movs	r3, #0
 80098be:	220a      	movs	r2, #10
 80098c0:	4648      	mov	r0, r9
 80098c2:	f000 f9bb 	bl	8009c3c <__multadd>
 80098c6:	4605      	mov	r5, r0
 80098c8:	e7f0      	b.n	80098ac <_dtoa_r+0xad4>
 80098ca:	f1bb 0f00 	cmp.w	fp, #0
 80098ce:	bfcc      	ite	gt
 80098d0:	465e      	movgt	r6, fp
 80098d2:	2601      	movle	r6, #1
 80098d4:	4456      	add	r6, sl
 80098d6:	2700      	movs	r7, #0
 80098d8:	9902      	ldr	r1, [sp, #8]
 80098da:	9300      	str	r3, [sp, #0]
 80098dc:	2201      	movs	r2, #1
 80098de:	4648      	mov	r0, r9
 80098e0:	f000 fb50 	bl	8009f84 <__lshift>
 80098e4:	4621      	mov	r1, r4
 80098e6:	9002      	str	r0, [sp, #8]
 80098e8:	f000 fbb8 	bl	800a05c <__mcmp>
 80098ec:	2800      	cmp	r0, #0
 80098ee:	dcb4      	bgt.n	800985a <_dtoa_r+0xa82>
 80098f0:	d102      	bne.n	80098f8 <_dtoa_r+0xb20>
 80098f2:	9b00      	ldr	r3, [sp, #0]
 80098f4:	07db      	lsls	r3, r3, #31
 80098f6:	d4b0      	bmi.n	800985a <_dtoa_r+0xa82>
 80098f8:	4633      	mov	r3, r6
 80098fa:	461e      	mov	r6, r3
 80098fc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009900:	2a30      	cmp	r2, #48	@ 0x30
 8009902:	d0fa      	beq.n	80098fa <_dtoa_r+0xb22>
 8009904:	e4b5      	b.n	8009272 <_dtoa_r+0x49a>
 8009906:	459a      	cmp	sl, r3
 8009908:	d1a8      	bne.n	800985c <_dtoa_r+0xa84>
 800990a:	2331      	movs	r3, #49	@ 0x31
 800990c:	f108 0801 	add.w	r8, r8, #1
 8009910:	f88a 3000 	strb.w	r3, [sl]
 8009914:	e4ad      	b.n	8009272 <_dtoa_r+0x49a>
 8009916:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009918:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009974 <_dtoa_r+0xb9c>
 800991c:	b11b      	cbz	r3, 8009926 <_dtoa_r+0xb4e>
 800991e:	f10a 0308 	add.w	r3, sl, #8
 8009922:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009924:	6013      	str	r3, [r2, #0]
 8009926:	4650      	mov	r0, sl
 8009928:	b017      	add	sp, #92	@ 0x5c
 800992a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800992e:	9b07      	ldr	r3, [sp, #28]
 8009930:	2b01      	cmp	r3, #1
 8009932:	f77f ae2e 	ble.w	8009592 <_dtoa_r+0x7ba>
 8009936:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009938:	9308      	str	r3, [sp, #32]
 800993a:	2001      	movs	r0, #1
 800993c:	e64d      	b.n	80095da <_dtoa_r+0x802>
 800993e:	f1bb 0f00 	cmp.w	fp, #0
 8009942:	f77f aed9 	ble.w	80096f8 <_dtoa_r+0x920>
 8009946:	4656      	mov	r6, sl
 8009948:	9802      	ldr	r0, [sp, #8]
 800994a:	4621      	mov	r1, r4
 800994c:	f7ff f9bb 	bl	8008cc6 <quorem>
 8009950:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009954:	f806 3b01 	strb.w	r3, [r6], #1
 8009958:	eba6 020a 	sub.w	r2, r6, sl
 800995c:	4593      	cmp	fp, r2
 800995e:	ddb4      	ble.n	80098ca <_dtoa_r+0xaf2>
 8009960:	9902      	ldr	r1, [sp, #8]
 8009962:	2300      	movs	r3, #0
 8009964:	220a      	movs	r2, #10
 8009966:	4648      	mov	r0, r9
 8009968:	f000 f968 	bl	8009c3c <__multadd>
 800996c:	9002      	str	r0, [sp, #8]
 800996e:	e7eb      	b.n	8009948 <_dtoa_r+0xb70>
 8009970:	0800c0ac 	.word	0x0800c0ac
 8009974:	0800c030 	.word	0x0800c030

08009978 <_free_r>:
 8009978:	b538      	push	{r3, r4, r5, lr}
 800997a:	4605      	mov	r5, r0
 800997c:	2900      	cmp	r1, #0
 800997e:	d041      	beq.n	8009a04 <_free_r+0x8c>
 8009980:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009984:	1f0c      	subs	r4, r1, #4
 8009986:	2b00      	cmp	r3, #0
 8009988:	bfb8      	it	lt
 800998a:	18e4      	addlt	r4, r4, r3
 800998c:	f000 f8e8 	bl	8009b60 <__malloc_lock>
 8009990:	4a1d      	ldr	r2, [pc, #116]	@ (8009a08 <_free_r+0x90>)
 8009992:	6813      	ldr	r3, [r2, #0]
 8009994:	b933      	cbnz	r3, 80099a4 <_free_r+0x2c>
 8009996:	6063      	str	r3, [r4, #4]
 8009998:	6014      	str	r4, [r2, #0]
 800999a:	4628      	mov	r0, r5
 800999c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80099a0:	f000 b8e4 	b.w	8009b6c <__malloc_unlock>
 80099a4:	42a3      	cmp	r3, r4
 80099a6:	d908      	bls.n	80099ba <_free_r+0x42>
 80099a8:	6820      	ldr	r0, [r4, #0]
 80099aa:	1821      	adds	r1, r4, r0
 80099ac:	428b      	cmp	r3, r1
 80099ae:	bf01      	itttt	eq
 80099b0:	6819      	ldreq	r1, [r3, #0]
 80099b2:	685b      	ldreq	r3, [r3, #4]
 80099b4:	1809      	addeq	r1, r1, r0
 80099b6:	6021      	streq	r1, [r4, #0]
 80099b8:	e7ed      	b.n	8009996 <_free_r+0x1e>
 80099ba:	461a      	mov	r2, r3
 80099bc:	685b      	ldr	r3, [r3, #4]
 80099be:	b10b      	cbz	r3, 80099c4 <_free_r+0x4c>
 80099c0:	42a3      	cmp	r3, r4
 80099c2:	d9fa      	bls.n	80099ba <_free_r+0x42>
 80099c4:	6811      	ldr	r1, [r2, #0]
 80099c6:	1850      	adds	r0, r2, r1
 80099c8:	42a0      	cmp	r0, r4
 80099ca:	d10b      	bne.n	80099e4 <_free_r+0x6c>
 80099cc:	6820      	ldr	r0, [r4, #0]
 80099ce:	4401      	add	r1, r0
 80099d0:	1850      	adds	r0, r2, r1
 80099d2:	4283      	cmp	r3, r0
 80099d4:	6011      	str	r1, [r2, #0]
 80099d6:	d1e0      	bne.n	800999a <_free_r+0x22>
 80099d8:	6818      	ldr	r0, [r3, #0]
 80099da:	685b      	ldr	r3, [r3, #4]
 80099dc:	6053      	str	r3, [r2, #4]
 80099de:	4408      	add	r0, r1
 80099e0:	6010      	str	r0, [r2, #0]
 80099e2:	e7da      	b.n	800999a <_free_r+0x22>
 80099e4:	d902      	bls.n	80099ec <_free_r+0x74>
 80099e6:	230c      	movs	r3, #12
 80099e8:	602b      	str	r3, [r5, #0]
 80099ea:	e7d6      	b.n	800999a <_free_r+0x22>
 80099ec:	6820      	ldr	r0, [r4, #0]
 80099ee:	1821      	adds	r1, r4, r0
 80099f0:	428b      	cmp	r3, r1
 80099f2:	bf04      	itt	eq
 80099f4:	6819      	ldreq	r1, [r3, #0]
 80099f6:	685b      	ldreq	r3, [r3, #4]
 80099f8:	6063      	str	r3, [r4, #4]
 80099fa:	bf04      	itt	eq
 80099fc:	1809      	addeq	r1, r1, r0
 80099fe:	6021      	streq	r1, [r4, #0]
 8009a00:	6054      	str	r4, [r2, #4]
 8009a02:	e7ca      	b.n	800999a <_free_r+0x22>
 8009a04:	bd38      	pop	{r3, r4, r5, pc}
 8009a06:	bf00      	nop
 8009a08:	20000624 	.word	0x20000624

08009a0c <malloc>:
 8009a0c:	4b02      	ldr	r3, [pc, #8]	@ (8009a18 <malloc+0xc>)
 8009a0e:	4601      	mov	r1, r0
 8009a10:	6818      	ldr	r0, [r3, #0]
 8009a12:	f000 b825 	b.w	8009a60 <_malloc_r>
 8009a16:	bf00      	nop
 8009a18:	2000001c 	.word	0x2000001c

08009a1c <sbrk_aligned>:
 8009a1c:	b570      	push	{r4, r5, r6, lr}
 8009a1e:	4e0f      	ldr	r6, [pc, #60]	@ (8009a5c <sbrk_aligned+0x40>)
 8009a20:	460c      	mov	r4, r1
 8009a22:	6831      	ldr	r1, [r6, #0]
 8009a24:	4605      	mov	r5, r0
 8009a26:	b911      	cbnz	r1, 8009a2e <sbrk_aligned+0x12>
 8009a28:	f000 fe3e 	bl	800a6a8 <_sbrk_r>
 8009a2c:	6030      	str	r0, [r6, #0]
 8009a2e:	4621      	mov	r1, r4
 8009a30:	4628      	mov	r0, r5
 8009a32:	f000 fe39 	bl	800a6a8 <_sbrk_r>
 8009a36:	1c43      	adds	r3, r0, #1
 8009a38:	d103      	bne.n	8009a42 <sbrk_aligned+0x26>
 8009a3a:	f04f 34ff 	mov.w	r4, #4294967295
 8009a3e:	4620      	mov	r0, r4
 8009a40:	bd70      	pop	{r4, r5, r6, pc}
 8009a42:	1cc4      	adds	r4, r0, #3
 8009a44:	f024 0403 	bic.w	r4, r4, #3
 8009a48:	42a0      	cmp	r0, r4
 8009a4a:	d0f8      	beq.n	8009a3e <sbrk_aligned+0x22>
 8009a4c:	1a21      	subs	r1, r4, r0
 8009a4e:	4628      	mov	r0, r5
 8009a50:	f000 fe2a 	bl	800a6a8 <_sbrk_r>
 8009a54:	3001      	adds	r0, #1
 8009a56:	d1f2      	bne.n	8009a3e <sbrk_aligned+0x22>
 8009a58:	e7ef      	b.n	8009a3a <sbrk_aligned+0x1e>
 8009a5a:	bf00      	nop
 8009a5c:	20000620 	.word	0x20000620

08009a60 <_malloc_r>:
 8009a60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a64:	1ccd      	adds	r5, r1, #3
 8009a66:	f025 0503 	bic.w	r5, r5, #3
 8009a6a:	3508      	adds	r5, #8
 8009a6c:	2d0c      	cmp	r5, #12
 8009a6e:	bf38      	it	cc
 8009a70:	250c      	movcc	r5, #12
 8009a72:	2d00      	cmp	r5, #0
 8009a74:	4606      	mov	r6, r0
 8009a76:	db01      	blt.n	8009a7c <_malloc_r+0x1c>
 8009a78:	42a9      	cmp	r1, r5
 8009a7a:	d904      	bls.n	8009a86 <_malloc_r+0x26>
 8009a7c:	230c      	movs	r3, #12
 8009a7e:	6033      	str	r3, [r6, #0]
 8009a80:	2000      	movs	r0, #0
 8009a82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a86:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009b5c <_malloc_r+0xfc>
 8009a8a:	f000 f869 	bl	8009b60 <__malloc_lock>
 8009a8e:	f8d8 3000 	ldr.w	r3, [r8]
 8009a92:	461c      	mov	r4, r3
 8009a94:	bb44      	cbnz	r4, 8009ae8 <_malloc_r+0x88>
 8009a96:	4629      	mov	r1, r5
 8009a98:	4630      	mov	r0, r6
 8009a9a:	f7ff ffbf 	bl	8009a1c <sbrk_aligned>
 8009a9e:	1c43      	adds	r3, r0, #1
 8009aa0:	4604      	mov	r4, r0
 8009aa2:	d158      	bne.n	8009b56 <_malloc_r+0xf6>
 8009aa4:	f8d8 4000 	ldr.w	r4, [r8]
 8009aa8:	4627      	mov	r7, r4
 8009aaa:	2f00      	cmp	r7, #0
 8009aac:	d143      	bne.n	8009b36 <_malloc_r+0xd6>
 8009aae:	2c00      	cmp	r4, #0
 8009ab0:	d04b      	beq.n	8009b4a <_malloc_r+0xea>
 8009ab2:	6823      	ldr	r3, [r4, #0]
 8009ab4:	4639      	mov	r1, r7
 8009ab6:	4630      	mov	r0, r6
 8009ab8:	eb04 0903 	add.w	r9, r4, r3
 8009abc:	f000 fdf4 	bl	800a6a8 <_sbrk_r>
 8009ac0:	4581      	cmp	r9, r0
 8009ac2:	d142      	bne.n	8009b4a <_malloc_r+0xea>
 8009ac4:	6821      	ldr	r1, [r4, #0]
 8009ac6:	1a6d      	subs	r5, r5, r1
 8009ac8:	4629      	mov	r1, r5
 8009aca:	4630      	mov	r0, r6
 8009acc:	f7ff ffa6 	bl	8009a1c <sbrk_aligned>
 8009ad0:	3001      	adds	r0, #1
 8009ad2:	d03a      	beq.n	8009b4a <_malloc_r+0xea>
 8009ad4:	6823      	ldr	r3, [r4, #0]
 8009ad6:	442b      	add	r3, r5
 8009ad8:	6023      	str	r3, [r4, #0]
 8009ada:	f8d8 3000 	ldr.w	r3, [r8]
 8009ade:	685a      	ldr	r2, [r3, #4]
 8009ae0:	bb62      	cbnz	r2, 8009b3c <_malloc_r+0xdc>
 8009ae2:	f8c8 7000 	str.w	r7, [r8]
 8009ae6:	e00f      	b.n	8009b08 <_malloc_r+0xa8>
 8009ae8:	6822      	ldr	r2, [r4, #0]
 8009aea:	1b52      	subs	r2, r2, r5
 8009aec:	d420      	bmi.n	8009b30 <_malloc_r+0xd0>
 8009aee:	2a0b      	cmp	r2, #11
 8009af0:	d917      	bls.n	8009b22 <_malloc_r+0xc2>
 8009af2:	1961      	adds	r1, r4, r5
 8009af4:	42a3      	cmp	r3, r4
 8009af6:	6025      	str	r5, [r4, #0]
 8009af8:	bf18      	it	ne
 8009afa:	6059      	strne	r1, [r3, #4]
 8009afc:	6863      	ldr	r3, [r4, #4]
 8009afe:	bf08      	it	eq
 8009b00:	f8c8 1000 	streq.w	r1, [r8]
 8009b04:	5162      	str	r2, [r4, r5]
 8009b06:	604b      	str	r3, [r1, #4]
 8009b08:	4630      	mov	r0, r6
 8009b0a:	f000 f82f 	bl	8009b6c <__malloc_unlock>
 8009b0e:	f104 000b 	add.w	r0, r4, #11
 8009b12:	1d23      	adds	r3, r4, #4
 8009b14:	f020 0007 	bic.w	r0, r0, #7
 8009b18:	1ac2      	subs	r2, r0, r3
 8009b1a:	bf1c      	itt	ne
 8009b1c:	1a1b      	subne	r3, r3, r0
 8009b1e:	50a3      	strne	r3, [r4, r2]
 8009b20:	e7af      	b.n	8009a82 <_malloc_r+0x22>
 8009b22:	6862      	ldr	r2, [r4, #4]
 8009b24:	42a3      	cmp	r3, r4
 8009b26:	bf0c      	ite	eq
 8009b28:	f8c8 2000 	streq.w	r2, [r8]
 8009b2c:	605a      	strne	r2, [r3, #4]
 8009b2e:	e7eb      	b.n	8009b08 <_malloc_r+0xa8>
 8009b30:	4623      	mov	r3, r4
 8009b32:	6864      	ldr	r4, [r4, #4]
 8009b34:	e7ae      	b.n	8009a94 <_malloc_r+0x34>
 8009b36:	463c      	mov	r4, r7
 8009b38:	687f      	ldr	r7, [r7, #4]
 8009b3a:	e7b6      	b.n	8009aaa <_malloc_r+0x4a>
 8009b3c:	461a      	mov	r2, r3
 8009b3e:	685b      	ldr	r3, [r3, #4]
 8009b40:	42a3      	cmp	r3, r4
 8009b42:	d1fb      	bne.n	8009b3c <_malloc_r+0xdc>
 8009b44:	2300      	movs	r3, #0
 8009b46:	6053      	str	r3, [r2, #4]
 8009b48:	e7de      	b.n	8009b08 <_malloc_r+0xa8>
 8009b4a:	230c      	movs	r3, #12
 8009b4c:	6033      	str	r3, [r6, #0]
 8009b4e:	4630      	mov	r0, r6
 8009b50:	f000 f80c 	bl	8009b6c <__malloc_unlock>
 8009b54:	e794      	b.n	8009a80 <_malloc_r+0x20>
 8009b56:	6005      	str	r5, [r0, #0]
 8009b58:	e7d6      	b.n	8009b08 <_malloc_r+0xa8>
 8009b5a:	bf00      	nop
 8009b5c:	20000624 	.word	0x20000624

08009b60 <__malloc_lock>:
 8009b60:	4801      	ldr	r0, [pc, #4]	@ (8009b68 <__malloc_lock+0x8>)
 8009b62:	f7ff b8ae 	b.w	8008cc2 <__retarget_lock_acquire_recursive>
 8009b66:	bf00      	nop
 8009b68:	2000061c 	.word	0x2000061c

08009b6c <__malloc_unlock>:
 8009b6c:	4801      	ldr	r0, [pc, #4]	@ (8009b74 <__malloc_unlock+0x8>)
 8009b6e:	f7ff b8a9 	b.w	8008cc4 <__retarget_lock_release_recursive>
 8009b72:	bf00      	nop
 8009b74:	2000061c 	.word	0x2000061c

08009b78 <_Balloc>:
 8009b78:	b570      	push	{r4, r5, r6, lr}
 8009b7a:	69c6      	ldr	r6, [r0, #28]
 8009b7c:	4604      	mov	r4, r0
 8009b7e:	460d      	mov	r5, r1
 8009b80:	b976      	cbnz	r6, 8009ba0 <_Balloc+0x28>
 8009b82:	2010      	movs	r0, #16
 8009b84:	f7ff ff42 	bl	8009a0c <malloc>
 8009b88:	4602      	mov	r2, r0
 8009b8a:	61e0      	str	r0, [r4, #28]
 8009b8c:	b920      	cbnz	r0, 8009b98 <_Balloc+0x20>
 8009b8e:	4b18      	ldr	r3, [pc, #96]	@ (8009bf0 <_Balloc+0x78>)
 8009b90:	4818      	ldr	r0, [pc, #96]	@ (8009bf4 <_Balloc+0x7c>)
 8009b92:	216b      	movs	r1, #107	@ 0x6b
 8009b94:	f000 fda6 	bl	800a6e4 <__assert_func>
 8009b98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009b9c:	6006      	str	r6, [r0, #0]
 8009b9e:	60c6      	str	r6, [r0, #12]
 8009ba0:	69e6      	ldr	r6, [r4, #28]
 8009ba2:	68f3      	ldr	r3, [r6, #12]
 8009ba4:	b183      	cbz	r3, 8009bc8 <_Balloc+0x50>
 8009ba6:	69e3      	ldr	r3, [r4, #28]
 8009ba8:	68db      	ldr	r3, [r3, #12]
 8009baa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009bae:	b9b8      	cbnz	r0, 8009be0 <_Balloc+0x68>
 8009bb0:	2101      	movs	r1, #1
 8009bb2:	fa01 f605 	lsl.w	r6, r1, r5
 8009bb6:	1d72      	adds	r2, r6, #5
 8009bb8:	0092      	lsls	r2, r2, #2
 8009bba:	4620      	mov	r0, r4
 8009bbc:	f000 fdb0 	bl	800a720 <_calloc_r>
 8009bc0:	b160      	cbz	r0, 8009bdc <_Balloc+0x64>
 8009bc2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009bc6:	e00e      	b.n	8009be6 <_Balloc+0x6e>
 8009bc8:	2221      	movs	r2, #33	@ 0x21
 8009bca:	2104      	movs	r1, #4
 8009bcc:	4620      	mov	r0, r4
 8009bce:	f000 fda7 	bl	800a720 <_calloc_r>
 8009bd2:	69e3      	ldr	r3, [r4, #28]
 8009bd4:	60f0      	str	r0, [r6, #12]
 8009bd6:	68db      	ldr	r3, [r3, #12]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d1e4      	bne.n	8009ba6 <_Balloc+0x2e>
 8009bdc:	2000      	movs	r0, #0
 8009bde:	bd70      	pop	{r4, r5, r6, pc}
 8009be0:	6802      	ldr	r2, [r0, #0]
 8009be2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009be6:	2300      	movs	r3, #0
 8009be8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009bec:	e7f7      	b.n	8009bde <_Balloc+0x66>
 8009bee:	bf00      	nop
 8009bf0:	0800c03d 	.word	0x0800c03d
 8009bf4:	0800c0bd 	.word	0x0800c0bd

08009bf8 <_Bfree>:
 8009bf8:	b570      	push	{r4, r5, r6, lr}
 8009bfa:	69c6      	ldr	r6, [r0, #28]
 8009bfc:	4605      	mov	r5, r0
 8009bfe:	460c      	mov	r4, r1
 8009c00:	b976      	cbnz	r6, 8009c20 <_Bfree+0x28>
 8009c02:	2010      	movs	r0, #16
 8009c04:	f7ff ff02 	bl	8009a0c <malloc>
 8009c08:	4602      	mov	r2, r0
 8009c0a:	61e8      	str	r0, [r5, #28]
 8009c0c:	b920      	cbnz	r0, 8009c18 <_Bfree+0x20>
 8009c0e:	4b09      	ldr	r3, [pc, #36]	@ (8009c34 <_Bfree+0x3c>)
 8009c10:	4809      	ldr	r0, [pc, #36]	@ (8009c38 <_Bfree+0x40>)
 8009c12:	218f      	movs	r1, #143	@ 0x8f
 8009c14:	f000 fd66 	bl	800a6e4 <__assert_func>
 8009c18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009c1c:	6006      	str	r6, [r0, #0]
 8009c1e:	60c6      	str	r6, [r0, #12]
 8009c20:	b13c      	cbz	r4, 8009c32 <_Bfree+0x3a>
 8009c22:	69eb      	ldr	r3, [r5, #28]
 8009c24:	6862      	ldr	r2, [r4, #4]
 8009c26:	68db      	ldr	r3, [r3, #12]
 8009c28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009c2c:	6021      	str	r1, [r4, #0]
 8009c2e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009c32:	bd70      	pop	{r4, r5, r6, pc}
 8009c34:	0800c03d 	.word	0x0800c03d
 8009c38:	0800c0bd 	.word	0x0800c0bd

08009c3c <__multadd>:
 8009c3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c40:	690d      	ldr	r5, [r1, #16]
 8009c42:	4607      	mov	r7, r0
 8009c44:	460c      	mov	r4, r1
 8009c46:	461e      	mov	r6, r3
 8009c48:	f101 0c14 	add.w	ip, r1, #20
 8009c4c:	2000      	movs	r0, #0
 8009c4e:	f8dc 3000 	ldr.w	r3, [ip]
 8009c52:	b299      	uxth	r1, r3
 8009c54:	fb02 6101 	mla	r1, r2, r1, r6
 8009c58:	0c1e      	lsrs	r6, r3, #16
 8009c5a:	0c0b      	lsrs	r3, r1, #16
 8009c5c:	fb02 3306 	mla	r3, r2, r6, r3
 8009c60:	b289      	uxth	r1, r1
 8009c62:	3001      	adds	r0, #1
 8009c64:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009c68:	4285      	cmp	r5, r0
 8009c6a:	f84c 1b04 	str.w	r1, [ip], #4
 8009c6e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009c72:	dcec      	bgt.n	8009c4e <__multadd+0x12>
 8009c74:	b30e      	cbz	r6, 8009cba <__multadd+0x7e>
 8009c76:	68a3      	ldr	r3, [r4, #8]
 8009c78:	42ab      	cmp	r3, r5
 8009c7a:	dc19      	bgt.n	8009cb0 <__multadd+0x74>
 8009c7c:	6861      	ldr	r1, [r4, #4]
 8009c7e:	4638      	mov	r0, r7
 8009c80:	3101      	adds	r1, #1
 8009c82:	f7ff ff79 	bl	8009b78 <_Balloc>
 8009c86:	4680      	mov	r8, r0
 8009c88:	b928      	cbnz	r0, 8009c96 <__multadd+0x5a>
 8009c8a:	4602      	mov	r2, r0
 8009c8c:	4b0c      	ldr	r3, [pc, #48]	@ (8009cc0 <__multadd+0x84>)
 8009c8e:	480d      	ldr	r0, [pc, #52]	@ (8009cc4 <__multadd+0x88>)
 8009c90:	21ba      	movs	r1, #186	@ 0xba
 8009c92:	f000 fd27 	bl	800a6e4 <__assert_func>
 8009c96:	6922      	ldr	r2, [r4, #16]
 8009c98:	3202      	adds	r2, #2
 8009c9a:	f104 010c 	add.w	r1, r4, #12
 8009c9e:	0092      	lsls	r2, r2, #2
 8009ca0:	300c      	adds	r0, #12
 8009ca2:	f000 fd11 	bl	800a6c8 <memcpy>
 8009ca6:	4621      	mov	r1, r4
 8009ca8:	4638      	mov	r0, r7
 8009caa:	f7ff ffa5 	bl	8009bf8 <_Bfree>
 8009cae:	4644      	mov	r4, r8
 8009cb0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009cb4:	3501      	adds	r5, #1
 8009cb6:	615e      	str	r6, [r3, #20]
 8009cb8:	6125      	str	r5, [r4, #16]
 8009cba:	4620      	mov	r0, r4
 8009cbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cc0:	0800c0ac 	.word	0x0800c0ac
 8009cc4:	0800c0bd 	.word	0x0800c0bd

08009cc8 <__hi0bits>:
 8009cc8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009ccc:	4603      	mov	r3, r0
 8009cce:	bf36      	itet	cc
 8009cd0:	0403      	lslcc	r3, r0, #16
 8009cd2:	2000      	movcs	r0, #0
 8009cd4:	2010      	movcc	r0, #16
 8009cd6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009cda:	bf3c      	itt	cc
 8009cdc:	021b      	lslcc	r3, r3, #8
 8009cde:	3008      	addcc	r0, #8
 8009ce0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009ce4:	bf3c      	itt	cc
 8009ce6:	011b      	lslcc	r3, r3, #4
 8009ce8:	3004      	addcc	r0, #4
 8009cea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009cee:	bf3c      	itt	cc
 8009cf0:	009b      	lslcc	r3, r3, #2
 8009cf2:	3002      	addcc	r0, #2
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	db05      	blt.n	8009d04 <__hi0bits+0x3c>
 8009cf8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009cfc:	f100 0001 	add.w	r0, r0, #1
 8009d00:	bf08      	it	eq
 8009d02:	2020      	moveq	r0, #32
 8009d04:	4770      	bx	lr

08009d06 <__lo0bits>:
 8009d06:	6803      	ldr	r3, [r0, #0]
 8009d08:	4602      	mov	r2, r0
 8009d0a:	f013 0007 	ands.w	r0, r3, #7
 8009d0e:	d00b      	beq.n	8009d28 <__lo0bits+0x22>
 8009d10:	07d9      	lsls	r1, r3, #31
 8009d12:	d421      	bmi.n	8009d58 <__lo0bits+0x52>
 8009d14:	0798      	lsls	r0, r3, #30
 8009d16:	bf49      	itett	mi
 8009d18:	085b      	lsrmi	r3, r3, #1
 8009d1a:	089b      	lsrpl	r3, r3, #2
 8009d1c:	2001      	movmi	r0, #1
 8009d1e:	6013      	strmi	r3, [r2, #0]
 8009d20:	bf5c      	itt	pl
 8009d22:	6013      	strpl	r3, [r2, #0]
 8009d24:	2002      	movpl	r0, #2
 8009d26:	4770      	bx	lr
 8009d28:	b299      	uxth	r1, r3
 8009d2a:	b909      	cbnz	r1, 8009d30 <__lo0bits+0x2a>
 8009d2c:	0c1b      	lsrs	r3, r3, #16
 8009d2e:	2010      	movs	r0, #16
 8009d30:	b2d9      	uxtb	r1, r3
 8009d32:	b909      	cbnz	r1, 8009d38 <__lo0bits+0x32>
 8009d34:	3008      	adds	r0, #8
 8009d36:	0a1b      	lsrs	r3, r3, #8
 8009d38:	0719      	lsls	r1, r3, #28
 8009d3a:	bf04      	itt	eq
 8009d3c:	091b      	lsreq	r3, r3, #4
 8009d3e:	3004      	addeq	r0, #4
 8009d40:	0799      	lsls	r1, r3, #30
 8009d42:	bf04      	itt	eq
 8009d44:	089b      	lsreq	r3, r3, #2
 8009d46:	3002      	addeq	r0, #2
 8009d48:	07d9      	lsls	r1, r3, #31
 8009d4a:	d403      	bmi.n	8009d54 <__lo0bits+0x4e>
 8009d4c:	085b      	lsrs	r3, r3, #1
 8009d4e:	f100 0001 	add.w	r0, r0, #1
 8009d52:	d003      	beq.n	8009d5c <__lo0bits+0x56>
 8009d54:	6013      	str	r3, [r2, #0]
 8009d56:	4770      	bx	lr
 8009d58:	2000      	movs	r0, #0
 8009d5a:	4770      	bx	lr
 8009d5c:	2020      	movs	r0, #32
 8009d5e:	4770      	bx	lr

08009d60 <__i2b>:
 8009d60:	b510      	push	{r4, lr}
 8009d62:	460c      	mov	r4, r1
 8009d64:	2101      	movs	r1, #1
 8009d66:	f7ff ff07 	bl	8009b78 <_Balloc>
 8009d6a:	4602      	mov	r2, r0
 8009d6c:	b928      	cbnz	r0, 8009d7a <__i2b+0x1a>
 8009d6e:	4b05      	ldr	r3, [pc, #20]	@ (8009d84 <__i2b+0x24>)
 8009d70:	4805      	ldr	r0, [pc, #20]	@ (8009d88 <__i2b+0x28>)
 8009d72:	f240 1145 	movw	r1, #325	@ 0x145
 8009d76:	f000 fcb5 	bl	800a6e4 <__assert_func>
 8009d7a:	2301      	movs	r3, #1
 8009d7c:	6144      	str	r4, [r0, #20]
 8009d7e:	6103      	str	r3, [r0, #16]
 8009d80:	bd10      	pop	{r4, pc}
 8009d82:	bf00      	nop
 8009d84:	0800c0ac 	.word	0x0800c0ac
 8009d88:	0800c0bd 	.word	0x0800c0bd

08009d8c <__multiply>:
 8009d8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d90:	4617      	mov	r7, r2
 8009d92:	690a      	ldr	r2, [r1, #16]
 8009d94:	693b      	ldr	r3, [r7, #16]
 8009d96:	429a      	cmp	r2, r3
 8009d98:	bfa8      	it	ge
 8009d9a:	463b      	movge	r3, r7
 8009d9c:	4689      	mov	r9, r1
 8009d9e:	bfa4      	itt	ge
 8009da0:	460f      	movge	r7, r1
 8009da2:	4699      	movge	r9, r3
 8009da4:	693d      	ldr	r5, [r7, #16]
 8009da6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009daa:	68bb      	ldr	r3, [r7, #8]
 8009dac:	6879      	ldr	r1, [r7, #4]
 8009dae:	eb05 060a 	add.w	r6, r5, sl
 8009db2:	42b3      	cmp	r3, r6
 8009db4:	b085      	sub	sp, #20
 8009db6:	bfb8      	it	lt
 8009db8:	3101      	addlt	r1, #1
 8009dba:	f7ff fedd 	bl	8009b78 <_Balloc>
 8009dbe:	b930      	cbnz	r0, 8009dce <__multiply+0x42>
 8009dc0:	4602      	mov	r2, r0
 8009dc2:	4b41      	ldr	r3, [pc, #260]	@ (8009ec8 <__multiply+0x13c>)
 8009dc4:	4841      	ldr	r0, [pc, #260]	@ (8009ecc <__multiply+0x140>)
 8009dc6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009dca:	f000 fc8b 	bl	800a6e4 <__assert_func>
 8009dce:	f100 0414 	add.w	r4, r0, #20
 8009dd2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009dd6:	4623      	mov	r3, r4
 8009dd8:	2200      	movs	r2, #0
 8009dda:	4573      	cmp	r3, lr
 8009ddc:	d320      	bcc.n	8009e20 <__multiply+0x94>
 8009dde:	f107 0814 	add.w	r8, r7, #20
 8009de2:	f109 0114 	add.w	r1, r9, #20
 8009de6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009dea:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009dee:	9302      	str	r3, [sp, #8]
 8009df0:	1beb      	subs	r3, r5, r7
 8009df2:	3b15      	subs	r3, #21
 8009df4:	f023 0303 	bic.w	r3, r3, #3
 8009df8:	3304      	adds	r3, #4
 8009dfa:	3715      	adds	r7, #21
 8009dfc:	42bd      	cmp	r5, r7
 8009dfe:	bf38      	it	cc
 8009e00:	2304      	movcc	r3, #4
 8009e02:	9301      	str	r3, [sp, #4]
 8009e04:	9b02      	ldr	r3, [sp, #8]
 8009e06:	9103      	str	r1, [sp, #12]
 8009e08:	428b      	cmp	r3, r1
 8009e0a:	d80c      	bhi.n	8009e26 <__multiply+0x9a>
 8009e0c:	2e00      	cmp	r6, #0
 8009e0e:	dd03      	ble.n	8009e18 <__multiply+0x8c>
 8009e10:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d055      	beq.n	8009ec4 <__multiply+0x138>
 8009e18:	6106      	str	r6, [r0, #16]
 8009e1a:	b005      	add	sp, #20
 8009e1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e20:	f843 2b04 	str.w	r2, [r3], #4
 8009e24:	e7d9      	b.n	8009dda <__multiply+0x4e>
 8009e26:	f8b1 a000 	ldrh.w	sl, [r1]
 8009e2a:	f1ba 0f00 	cmp.w	sl, #0
 8009e2e:	d01f      	beq.n	8009e70 <__multiply+0xe4>
 8009e30:	46c4      	mov	ip, r8
 8009e32:	46a1      	mov	r9, r4
 8009e34:	2700      	movs	r7, #0
 8009e36:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009e3a:	f8d9 3000 	ldr.w	r3, [r9]
 8009e3e:	fa1f fb82 	uxth.w	fp, r2
 8009e42:	b29b      	uxth	r3, r3
 8009e44:	fb0a 330b 	mla	r3, sl, fp, r3
 8009e48:	443b      	add	r3, r7
 8009e4a:	f8d9 7000 	ldr.w	r7, [r9]
 8009e4e:	0c12      	lsrs	r2, r2, #16
 8009e50:	0c3f      	lsrs	r7, r7, #16
 8009e52:	fb0a 7202 	mla	r2, sl, r2, r7
 8009e56:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009e5a:	b29b      	uxth	r3, r3
 8009e5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009e60:	4565      	cmp	r5, ip
 8009e62:	f849 3b04 	str.w	r3, [r9], #4
 8009e66:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009e6a:	d8e4      	bhi.n	8009e36 <__multiply+0xaa>
 8009e6c:	9b01      	ldr	r3, [sp, #4]
 8009e6e:	50e7      	str	r7, [r4, r3]
 8009e70:	9b03      	ldr	r3, [sp, #12]
 8009e72:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009e76:	3104      	adds	r1, #4
 8009e78:	f1b9 0f00 	cmp.w	r9, #0
 8009e7c:	d020      	beq.n	8009ec0 <__multiply+0x134>
 8009e7e:	6823      	ldr	r3, [r4, #0]
 8009e80:	4647      	mov	r7, r8
 8009e82:	46a4      	mov	ip, r4
 8009e84:	f04f 0a00 	mov.w	sl, #0
 8009e88:	f8b7 b000 	ldrh.w	fp, [r7]
 8009e8c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009e90:	fb09 220b 	mla	r2, r9, fp, r2
 8009e94:	4452      	add	r2, sl
 8009e96:	b29b      	uxth	r3, r3
 8009e98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009e9c:	f84c 3b04 	str.w	r3, [ip], #4
 8009ea0:	f857 3b04 	ldr.w	r3, [r7], #4
 8009ea4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009ea8:	f8bc 3000 	ldrh.w	r3, [ip]
 8009eac:	fb09 330a 	mla	r3, r9, sl, r3
 8009eb0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009eb4:	42bd      	cmp	r5, r7
 8009eb6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009eba:	d8e5      	bhi.n	8009e88 <__multiply+0xfc>
 8009ebc:	9a01      	ldr	r2, [sp, #4]
 8009ebe:	50a3      	str	r3, [r4, r2]
 8009ec0:	3404      	adds	r4, #4
 8009ec2:	e79f      	b.n	8009e04 <__multiply+0x78>
 8009ec4:	3e01      	subs	r6, #1
 8009ec6:	e7a1      	b.n	8009e0c <__multiply+0x80>
 8009ec8:	0800c0ac 	.word	0x0800c0ac
 8009ecc:	0800c0bd 	.word	0x0800c0bd

08009ed0 <__pow5mult>:
 8009ed0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ed4:	4615      	mov	r5, r2
 8009ed6:	f012 0203 	ands.w	r2, r2, #3
 8009eda:	4607      	mov	r7, r0
 8009edc:	460e      	mov	r6, r1
 8009ede:	d007      	beq.n	8009ef0 <__pow5mult+0x20>
 8009ee0:	4c25      	ldr	r4, [pc, #148]	@ (8009f78 <__pow5mult+0xa8>)
 8009ee2:	3a01      	subs	r2, #1
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009eea:	f7ff fea7 	bl	8009c3c <__multadd>
 8009eee:	4606      	mov	r6, r0
 8009ef0:	10ad      	asrs	r5, r5, #2
 8009ef2:	d03d      	beq.n	8009f70 <__pow5mult+0xa0>
 8009ef4:	69fc      	ldr	r4, [r7, #28]
 8009ef6:	b97c      	cbnz	r4, 8009f18 <__pow5mult+0x48>
 8009ef8:	2010      	movs	r0, #16
 8009efa:	f7ff fd87 	bl	8009a0c <malloc>
 8009efe:	4602      	mov	r2, r0
 8009f00:	61f8      	str	r0, [r7, #28]
 8009f02:	b928      	cbnz	r0, 8009f10 <__pow5mult+0x40>
 8009f04:	4b1d      	ldr	r3, [pc, #116]	@ (8009f7c <__pow5mult+0xac>)
 8009f06:	481e      	ldr	r0, [pc, #120]	@ (8009f80 <__pow5mult+0xb0>)
 8009f08:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009f0c:	f000 fbea 	bl	800a6e4 <__assert_func>
 8009f10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009f14:	6004      	str	r4, [r0, #0]
 8009f16:	60c4      	str	r4, [r0, #12]
 8009f18:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009f1c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009f20:	b94c      	cbnz	r4, 8009f36 <__pow5mult+0x66>
 8009f22:	f240 2171 	movw	r1, #625	@ 0x271
 8009f26:	4638      	mov	r0, r7
 8009f28:	f7ff ff1a 	bl	8009d60 <__i2b>
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009f32:	4604      	mov	r4, r0
 8009f34:	6003      	str	r3, [r0, #0]
 8009f36:	f04f 0900 	mov.w	r9, #0
 8009f3a:	07eb      	lsls	r3, r5, #31
 8009f3c:	d50a      	bpl.n	8009f54 <__pow5mult+0x84>
 8009f3e:	4631      	mov	r1, r6
 8009f40:	4622      	mov	r2, r4
 8009f42:	4638      	mov	r0, r7
 8009f44:	f7ff ff22 	bl	8009d8c <__multiply>
 8009f48:	4631      	mov	r1, r6
 8009f4a:	4680      	mov	r8, r0
 8009f4c:	4638      	mov	r0, r7
 8009f4e:	f7ff fe53 	bl	8009bf8 <_Bfree>
 8009f52:	4646      	mov	r6, r8
 8009f54:	106d      	asrs	r5, r5, #1
 8009f56:	d00b      	beq.n	8009f70 <__pow5mult+0xa0>
 8009f58:	6820      	ldr	r0, [r4, #0]
 8009f5a:	b938      	cbnz	r0, 8009f6c <__pow5mult+0x9c>
 8009f5c:	4622      	mov	r2, r4
 8009f5e:	4621      	mov	r1, r4
 8009f60:	4638      	mov	r0, r7
 8009f62:	f7ff ff13 	bl	8009d8c <__multiply>
 8009f66:	6020      	str	r0, [r4, #0]
 8009f68:	f8c0 9000 	str.w	r9, [r0]
 8009f6c:	4604      	mov	r4, r0
 8009f6e:	e7e4      	b.n	8009f3a <__pow5mult+0x6a>
 8009f70:	4630      	mov	r0, r6
 8009f72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f76:	bf00      	nop
 8009f78:	0800c170 	.word	0x0800c170
 8009f7c:	0800c03d 	.word	0x0800c03d
 8009f80:	0800c0bd 	.word	0x0800c0bd

08009f84 <__lshift>:
 8009f84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f88:	460c      	mov	r4, r1
 8009f8a:	6849      	ldr	r1, [r1, #4]
 8009f8c:	6923      	ldr	r3, [r4, #16]
 8009f8e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009f92:	68a3      	ldr	r3, [r4, #8]
 8009f94:	4607      	mov	r7, r0
 8009f96:	4691      	mov	r9, r2
 8009f98:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009f9c:	f108 0601 	add.w	r6, r8, #1
 8009fa0:	42b3      	cmp	r3, r6
 8009fa2:	db0b      	blt.n	8009fbc <__lshift+0x38>
 8009fa4:	4638      	mov	r0, r7
 8009fa6:	f7ff fde7 	bl	8009b78 <_Balloc>
 8009faa:	4605      	mov	r5, r0
 8009fac:	b948      	cbnz	r0, 8009fc2 <__lshift+0x3e>
 8009fae:	4602      	mov	r2, r0
 8009fb0:	4b28      	ldr	r3, [pc, #160]	@ (800a054 <__lshift+0xd0>)
 8009fb2:	4829      	ldr	r0, [pc, #164]	@ (800a058 <__lshift+0xd4>)
 8009fb4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009fb8:	f000 fb94 	bl	800a6e4 <__assert_func>
 8009fbc:	3101      	adds	r1, #1
 8009fbe:	005b      	lsls	r3, r3, #1
 8009fc0:	e7ee      	b.n	8009fa0 <__lshift+0x1c>
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	f100 0114 	add.w	r1, r0, #20
 8009fc8:	f100 0210 	add.w	r2, r0, #16
 8009fcc:	4618      	mov	r0, r3
 8009fce:	4553      	cmp	r3, sl
 8009fd0:	db33      	blt.n	800a03a <__lshift+0xb6>
 8009fd2:	6920      	ldr	r0, [r4, #16]
 8009fd4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009fd8:	f104 0314 	add.w	r3, r4, #20
 8009fdc:	f019 091f 	ands.w	r9, r9, #31
 8009fe0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009fe4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009fe8:	d02b      	beq.n	800a042 <__lshift+0xbe>
 8009fea:	f1c9 0e20 	rsb	lr, r9, #32
 8009fee:	468a      	mov	sl, r1
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	6818      	ldr	r0, [r3, #0]
 8009ff4:	fa00 f009 	lsl.w	r0, r0, r9
 8009ff8:	4310      	orrs	r0, r2
 8009ffa:	f84a 0b04 	str.w	r0, [sl], #4
 8009ffe:	f853 2b04 	ldr.w	r2, [r3], #4
 800a002:	459c      	cmp	ip, r3
 800a004:	fa22 f20e 	lsr.w	r2, r2, lr
 800a008:	d8f3      	bhi.n	8009ff2 <__lshift+0x6e>
 800a00a:	ebac 0304 	sub.w	r3, ip, r4
 800a00e:	3b15      	subs	r3, #21
 800a010:	f023 0303 	bic.w	r3, r3, #3
 800a014:	3304      	adds	r3, #4
 800a016:	f104 0015 	add.w	r0, r4, #21
 800a01a:	4560      	cmp	r0, ip
 800a01c:	bf88      	it	hi
 800a01e:	2304      	movhi	r3, #4
 800a020:	50ca      	str	r2, [r1, r3]
 800a022:	b10a      	cbz	r2, 800a028 <__lshift+0xa4>
 800a024:	f108 0602 	add.w	r6, r8, #2
 800a028:	3e01      	subs	r6, #1
 800a02a:	4638      	mov	r0, r7
 800a02c:	612e      	str	r6, [r5, #16]
 800a02e:	4621      	mov	r1, r4
 800a030:	f7ff fde2 	bl	8009bf8 <_Bfree>
 800a034:	4628      	mov	r0, r5
 800a036:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a03a:	f842 0f04 	str.w	r0, [r2, #4]!
 800a03e:	3301      	adds	r3, #1
 800a040:	e7c5      	b.n	8009fce <__lshift+0x4a>
 800a042:	3904      	subs	r1, #4
 800a044:	f853 2b04 	ldr.w	r2, [r3], #4
 800a048:	f841 2f04 	str.w	r2, [r1, #4]!
 800a04c:	459c      	cmp	ip, r3
 800a04e:	d8f9      	bhi.n	800a044 <__lshift+0xc0>
 800a050:	e7ea      	b.n	800a028 <__lshift+0xa4>
 800a052:	bf00      	nop
 800a054:	0800c0ac 	.word	0x0800c0ac
 800a058:	0800c0bd 	.word	0x0800c0bd

0800a05c <__mcmp>:
 800a05c:	690a      	ldr	r2, [r1, #16]
 800a05e:	4603      	mov	r3, r0
 800a060:	6900      	ldr	r0, [r0, #16]
 800a062:	1a80      	subs	r0, r0, r2
 800a064:	b530      	push	{r4, r5, lr}
 800a066:	d10e      	bne.n	800a086 <__mcmp+0x2a>
 800a068:	3314      	adds	r3, #20
 800a06a:	3114      	adds	r1, #20
 800a06c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a070:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a074:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a078:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a07c:	4295      	cmp	r5, r2
 800a07e:	d003      	beq.n	800a088 <__mcmp+0x2c>
 800a080:	d205      	bcs.n	800a08e <__mcmp+0x32>
 800a082:	f04f 30ff 	mov.w	r0, #4294967295
 800a086:	bd30      	pop	{r4, r5, pc}
 800a088:	42a3      	cmp	r3, r4
 800a08a:	d3f3      	bcc.n	800a074 <__mcmp+0x18>
 800a08c:	e7fb      	b.n	800a086 <__mcmp+0x2a>
 800a08e:	2001      	movs	r0, #1
 800a090:	e7f9      	b.n	800a086 <__mcmp+0x2a>
	...

0800a094 <__mdiff>:
 800a094:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a098:	4689      	mov	r9, r1
 800a09a:	4606      	mov	r6, r0
 800a09c:	4611      	mov	r1, r2
 800a09e:	4648      	mov	r0, r9
 800a0a0:	4614      	mov	r4, r2
 800a0a2:	f7ff ffdb 	bl	800a05c <__mcmp>
 800a0a6:	1e05      	subs	r5, r0, #0
 800a0a8:	d112      	bne.n	800a0d0 <__mdiff+0x3c>
 800a0aa:	4629      	mov	r1, r5
 800a0ac:	4630      	mov	r0, r6
 800a0ae:	f7ff fd63 	bl	8009b78 <_Balloc>
 800a0b2:	4602      	mov	r2, r0
 800a0b4:	b928      	cbnz	r0, 800a0c2 <__mdiff+0x2e>
 800a0b6:	4b3f      	ldr	r3, [pc, #252]	@ (800a1b4 <__mdiff+0x120>)
 800a0b8:	f240 2137 	movw	r1, #567	@ 0x237
 800a0bc:	483e      	ldr	r0, [pc, #248]	@ (800a1b8 <__mdiff+0x124>)
 800a0be:	f000 fb11 	bl	800a6e4 <__assert_func>
 800a0c2:	2301      	movs	r3, #1
 800a0c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a0c8:	4610      	mov	r0, r2
 800a0ca:	b003      	add	sp, #12
 800a0cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0d0:	bfbc      	itt	lt
 800a0d2:	464b      	movlt	r3, r9
 800a0d4:	46a1      	movlt	r9, r4
 800a0d6:	4630      	mov	r0, r6
 800a0d8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a0dc:	bfba      	itte	lt
 800a0de:	461c      	movlt	r4, r3
 800a0e0:	2501      	movlt	r5, #1
 800a0e2:	2500      	movge	r5, #0
 800a0e4:	f7ff fd48 	bl	8009b78 <_Balloc>
 800a0e8:	4602      	mov	r2, r0
 800a0ea:	b918      	cbnz	r0, 800a0f4 <__mdiff+0x60>
 800a0ec:	4b31      	ldr	r3, [pc, #196]	@ (800a1b4 <__mdiff+0x120>)
 800a0ee:	f240 2145 	movw	r1, #581	@ 0x245
 800a0f2:	e7e3      	b.n	800a0bc <__mdiff+0x28>
 800a0f4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a0f8:	6926      	ldr	r6, [r4, #16]
 800a0fa:	60c5      	str	r5, [r0, #12]
 800a0fc:	f109 0310 	add.w	r3, r9, #16
 800a100:	f109 0514 	add.w	r5, r9, #20
 800a104:	f104 0e14 	add.w	lr, r4, #20
 800a108:	f100 0b14 	add.w	fp, r0, #20
 800a10c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a110:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a114:	9301      	str	r3, [sp, #4]
 800a116:	46d9      	mov	r9, fp
 800a118:	f04f 0c00 	mov.w	ip, #0
 800a11c:	9b01      	ldr	r3, [sp, #4]
 800a11e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a122:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a126:	9301      	str	r3, [sp, #4]
 800a128:	fa1f f38a 	uxth.w	r3, sl
 800a12c:	4619      	mov	r1, r3
 800a12e:	b283      	uxth	r3, r0
 800a130:	1acb      	subs	r3, r1, r3
 800a132:	0c00      	lsrs	r0, r0, #16
 800a134:	4463      	add	r3, ip
 800a136:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a13a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a13e:	b29b      	uxth	r3, r3
 800a140:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a144:	4576      	cmp	r6, lr
 800a146:	f849 3b04 	str.w	r3, [r9], #4
 800a14a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a14e:	d8e5      	bhi.n	800a11c <__mdiff+0x88>
 800a150:	1b33      	subs	r3, r6, r4
 800a152:	3b15      	subs	r3, #21
 800a154:	f023 0303 	bic.w	r3, r3, #3
 800a158:	3415      	adds	r4, #21
 800a15a:	3304      	adds	r3, #4
 800a15c:	42a6      	cmp	r6, r4
 800a15e:	bf38      	it	cc
 800a160:	2304      	movcc	r3, #4
 800a162:	441d      	add	r5, r3
 800a164:	445b      	add	r3, fp
 800a166:	461e      	mov	r6, r3
 800a168:	462c      	mov	r4, r5
 800a16a:	4544      	cmp	r4, r8
 800a16c:	d30e      	bcc.n	800a18c <__mdiff+0xf8>
 800a16e:	f108 0103 	add.w	r1, r8, #3
 800a172:	1b49      	subs	r1, r1, r5
 800a174:	f021 0103 	bic.w	r1, r1, #3
 800a178:	3d03      	subs	r5, #3
 800a17a:	45a8      	cmp	r8, r5
 800a17c:	bf38      	it	cc
 800a17e:	2100      	movcc	r1, #0
 800a180:	440b      	add	r3, r1
 800a182:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a186:	b191      	cbz	r1, 800a1ae <__mdiff+0x11a>
 800a188:	6117      	str	r7, [r2, #16]
 800a18a:	e79d      	b.n	800a0c8 <__mdiff+0x34>
 800a18c:	f854 1b04 	ldr.w	r1, [r4], #4
 800a190:	46e6      	mov	lr, ip
 800a192:	0c08      	lsrs	r0, r1, #16
 800a194:	fa1c fc81 	uxtah	ip, ip, r1
 800a198:	4471      	add	r1, lr
 800a19a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a19e:	b289      	uxth	r1, r1
 800a1a0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a1a4:	f846 1b04 	str.w	r1, [r6], #4
 800a1a8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a1ac:	e7dd      	b.n	800a16a <__mdiff+0xd6>
 800a1ae:	3f01      	subs	r7, #1
 800a1b0:	e7e7      	b.n	800a182 <__mdiff+0xee>
 800a1b2:	bf00      	nop
 800a1b4:	0800c0ac 	.word	0x0800c0ac
 800a1b8:	0800c0bd 	.word	0x0800c0bd

0800a1bc <__d2b>:
 800a1bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a1c0:	460f      	mov	r7, r1
 800a1c2:	2101      	movs	r1, #1
 800a1c4:	ec59 8b10 	vmov	r8, r9, d0
 800a1c8:	4616      	mov	r6, r2
 800a1ca:	f7ff fcd5 	bl	8009b78 <_Balloc>
 800a1ce:	4604      	mov	r4, r0
 800a1d0:	b930      	cbnz	r0, 800a1e0 <__d2b+0x24>
 800a1d2:	4602      	mov	r2, r0
 800a1d4:	4b23      	ldr	r3, [pc, #140]	@ (800a264 <__d2b+0xa8>)
 800a1d6:	4824      	ldr	r0, [pc, #144]	@ (800a268 <__d2b+0xac>)
 800a1d8:	f240 310f 	movw	r1, #783	@ 0x30f
 800a1dc:	f000 fa82 	bl	800a6e4 <__assert_func>
 800a1e0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a1e4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a1e8:	b10d      	cbz	r5, 800a1ee <__d2b+0x32>
 800a1ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a1ee:	9301      	str	r3, [sp, #4]
 800a1f0:	f1b8 0300 	subs.w	r3, r8, #0
 800a1f4:	d023      	beq.n	800a23e <__d2b+0x82>
 800a1f6:	4668      	mov	r0, sp
 800a1f8:	9300      	str	r3, [sp, #0]
 800a1fa:	f7ff fd84 	bl	8009d06 <__lo0bits>
 800a1fe:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a202:	b1d0      	cbz	r0, 800a23a <__d2b+0x7e>
 800a204:	f1c0 0320 	rsb	r3, r0, #32
 800a208:	fa02 f303 	lsl.w	r3, r2, r3
 800a20c:	430b      	orrs	r3, r1
 800a20e:	40c2      	lsrs	r2, r0
 800a210:	6163      	str	r3, [r4, #20]
 800a212:	9201      	str	r2, [sp, #4]
 800a214:	9b01      	ldr	r3, [sp, #4]
 800a216:	61a3      	str	r3, [r4, #24]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	bf0c      	ite	eq
 800a21c:	2201      	moveq	r2, #1
 800a21e:	2202      	movne	r2, #2
 800a220:	6122      	str	r2, [r4, #16]
 800a222:	b1a5      	cbz	r5, 800a24e <__d2b+0x92>
 800a224:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a228:	4405      	add	r5, r0
 800a22a:	603d      	str	r5, [r7, #0]
 800a22c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a230:	6030      	str	r0, [r6, #0]
 800a232:	4620      	mov	r0, r4
 800a234:	b003      	add	sp, #12
 800a236:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a23a:	6161      	str	r1, [r4, #20]
 800a23c:	e7ea      	b.n	800a214 <__d2b+0x58>
 800a23e:	a801      	add	r0, sp, #4
 800a240:	f7ff fd61 	bl	8009d06 <__lo0bits>
 800a244:	9b01      	ldr	r3, [sp, #4]
 800a246:	6163      	str	r3, [r4, #20]
 800a248:	3020      	adds	r0, #32
 800a24a:	2201      	movs	r2, #1
 800a24c:	e7e8      	b.n	800a220 <__d2b+0x64>
 800a24e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a252:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a256:	6038      	str	r0, [r7, #0]
 800a258:	6918      	ldr	r0, [r3, #16]
 800a25a:	f7ff fd35 	bl	8009cc8 <__hi0bits>
 800a25e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a262:	e7e5      	b.n	800a230 <__d2b+0x74>
 800a264:	0800c0ac 	.word	0x0800c0ac
 800a268:	0800c0bd 	.word	0x0800c0bd

0800a26c <__ssputs_r>:
 800a26c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a270:	688e      	ldr	r6, [r1, #8]
 800a272:	461f      	mov	r7, r3
 800a274:	42be      	cmp	r6, r7
 800a276:	680b      	ldr	r3, [r1, #0]
 800a278:	4682      	mov	sl, r0
 800a27a:	460c      	mov	r4, r1
 800a27c:	4690      	mov	r8, r2
 800a27e:	d82d      	bhi.n	800a2dc <__ssputs_r+0x70>
 800a280:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a284:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a288:	d026      	beq.n	800a2d8 <__ssputs_r+0x6c>
 800a28a:	6965      	ldr	r5, [r4, #20]
 800a28c:	6909      	ldr	r1, [r1, #16]
 800a28e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a292:	eba3 0901 	sub.w	r9, r3, r1
 800a296:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a29a:	1c7b      	adds	r3, r7, #1
 800a29c:	444b      	add	r3, r9
 800a29e:	106d      	asrs	r5, r5, #1
 800a2a0:	429d      	cmp	r5, r3
 800a2a2:	bf38      	it	cc
 800a2a4:	461d      	movcc	r5, r3
 800a2a6:	0553      	lsls	r3, r2, #21
 800a2a8:	d527      	bpl.n	800a2fa <__ssputs_r+0x8e>
 800a2aa:	4629      	mov	r1, r5
 800a2ac:	f7ff fbd8 	bl	8009a60 <_malloc_r>
 800a2b0:	4606      	mov	r6, r0
 800a2b2:	b360      	cbz	r0, 800a30e <__ssputs_r+0xa2>
 800a2b4:	6921      	ldr	r1, [r4, #16]
 800a2b6:	464a      	mov	r2, r9
 800a2b8:	f000 fa06 	bl	800a6c8 <memcpy>
 800a2bc:	89a3      	ldrh	r3, [r4, #12]
 800a2be:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a2c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a2c6:	81a3      	strh	r3, [r4, #12]
 800a2c8:	6126      	str	r6, [r4, #16]
 800a2ca:	6165      	str	r5, [r4, #20]
 800a2cc:	444e      	add	r6, r9
 800a2ce:	eba5 0509 	sub.w	r5, r5, r9
 800a2d2:	6026      	str	r6, [r4, #0]
 800a2d4:	60a5      	str	r5, [r4, #8]
 800a2d6:	463e      	mov	r6, r7
 800a2d8:	42be      	cmp	r6, r7
 800a2da:	d900      	bls.n	800a2de <__ssputs_r+0x72>
 800a2dc:	463e      	mov	r6, r7
 800a2de:	6820      	ldr	r0, [r4, #0]
 800a2e0:	4632      	mov	r2, r6
 800a2e2:	4641      	mov	r1, r8
 800a2e4:	f000 f9c6 	bl	800a674 <memmove>
 800a2e8:	68a3      	ldr	r3, [r4, #8]
 800a2ea:	1b9b      	subs	r3, r3, r6
 800a2ec:	60a3      	str	r3, [r4, #8]
 800a2ee:	6823      	ldr	r3, [r4, #0]
 800a2f0:	4433      	add	r3, r6
 800a2f2:	6023      	str	r3, [r4, #0]
 800a2f4:	2000      	movs	r0, #0
 800a2f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2fa:	462a      	mov	r2, r5
 800a2fc:	f000 fa36 	bl	800a76c <_realloc_r>
 800a300:	4606      	mov	r6, r0
 800a302:	2800      	cmp	r0, #0
 800a304:	d1e0      	bne.n	800a2c8 <__ssputs_r+0x5c>
 800a306:	6921      	ldr	r1, [r4, #16]
 800a308:	4650      	mov	r0, sl
 800a30a:	f7ff fb35 	bl	8009978 <_free_r>
 800a30e:	230c      	movs	r3, #12
 800a310:	f8ca 3000 	str.w	r3, [sl]
 800a314:	89a3      	ldrh	r3, [r4, #12]
 800a316:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a31a:	81a3      	strh	r3, [r4, #12]
 800a31c:	f04f 30ff 	mov.w	r0, #4294967295
 800a320:	e7e9      	b.n	800a2f6 <__ssputs_r+0x8a>
	...

0800a324 <_svfiprintf_r>:
 800a324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a328:	4698      	mov	r8, r3
 800a32a:	898b      	ldrh	r3, [r1, #12]
 800a32c:	061b      	lsls	r3, r3, #24
 800a32e:	b09d      	sub	sp, #116	@ 0x74
 800a330:	4607      	mov	r7, r0
 800a332:	460d      	mov	r5, r1
 800a334:	4614      	mov	r4, r2
 800a336:	d510      	bpl.n	800a35a <_svfiprintf_r+0x36>
 800a338:	690b      	ldr	r3, [r1, #16]
 800a33a:	b973      	cbnz	r3, 800a35a <_svfiprintf_r+0x36>
 800a33c:	2140      	movs	r1, #64	@ 0x40
 800a33e:	f7ff fb8f 	bl	8009a60 <_malloc_r>
 800a342:	6028      	str	r0, [r5, #0]
 800a344:	6128      	str	r0, [r5, #16]
 800a346:	b930      	cbnz	r0, 800a356 <_svfiprintf_r+0x32>
 800a348:	230c      	movs	r3, #12
 800a34a:	603b      	str	r3, [r7, #0]
 800a34c:	f04f 30ff 	mov.w	r0, #4294967295
 800a350:	b01d      	add	sp, #116	@ 0x74
 800a352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a356:	2340      	movs	r3, #64	@ 0x40
 800a358:	616b      	str	r3, [r5, #20]
 800a35a:	2300      	movs	r3, #0
 800a35c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a35e:	2320      	movs	r3, #32
 800a360:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a364:	f8cd 800c 	str.w	r8, [sp, #12]
 800a368:	2330      	movs	r3, #48	@ 0x30
 800a36a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a508 <_svfiprintf_r+0x1e4>
 800a36e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a372:	f04f 0901 	mov.w	r9, #1
 800a376:	4623      	mov	r3, r4
 800a378:	469a      	mov	sl, r3
 800a37a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a37e:	b10a      	cbz	r2, 800a384 <_svfiprintf_r+0x60>
 800a380:	2a25      	cmp	r2, #37	@ 0x25
 800a382:	d1f9      	bne.n	800a378 <_svfiprintf_r+0x54>
 800a384:	ebba 0b04 	subs.w	fp, sl, r4
 800a388:	d00b      	beq.n	800a3a2 <_svfiprintf_r+0x7e>
 800a38a:	465b      	mov	r3, fp
 800a38c:	4622      	mov	r2, r4
 800a38e:	4629      	mov	r1, r5
 800a390:	4638      	mov	r0, r7
 800a392:	f7ff ff6b 	bl	800a26c <__ssputs_r>
 800a396:	3001      	adds	r0, #1
 800a398:	f000 80a7 	beq.w	800a4ea <_svfiprintf_r+0x1c6>
 800a39c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a39e:	445a      	add	r2, fp
 800a3a0:	9209      	str	r2, [sp, #36]	@ 0x24
 800a3a2:	f89a 3000 	ldrb.w	r3, [sl]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	f000 809f 	beq.w	800a4ea <_svfiprintf_r+0x1c6>
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	f04f 32ff 	mov.w	r2, #4294967295
 800a3b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a3b6:	f10a 0a01 	add.w	sl, sl, #1
 800a3ba:	9304      	str	r3, [sp, #16]
 800a3bc:	9307      	str	r3, [sp, #28]
 800a3be:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a3c2:	931a      	str	r3, [sp, #104]	@ 0x68
 800a3c4:	4654      	mov	r4, sl
 800a3c6:	2205      	movs	r2, #5
 800a3c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3cc:	484e      	ldr	r0, [pc, #312]	@ (800a508 <_svfiprintf_r+0x1e4>)
 800a3ce:	f7f5 feff 	bl	80001d0 <memchr>
 800a3d2:	9a04      	ldr	r2, [sp, #16]
 800a3d4:	b9d8      	cbnz	r0, 800a40e <_svfiprintf_r+0xea>
 800a3d6:	06d0      	lsls	r0, r2, #27
 800a3d8:	bf44      	itt	mi
 800a3da:	2320      	movmi	r3, #32
 800a3dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a3e0:	0711      	lsls	r1, r2, #28
 800a3e2:	bf44      	itt	mi
 800a3e4:	232b      	movmi	r3, #43	@ 0x2b
 800a3e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a3ea:	f89a 3000 	ldrb.w	r3, [sl]
 800a3ee:	2b2a      	cmp	r3, #42	@ 0x2a
 800a3f0:	d015      	beq.n	800a41e <_svfiprintf_r+0xfa>
 800a3f2:	9a07      	ldr	r2, [sp, #28]
 800a3f4:	4654      	mov	r4, sl
 800a3f6:	2000      	movs	r0, #0
 800a3f8:	f04f 0c0a 	mov.w	ip, #10
 800a3fc:	4621      	mov	r1, r4
 800a3fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a402:	3b30      	subs	r3, #48	@ 0x30
 800a404:	2b09      	cmp	r3, #9
 800a406:	d94b      	bls.n	800a4a0 <_svfiprintf_r+0x17c>
 800a408:	b1b0      	cbz	r0, 800a438 <_svfiprintf_r+0x114>
 800a40a:	9207      	str	r2, [sp, #28]
 800a40c:	e014      	b.n	800a438 <_svfiprintf_r+0x114>
 800a40e:	eba0 0308 	sub.w	r3, r0, r8
 800a412:	fa09 f303 	lsl.w	r3, r9, r3
 800a416:	4313      	orrs	r3, r2
 800a418:	9304      	str	r3, [sp, #16]
 800a41a:	46a2      	mov	sl, r4
 800a41c:	e7d2      	b.n	800a3c4 <_svfiprintf_r+0xa0>
 800a41e:	9b03      	ldr	r3, [sp, #12]
 800a420:	1d19      	adds	r1, r3, #4
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	9103      	str	r1, [sp, #12]
 800a426:	2b00      	cmp	r3, #0
 800a428:	bfbb      	ittet	lt
 800a42a:	425b      	neglt	r3, r3
 800a42c:	f042 0202 	orrlt.w	r2, r2, #2
 800a430:	9307      	strge	r3, [sp, #28]
 800a432:	9307      	strlt	r3, [sp, #28]
 800a434:	bfb8      	it	lt
 800a436:	9204      	strlt	r2, [sp, #16]
 800a438:	7823      	ldrb	r3, [r4, #0]
 800a43a:	2b2e      	cmp	r3, #46	@ 0x2e
 800a43c:	d10a      	bne.n	800a454 <_svfiprintf_r+0x130>
 800a43e:	7863      	ldrb	r3, [r4, #1]
 800a440:	2b2a      	cmp	r3, #42	@ 0x2a
 800a442:	d132      	bne.n	800a4aa <_svfiprintf_r+0x186>
 800a444:	9b03      	ldr	r3, [sp, #12]
 800a446:	1d1a      	adds	r2, r3, #4
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	9203      	str	r2, [sp, #12]
 800a44c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a450:	3402      	adds	r4, #2
 800a452:	9305      	str	r3, [sp, #20]
 800a454:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a518 <_svfiprintf_r+0x1f4>
 800a458:	7821      	ldrb	r1, [r4, #0]
 800a45a:	2203      	movs	r2, #3
 800a45c:	4650      	mov	r0, sl
 800a45e:	f7f5 feb7 	bl	80001d0 <memchr>
 800a462:	b138      	cbz	r0, 800a474 <_svfiprintf_r+0x150>
 800a464:	9b04      	ldr	r3, [sp, #16]
 800a466:	eba0 000a 	sub.w	r0, r0, sl
 800a46a:	2240      	movs	r2, #64	@ 0x40
 800a46c:	4082      	lsls	r2, r0
 800a46e:	4313      	orrs	r3, r2
 800a470:	3401      	adds	r4, #1
 800a472:	9304      	str	r3, [sp, #16]
 800a474:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a478:	4824      	ldr	r0, [pc, #144]	@ (800a50c <_svfiprintf_r+0x1e8>)
 800a47a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a47e:	2206      	movs	r2, #6
 800a480:	f7f5 fea6 	bl	80001d0 <memchr>
 800a484:	2800      	cmp	r0, #0
 800a486:	d036      	beq.n	800a4f6 <_svfiprintf_r+0x1d2>
 800a488:	4b21      	ldr	r3, [pc, #132]	@ (800a510 <_svfiprintf_r+0x1ec>)
 800a48a:	bb1b      	cbnz	r3, 800a4d4 <_svfiprintf_r+0x1b0>
 800a48c:	9b03      	ldr	r3, [sp, #12]
 800a48e:	3307      	adds	r3, #7
 800a490:	f023 0307 	bic.w	r3, r3, #7
 800a494:	3308      	adds	r3, #8
 800a496:	9303      	str	r3, [sp, #12]
 800a498:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a49a:	4433      	add	r3, r6
 800a49c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a49e:	e76a      	b.n	800a376 <_svfiprintf_r+0x52>
 800a4a0:	fb0c 3202 	mla	r2, ip, r2, r3
 800a4a4:	460c      	mov	r4, r1
 800a4a6:	2001      	movs	r0, #1
 800a4a8:	e7a8      	b.n	800a3fc <_svfiprintf_r+0xd8>
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	3401      	adds	r4, #1
 800a4ae:	9305      	str	r3, [sp, #20]
 800a4b0:	4619      	mov	r1, r3
 800a4b2:	f04f 0c0a 	mov.w	ip, #10
 800a4b6:	4620      	mov	r0, r4
 800a4b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a4bc:	3a30      	subs	r2, #48	@ 0x30
 800a4be:	2a09      	cmp	r2, #9
 800a4c0:	d903      	bls.n	800a4ca <_svfiprintf_r+0x1a6>
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d0c6      	beq.n	800a454 <_svfiprintf_r+0x130>
 800a4c6:	9105      	str	r1, [sp, #20]
 800a4c8:	e7c4      	b.n	800a454 <_svfiprintf_r+0x130>
 800a4ca:	fb0c 2101 	mla	r1, ip, r1, r2
 800a4ce:	4604      	mov	r4, r0
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	e7f0      	b.n	800a4b6 <_svfiprintf_r+0x192>
 800a4d4:	ab03      	add	r3, sp, #12
 800a4d6:	9300      	str	r3, [sp, #0]
 800a4d8:	462a      	mov	r2, r5
 800a4da:	4b0e      	ldr	r3, [pc, #56]	@ (800a514 <_svfiprintf_r+0x1f0>)
 800a4dc:	a904      	add	r1, sp, #16
 800a4de:	4638      	mov	r0, r7
 800a4e0:	f7fd fe5e 	bl	80081a0 <_printf_float>
 800a4e4:	1c42      	adds	r2, r0, #1
 800a4e6:	4606      	mov	r6, r0
 800a4e8:	d1d6      	bne.n	800a498 <_svfiprintf_r+0x174>
 800a4ea:	89ab      	ldrh	r3, [r5, #12]
 800a4ec:	065b      	lsls	r3, r3, #25
 800a4ee:	f53f af2d 	bmi.w	800a34c <_svfiprintf_r+0x28>
 800a4f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a4f4:	e72c      	b.n	800a350 <_svfiprintf_r+0x2c>
 800a4f6:	ab03      	add	r3, sp, #12
 800a4f8:	9300      	str	r3, [sp, #0]
 800a4fa:	462a      	mov	r2, r5
 800a4fc:	4b05      	ldr	r3, [pc, #20]	@ (800a514 <_svfiprintf_r+0x1f0>)
 800a4fe:	a904      	add	r1, sp, #16
 800a500:	4638      	mov	r0, r7
 800a502:	f7fe f8e5 	bl	80086d0 <_printf_i>
 800a506:	e7ed      	b.n	800a4e4 <_svfiprintf_r+0x1c0>
 800a508:	0800c116 	.word	0x0800c116
 800a50c:	0800c120 	.word	0x0800c120
 800a510:	080081a1 	.word	0x080081a1
 800a514:	0800a26d 	.word	0x0800a26d
 800a518:	0800c11c 	.word	0x0800c11c

0800a51c <__sflush_r>:
 800a51c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a524:	0716      	lsls	r6, r2, #28
 800a526:	4605      	mov	r5, r0
 800a528:	460c      	mov	r4, r1
 800a52a:	d454      	bmi.n	800a5d6 <__sflush_r+0xba>
 800a52c:	684b      	ldr	r3, [r1, #4]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	dc02      	bgt.n	800a538 <__sflush_r+0x1c>
 800a532:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a534:	2b00      	cmp	r3, #0
 800a536:	dd48      	ble.n	800a5ca <__sflush_r+0xae>
 800a538:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a53a:	2e00      	cmp	r6, #0
 800a53c:	d045      	beq.n	800a5ca <__sflush_r+0xae>
 800a53e:	2300      	movs	r3, #0
 800a540:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a544:	682f      	ldr	r7, [r5, #0]
 800a546:	6a21      	ldr	r1, [r4, #32]
 800a548:	602b      	str	r3, [r5, #0]
 800a54a:	d030      	beq.n	800a5ae <__sflush_r+0x92>
 800a54c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a54e:	89a3      	ldrh	r3, [r4, #12]
 800a550:	0759      	lsls	r1, r3, #29
 800a552:	d505      	bpl.n	800a560 <__sflush_r+0x44>
 800a554:	6863      	ldr	r3, [r4, #4]
 800a556:	1ad2      	subs	r2, r2, r3
 800a558:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a55a:	b10b      	cbz	r3, 800a560 <__sflush_r+0x44>
 800a55c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a55e:	1ad2      	subs	r2, r2, r3
 800a560:	2300      	movs	r3, #0
 800a562:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a564:	6a21      	ldr	r1, [r4, #32]
 800a566:	4628      	mov	r0, r5
 800a568:	47b0      	blx	r6
 800a56a:	1c43      	adds	r3, r0, #1
 800a56c:	89a3      	ldrh	r3, [r4, #12]
 800a56e:	d106      	bne.n	800a57e <__sflush_r+0x62>
 800a570:	6829      	ldr	r1, [r5, #0]
 800a572:	291d      	cmp	r1, #29
 800a574:	d82b      	bhi.n	800a5ce <__sflush_r+0xb2>
 800a576:	4a2a      	ldr	r2, [pc, #168]	@ (800a620 <__sflush_r+0x104>)
 800a578:	40ca      	lsrs	r2, r1
 800a57a:	07d6      	lsls	r6, r2, #31
 800a57c:	d527      	bpl.n	800a5ce <__sflush_r+0xb2>
 800a57e:	2200      	movs	r2, #0
 800a580:	6062      	str	r2, [r4, #4]
 800a582:	04d9      	lsls	r1, r3, #19
 800a584:	6922      	ldr	r2, [r4, #16]
 800a586:	6022      	str	r2, [r4, #0]
 800a588:	d504      	bpl.n	800a594 <__sflush_r+0x78>
 800a58a:	1c42      	adds	r2, r0, #1
 800a58c:	d101      	bne.n	800a592 <__sflush_r+0x76>
 800a58e:	682b      	ldr	r3, [r5, #0]
 800a590:	b903      	cbnz	r3, 800a594 <__sflush_r+0x78>
 800a592:	6560      	str	r0, [r4, #84]	@ 0x54
 800a594:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a596:	602f      	str	r7, [r5, #0]
 800a598:	b1b9      	cbz	r1, 800a5ca <__sflush_r+0xae>
 800a59a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a59e:	4299      	cmp	r1, r3
 800a5a0:	d002      	beq.n	800a5a8 <__sflush_r+0x8c>
 800a5a2:	4628      	mov	r0, r5
 800a5a4:	f7ff f9e8 	bl	8009978 <_free_r>
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	6363      	str	r3, [r4, #52]	@ 0x34
 800a5ac:	e00d      	b.n	800a5ca <__sflush_r+0xae>
 800a5ae:	2301      	movs	r3, #1
 800a5b0:	4628      	mov	r0, r5
 800a5b2:	47b0      	blx	r6
 800a5b4:	4602      	mov	r2, r0
 800a5b6:	1c50      	adds	r0, r2, #1
 800a5b8:	d1c9      	bne.n	800a54e <__sflush_r+0x32>
 800a5ba:	682b      	ldr	r3, [r5, #0]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d0c6      	beq.n	800a54e <__sflush_r+0x32>
 800a5c0:	2b1d      	cmp	r3, #29
 800a5c2:	d001      	beq.n	800a5c8 <__sflush_r+0xac>
 800a5c4:	2b16      	cmp	r3, #22
 800a5c6:	d11e      	bne.n	800a606 <__sflush_r+0xea>
 800a5c8:	602f      	str	r7, [r5, #0]
 800a5ca:	2000      	movs	r0, #0
 800a5cc:	e022      	b.n	800a614 <__sflush_r+0xf8>
 800a5ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a5d2:	b21b      	sxth	r3, r3
 800a5d4:	e01b      	b.n	800a60e <__sflush_r+0xf2>
 800a5d6:	690f      	ldr	r7, [r1, #16]
 800a5d8:	2f00      	cmp	r7, #0
 800a5da:	d0f6      	beq.n	800a5ca <__sflush_r+0xae>
 800a5dc:	0793      	lsls	r3, r2, #30
 800a5de:	680e      	ldr	r6, [r1, #0]
 800a5e0:	bf08      	it	eq
 800a5e2:	694b      	ldreq	r3, [r1, #20]
 800a5e4:	600f      	str	r7, [r1, #0]
 800a5e6:	bf18      	it	ne
 800a5e8:	2300      	movne	r3, #0
 800a5ea:	eba6 0807 	sub.w	r8, r6, r7
 800a5ee:	608b      	str	r3, [r1, #8]
 800a5f0:	f1b8 0f00 	cmp.w	r8, #0
 800a5f4:	dde9      	ble.n	800a5ca <__sflush_r+0xae>
 800a5f6:	6a21      	ldr	r1, [r4, #32]
 800a5f8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a5fa:	4643      	mov	r3, r8
 800a5fc:	463a      	mov	r2, r7
 800a5fe:	4628      	mov	r0, r5
 800a600:	47b0      	blx	r6
 800a602:	2800      	cmp	r0, #0
 800a604:	dc08      	bgt.n	800a618 <__sflush_r+0xfc>
 800a606:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a60a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a60e:	81a3      	strh	r3, [r4, #12]
 800a610:	f04f 30ff 	mov.w	r0, #4294967295
 800a614:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a618:	4407      	add	r7, r0
 800a61a:	eba8 0800 	sub.w	r8, r8, r0
 800a61e:	e7e7      	b.n	800a5f0 <__sflush_r+0xd4>
 800a620:	20400001 	.word	0x20400001

0800a624 <_fflush_r>:
 800a624:	b538      	push	{r3, r4, r5, lr}
 800a626:	690b      	ldr	r3, [r1, #16]
 800a628:	4605      	mov	r5, r0
 800a62a:	460c      	mov	r4, r1
 800a62c:	b913      	cbnz	r3, 800a634 <_fflush_r+0x10>
 800a62e:	2500      	movs	r5, #0
 800a630:	4628      	mov	r0, r5
 800a632:	bd38      	pop	{r3, r4, r5, pc}
 800a634:	b118      	cbz	r0, 800a63e <_fflush_r+0x1a>
 800a636:	6a03      	ldr	r3, [r0, #32]
 800a638:	b90b      	cbnz	r3, 800a63e <_fflush_r+0x1a>
 800a63a:	f7fe f9f3 	bl	8008a24 <__sinit>
 800a63e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a642:	2b00      	cmp	r3, #0
 800a644:	d0f3      	beq.n	800a62e <_fflush_r+0xa>
 800a646:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a648:	07d0      	lsls	r0, r2, #31
 800a64a:	d404      	bmi.n	800a656 <_fflush_r+0x32>
 800a64c:	0599      	lsls	r1, r3, #22
 800a64e:	d402      	bmi.n	800a656 <_fflush_r+0x32>
 800a650:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a652:	f7fe fb36 	bl	8008cc2 <__retarget_lock_acquire_recursive>
 800a656:	4628      	mov	r0, r5
 800a658:	4621      	mov	r1, r4
 800a65a:	f7ff ff5f 	bl	800a51c <__sflush_r>
 800a65e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a660:	07da      	lsls	r2, r3, #31
 800a662:	4605      	mov	r5, r0
 800a664:	d4e4      	bmi.n	800a630 <_fflush_r+0xc>
 800a666:	89a3      	ldrh	r3, [r4, #12]
 800a668:	059b      	lsls	r3, r3, #22
 800a66a:	d4e1      	bmi.n	800a630 <_fflush_r+0xc>
 800a66c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a66e:	f7fe fb29 	bl	8008cc4 <__retarget_lock_release_recursive>
 800a672:	e7dd      	b.n	800a630 <_fflush_r+0xc>

0800a674 <memmove>:
 800a674:	4288      	cmp	r0, r1
 800a676:	b510      	push	{r4, lr}
 800a678:	eb01 0402 	add.w	r4, r1, r2
 800a67c:	d902      	bls.n	800a684 <memmove+0x10>
 800a67e:	4284      	cmp	r4, r0
 800a680:	4623      	mov	r3, r4
 800a682:	d807      	bhi.n	800a694 <memmove+0x20>
 800a684:	1e43      	subs	r3, r0, #1
 800a686:	42a1      	cmp	r1, r4
 800a688:	d008      	beq.n	800a69c <memmove+0x28>
 800a68a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a68e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a692:	e7f8      	b.n	800a686 <memmove+0x12>
 800a694:	4402      	add	r2, r0
 800a696:	4601      	mov	r1, r0
 800a698:	428a      	cmp	r2, r1
 800a69a:	d100      	bne.n	800a69e <memmove+0x2a>
 800a69c:	bd10      	pop	{r4, pc}
 800a69e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a6a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a6a6:	e7f7      	b.n	800a698 <memmove+0x24>

0800a6a8 <_sbrk_r>:
 800a6a8:	b538      	push	{r3, r4, r5, lr}
 800a6aa:	4d06      	ldr	r5, [pc, #24]	@ (800a6c4 <_sbrk_r+0x1c>)
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	4604      	mov	r4, r0
 800a6b0:	4608      	mov	r0, r1
 800a6b2:	602b      	str	r3, [r5, #0]
 800a6b4:	f7f9 fdfa 	bl	80042ac <_sbrk>
 800a6b8:	1c43      	adds	r3, r0, #1
 800a6ba:	d102      	bne.n	800a6c2 <_sbrk_r+0x1a>
 800a6bc:	682b      	ldr	r3, [r5, #0]
 800a6be:	b103      	cbz	r3, 800a6c2 <_sbrk_r+0x1a>
 800a6c0:	6023      	str	r3, [r4, #0]
 800a6c2:	bd38      	pop	{r3, r4, r5, pc}
 800a6c4:	20000618 	.word	0x20000618

0800a6c8 <memcpy>:
 800a6c8:	440a      	add	r2, r1
 800a6ca:	4291      	cmp	r1, r2
 800a6cc:	f100 33ff 	add.w	r3, r0, #4294967295
 800a6d0:	d100      	bne.n	800a6d4 <memcpy+0xc>
 800a6d2:	4770      	bx	lr
 800a6d4:	b510      	push	{r4, lr}
 800a6d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a6da:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a6de:	4291      	cmp	r1, r2
 800a6e0:	d1f9      	bne.n	800a6d6 <memcpy+0xe>
 800a6e2:	bd10      	pop	{r4, pc}

0800a6e4 <__assert_func>:
 800a6e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a6e6:	4614      	mov	r4, r2
 800a6e8:	461a      	mov	r2, r3
 800a6ea:	4b09      	ldr	r3, [pc, #36]	@ (800a710 <__assert_func+0x2c>)
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	4605      	mov	r5, r0
 800a6f0:	68d8      	ldr	r0, [r3, #12]
 800a6f2:	b14c      	cbz	r4, 800a708 <__assert_func+0x24>
 800a6f4:	4b07      	ldr	r3, [pc, #28]	@ (800a714 <__assert_func+0x30>)
 800a6f6:	9100      	str	r1, [sp, #0]
 800a6f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a6fc:	4906      	ldr	r1, [pc, #24]	@ (800a718 <__assert_func+0x34>)
 800a6fe:	462b      	mov	r3, r5
 800a700:	f000 f870 	bl	800a7e4 <fiprintf>
 800a704:	f000 f880 	bl	800a808 <abort>
 800a708:	4b04      	ldr	r3, [pc, #16]	@ (800a71c <__assert_func+0x38>)
 800a70a:	461c      	mov	r4, r3
 800a70c:	e7f3      	b.n	800a6f6 <__assert_func+0x12>
 800a70e:	bf00      	nop
 800a710:	2000001c 	.word	0x2000001c
 800a714:	0800c131 	.word	0x0800c131
 800a718:	0800c13e 	.word	0x0800c13e
 800a71c:	0800c16c 	.word	0x0800c16c

0800a720 <_calloc_r>:
 800a720:	b570      	push	{r4, r5, r6, lr}
 800a722:	fba1 5402 	umull	r5, r4, r1, r2
 800a726:	b934      	cbnz	r4, 800a736 <_calloc_r+0x16>
 800a728:	4629      	mov	r1, r5
 800a72a:	f7ff f999 	bl	8009a60 <_malloc_r>
 800a72e:	4606      	mov	r6, r0
 800a730:	b928      	cbnz	r0, 800a73e <_calloc_r+0x1e>
 800a732:	4630      	mov	r0, r6
 800a734:	bd70      	pop	{r4, r5, r6, pc}
 800a736:	220c      	movs	r2, #12
 800a738:	6002      	str	r2, [r0, #0]
 800a73a:	2600      	movs	r6, #0
 800a73c:	e7f9      	b.n	800a732 <_calloc_r+0x12>
 800a73e:	462a      	mov	r2, r5
 800a740:	4621      	mov	r1, r4
 800a742:	f7fe fa40 	bl	8008bc6 <memset>
 800a746:	e7f4      	b.n	800a732 <_calloc_r+0x12>

0800a748 <__ascii_mbtowc>:
 800a748:	b082      	sub	sp, #8
 800a74a:	b901      	cbnz	r1, 800a74e <__ascii_mbtowc+0x6>
 800a74c:	a901      	add	r1, sp, #4
 800a74e:	b142      	cbz	r2, 800a762 <__ascii_mbtowc+0x1a>
 800a750:	b14b      	cbz	r3, 800a766 <__ascii_mbtowc+0x1e>
 800a752:	7813      	ldrb	r3, [r2, #0]
 800a754:	600b      	str	r3, [r1, #0]
 800a756:	7812      	ldrb	r2, [r2, #0]
 800a758:	1e10      	subs	r0, r2, #0
 800a75a:	bf18      	it	ne
 800a75c:	2001      	movne	r0, #1
 800a75e:	b002      	add	sp, #8
 800a760:	4770      	bx	lr
 800a762:	4610      	mov	r0, r2
 800a764:	e7fb      	b.n	800a75e <__ascii_mbtowc+0x16>
 800a766:	f06f 0001 	mvn.w	r0, #1
 800a76a:	e7f8      	b.n	800a75e <__ascii_mbtowc+0x16>

0800a76c <_realloc_r>:
 800a76c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a770:	4607      	mov	r7, r0
 800a772:	4614      	mov	r4, r2
 800a774:	460d      	mov	r5, r1
 800a776:	b921      	cbnz	r1, 800a782 <_realloc_r+0x16>
 800a778:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a77c:	4611      	mov	r1, r2
 800a77e:	f7ff b96f 	b.w	8009a60 <_malloc_r>
 800a782:	b92a      	cbnz	r2, 800a790 <_realloc_r+0x24>
 800a784:	f7ff f8f8 	bl	8009978 <_free_r>
 800a788:	4625      	mov	r5, r4
 800a78a:	4628      	mov	r0, r5
 800a78c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a790:	f000 f841 	bl	800a816 <_malloc_usable_size_r>
 800a794:	4284      	cmp	r4, r0
 800a796:	4606      	mov	r6, r0
 800a798:	d802      	bhi.n	800a7a0 <_realloc_r+0x34>
 800a79a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a79e:	d8f4      	bhi.n	800a78a <_realloc_r+0x1e>
 800a7a0:	4621      	mov	r1, r4
 800a7a2:	4638      	mov	r0, r7
 800a7a4:	f7ff f95c 	bl	8009a60 <_malloc_r>
 800a7a8:	4680      	mov	r8, r0
 800a7aa:	b908      	cbnz	r0, 800a7b0 <_realloc_r+0x44>
 800a7ac:	4645      	mov	r5, r8
 800a7ae:	e7ec      	b.n	800a78a <_realloc_r+0x1e>
 800a7b0:	42b4      	cmp	r4, r6
 800a7b2:	4622      	mov	r2, r4
 800a7b4:	4629      	mov	r1, r5
 800a7b6:	bf28      	it	cs
 800a7b8:	4632      	movcs	r2, r6
 800a7ba:	f7ff ff85 	bl	800a6c8 <memcpy>
 800a7be:	4629      	mov	r1, r5
 800a7c0:	4638      	mov	r0, r7
 800a7c2:	f7ff f8d9 	bl	8009978 <_free_r>
 800a7c6:	e7f1      	b.n	800a7ac <_realloc_r+0x40>

0800a7c8 <__ascii_wctomb>:
 800a7c8:	4603      	mov	r3, r0
 800a7ca:	4608      	mov	r0, r1
 800a7cc:	b141      	cbz	r1, 800a7e0 <__ascii_wctomb+0x18>
 800a7ce:	2aff      	cmp	r2, #255	@ 0xff
 800a7d0:	d904      	bls.n	800a7dc <__ascii_wctomb+0x14>
 800a7d2:	228a      	movs	r2, #138	@ 0x8a
 800a7d4:	601a      	str	r2, [r3, #0]
 800a7d6:	f04f 30ff 	mov.w	r0, #4294967295
 800a7da:	4770      	bx	lr
 800a7dc:	700a      	strb	r2, [r1, #0]
 800a7de:	2001      	movs	r0, #1
 800a7e0:	4770      	bx	lr
	...

0800a7e4 <fiprintf>:
 800a7e4:	b40e      	push	{r1, r2, r3}
 800a7e6:	b503      	push	{r0, r1, lr}
 800a7e8:	4601      	mov	r1, r0
 800a7ea:	ab03      	add	r3, sp, #12
 800a7ec:	4805      	ldr	r0, [pc, #20]	@ (800a804 <fiprintf+0x20>)
 800a7ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7f2:	6800      	ldr	r0, [r0, #0]
 800a7f4:	9301      	str	r3, [sp, #4]
 800a7f6:	f000 f83f 	bl	800a878 <_vfiprintf_r>
 800a7fa:	b002      	add	sp, #8
 800a7fc:	f85d eb04 	ldr.w	lr, [sp], #4
 800a800:	b003      	add	sp, #12
 800a802:	4770      	bx	lr
 800a804:	2000001c 	.word	0x2000001c

0800a808 <abort>:
 800a808:	b508      	push	{r3, lr}
 800a80a:	2006      	movs	r0, #6
 800a80c:	f000 fa08 	bl	800ac20 <raise>
 800a810:	2001      	movs	r0, #1
 800a812:	f7f9 fcd3 	bl	80041bc <_exit>

0800a816 <_malloc_usable_size_r>:
 800a816:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a81a:	1f18      	subs	r0, r3, #4
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	bfbc      	itt	lt
 800a820:	580b      	ldrlt	r3, [r1, r0]
 800a822:	18c0      	addlt	r0, r0, r3
 800a824:	4770      	bx	lr

0800a826 <__sfputc_r>:
 800a826:	6893      	ldr	r3, [r2, #8]
 800a828:	3b01      	subs	r3, #1
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	b410      	push	{r4}
 800a82e:	6093      	str	r3, [r2, #8]
 800a830:	da08      	bge.n	800a844 <__sfputc_r+0x1e>
 800a832:	6994      	ldr	r4, [r2, #24]
 800a834:	42a3      	cmp	r3, r4
 800a836:	db01      	blt.n	800a83c <__sfputc_r+0x16>
 800a838:	290a      	cmp	r1, #10
 800a83a:	d103      	bne.n	800a844 <__sfputc_r+0x1e>
 800a83c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a840:	f000 b932 	b.w	800aaa8 <__swbuf_r>
 800a844:	6813      	ldr	r3, [r2, #0]
 800a846:	1c58      	adds	r0, r3, #1
 800a848:	6010      	str	r0, [r2, #0]
 800a84a:	7019      	strb	r1, [r3, #0]
 800a84c:	4608      	mov	r0, r1
 800a84e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a852:	4770      	bx	lr

0800a854 <__sfputs_r>:
 800a854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a856:	4606      	mov	r6, r0
 800a858:	460f      	mov	r7, r1
 800a85a:	4614      	mov	r4, r2
 800a85c:	18d5      	adds	r5, r2, r3
 800a85e:	42ac      	cmp	r4, r5
 800a860:	d101      	bne.n	800a866 <__sfputs_r+0x12>
 800a862:	2000      	movs	r0, #0
 800a864:	e007      	b.n	800a876 <__sfputs_r+0x22>
 800a866:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a86a:	463a      	mov	r2, r7
 800a86c:	4630      	mov	r0, r6
 800a86e:	f7ff ffda 	bl	800a826 <__sfputc_r>
 800a872:	1c43      	adds	r3, r0, #1
 800a874:	d1f3      	bne.n	800a85e <__sfputs_r+0xa>
 800a876:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a878 <_vfiprintf_r>:
 800a878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a87c:	460d      	mov	r5, r1
 800a87e:	b09d      	sub	sp, #116	@ 0x74
 800a880:	4614      	mov	r4, r2
 800a882:	4698      	mov	r8, r3
 800a884:	4606      	mov	r6, r0
 800a886:	b118      	cbz	r0, 800a890 <_vfiprintf_r+0x18>
 800a888:	6a03      	ldr	r3, [r0, #32]
 800a88a:	b90b      	cbnz	r3, 800a890 <_vfiprintf_r+0x18>
 800a88c:	f7fe f8ca 	bl	8008a24 <__sinit>
 800a890:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a892:	07d9      	lsls	r1, r3, #31
 800a894:	d405      	bmi.n	800a8a2 <_vfiprintf_r+0x2a>
 800a896:	89ab      	ldrh	r3, [r5, #12]
 800a898:	059a      	lsls	r2, r3, #22
 800a89a:	d402      	bmi.n	800a8a2 <_vfiprintf_r+0x2a>
 800a89c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a89e:	f7fe fa10 	bl	8008cc2 <__retarget_lock_acquire_recursive>
 800a8a2:	89ab      	ldrh	r3, [r5, #12]
 800a8a4:	071b      	lsls	r3, r3, #28
 800a8a6:	d501      	bpl.n	800a8ac <_vfiprintf_r+0x34>
 800a8a8:	692b      	ldr	r3, [r5, #16]
 800a8aa:	b99b      	cbnz	r3, 800a8d4 <_vfiprintf_r+0x5c>
 800a8ac:	4629      	mov	r1, r5
 800a8ae:	4630      	mov	r0, r6
 800a8b0:	f000 f938 	bl	800ab24 <__swsetup_r>
 800a8b4:	b170      	cbz	r0, 800a8d4 <_vfiprintf_r+0x5c>
 800a8b6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a8b8:	07dc      	lsls	r4, r3, #31
 800a8ba:	d504      	bpl.n	800a8c6 <_vfiprintf_r+0x4e>
 800a8bc:	f04f 30ff 	mov.w	r0, #4294967295
 800a8c0:	b01d      	add	sp, #116	@ 0x74
 800a8c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8c6:	89ab      	ldrh	r3, [r5, #12]
 800a8c8:	0598      	lsls	r0, r3, #22
 800a8ca:	d4f7      	bmi.n	800a8bc <_vfiprintf_r+0x44>
 800a8cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a8ce:	f7fe f9f9 	bl	8008cc4 <__retarget_lock_release_recursive>
 800a8d2:	e7f3      	b.n	800a8bc <_vfiprintf_r+0x44>
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8d8:	2320      	movs	r3, #32
 800a8da:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a8de:	f8cd 800c 	str.w	r8, [sp, #12]
 800a8e2:	2330      	movs	r3, #48	@ 0x30
 800a8e4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800aa94 <_vfiprintf_r+0x21c>
 800a8e8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a8ec:	f04f 0901 	mov.w	r9, #1
 800a8f0:	4623      	mov	r3, r4
 800a8f2:	469a      	mov	sl, r3
 800a8f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a8f8:	b10a      	cbz	r2, 800a8fe <_vfiprintf_r+0x86>
 800a8fa:	2a25      	cmp	r2, #37	@ 0x25
 800a8fc:	d1f9      	bne.n	800a8f2 <_vfiprintf_r+0x7a>
 800a8fe:	ebba 0b04 	subs.w	fp, sl, r4
 800a902:	d00b      	beq.n	800a91c <_vfiprintf_r+0xa4>
 800a904:	465b      	mov	r3, fp
 800a906:	4622      	mov	r2, r4
 800a908:	4629      	mov	r1, r5
 800a90a:	4630      	mov	r0, r6
 800a90c:	f7ff ffa2 	bl	800a854 <__sfputs_r>
 800a910:	3001      	adds	r0, #1
 800a912:	f000 80a7 	beq.w	800aa64 <_vfiprintf_r+0x1ec>
 800a916:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a918:	445a      	add	r2, fp
 800a91a:	9209      	str	r2, [sp, #36]	@ 0x24
 800a91c:	f89a 3000 	ldrb.w	r3, [sl]
 800a920:	2b00      	cmp	r3, #0
 800a922:	f000 809f 	beq.w	800aa64 <_vfiprintf_r+0x1ec>
 800a926:	2300      	movs	r3, #0
 800a928:	f04f 32ff 	mov.w	r2, #4294967295
 800a92c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a930:	f10a 0a01 	add.w	sl, sl, #1
 800a934:	9304      	str	r3, [sp, #16]
 800a936:	9307      	str	r3, [sp, #28]
 800a938:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a93c:	931a      	str	r3, [sp, #104]	@ 0x68
 800a93e:	4654      	mov	r4, sl
 800a940:	2205      	movs	r2, #5
 800a942:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a946:	4853      	ldr	r0, [pc, #332]	@ (800aa94 <_vfiprintf_r+0x21c>)
 800a948:	f7f5 fc42 	bl	80001d0 <memchr>
 800a94c:	9a04      	ldr	r2, [sp, #16]
 800a94e:	b9d8      	cbnz	r0, 800a988 <_vfiprintf_r+0x110>
 800a950:	06d1      	lsls	r1, r2, #27
 800a952:	bf44      	itt	mi
 800a954:	2320      	movmi	r3, #32
 800a956:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a95a:	0713      	lsls	r3, r2, #28
 800a95c:	bf44      	itt	mi
 800a95e:	232b      	movmi	r3, #43	@ 0x2b
 800a960:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a964:	f89a 3000 	ldrb.w	r3, [sl]
 800a968:	2b2a      	cmp	r3, #42	@ 0x2a
 800a96a:	d015      	beq.n	800a998 <_vfiprintf_r+0x120>
 800a96c:	9a07      	ldr	r2, [sp, #28]
 800a96e:	4654      	mov	r4, sl
 800a970:	2000      	movs	r0, #0
 800a972:	f04f 0c0a 	mov.w	ip, #10
 800a976:	4621      	mov	r1, r4
 800a978:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a97c:	3b30      	subs	r3, #48	@ 0x30
 800a97e:	2b09      	cmp	r3, #9
 800a980:	d94b      	bls.n	800aa1a <_vfiprintf_r+0x1a2>
 800a982:	b1b0      	cbz	r0, 800a9b2 <_vfiprintf_r+0x13a>
 800a984:	9207      	str	r2, [sp, #28]
 800a986:	e014      	b.n	800a9b2 <_vfiprintf_r+0x13a>
 800a988:	eba0 0308 	sub.w	r3, r0, r8
 800a98c:	fa09 f303 	lsl.w	r3, r9, r3
 800a990:	4313      	orrs	r3, r2
 800a992:	9304      	str	r3, [sp, #16]
 800a994:	46a2      	mov	sl, r4
 800a996:	e7d2      	b.n	800a93e <_vfiprintf_r+0xc6>
 800a998:	9b03      	ldr	r3, [sp, #12]
 800a99a:	1d19      	adds	r1, r3, #4
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	9103      	str	r1, [sp, #12]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	bfbb      	ittet	lt
 800a9a4:	425b      	neglt	r3, r3
 800a9a6:	f042 0202 	orrlt.w	r2, r2, #2
 800a9aa:	9307      	strge	r3, [sp, #28]
 800a9ac:	9307      	strlt	r3, [sp, #28]
 800a9ae:	bfb8      	it	lt
 800a9b0:	9204      	strlt	r2, [sp, #16]
 800a9b2:	7823      	ldrb	r3, [r4, #0]
 800a9b4:	2b2e      	cmp	r3, #46	@ 0x2e
 800a9b6:	d10a      	bne.n	800a9ce <_vfiprintf_r+0x156>
 800a9b8:	7863      	ldrb	r3, [r4, #1]
 800a9ba:	2b2a      	cmp	r3, #42	@ 0x2a
 800a9bc:	d132      	bne.n	800aa24 <_vfiprintf_r+0x1ac>
 800a9be:	9b03      	ldr	r3, [sp, #12]
 800a9c0:	1d1a      	adds	r2, r3, #4
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	9203      	str	r2, [sp, #12]
 800a9c6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a9ca:	3402      	adds	r4, #2
 800a9cc:	9305      	str	r3, [sp, #20]
 800a9ce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800aaa4 <_vfiprintf_r+0x22c>
 800a9d2:	7821      	ldrb	r1, [r4, #0]
 800a9d4:	2203      	movs	r2, #3
 800a9d6:	4650      	mov	r0, sl
 800a9d8:	f7f5 fbfa 	bl	80001d0 <memchr>
 800a9dc:	b138      	cbz	r0, 800a9ee <_vfiprintf_r+0x176>
 800a9de:	9b04      	ldr	r3, [sp, #16]
 800a9e0:	eba0 000a 	sub.w	r0, r0, sl
 800a9e4:	2240      	movs	r2, #64	@ 0x40
 800a9e6:	4082      	lsls	r2, r0
 800a9e8:	4313      	orrs	r3, r2
 800a9ea:	3401      	adds	r4, #1
 800a9ec:	9304      	str	r3, [sp, #16]
 800a9ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9f2:	4829      	ldr	r0, [pc, #164]	@ (800aa98 <_vfiprintf_r+0x220>)
 800a9f4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a9f8:	2206      	movs	r2, #6
 800a9fa:	f7f5 fbe9 	bl	80001d0 <memchr>
 800a9fe:	2800      	cmp	r0, #0
 800aa00:	d03f      	beq.n	800aa82 <_vfiprintf_r+0x20a>
 800aa02:	4b26      	ldr	r3, [pc, #152]	@ (800aa9c <_vfiprintf_r+0x224>)
 800aa04:	bb1b      	cbnz	r3, 800aa4e <_vfiprintf_r+0x1d6>
 800aa06:	9b03      	ldr	r3, [sp, #12]
 800aa08:	3307      	adds	r3, #7
 800aa0a:	f023 0307 	bic.w	r3, r3, #7
 800aa0e:	3308      	adds	r3, #8
 800aa10:	9303      	str	r3, [sp, #12]
 800aa12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa14:	443b      	add	r3, r7
 800aa16:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa18:	e76a      	b.n	800a8f0 <_vfiprintf_r+0x78>
 800aa1a:	fb0c 3202 	mla	r2, ip, r2, r3
 800aa1e:	460c      	mov	r4, r1
 800aa20:	2001      	movs	r0, #1
 800aa22:	e7a8      	b.n	800a976 <_vfiprintf_r+0xfe>
 800aa24:	2300      	movs	r3, #0
 800aa26:	3401      	adds	r4, #1
 800aa28:	9305      	str	r3, [sp, #20]
 800aa2a:	4619      	mov	r1, r3
 800aa2c:	f04f 0c0a 	mov.w	ip, #10
 800aa30:	4620      	mov	r0, r4
 800aa32:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aa36:	3a30      	subs	r2, #48	@ 0x30
 800aa38:	2a09      	cmp	r2, #9
 800aa3a:	d903      	bls.n	800aa44 <_vfiprintf_r+0x1cc>
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d0c6      	beq.n	800a9ce <_vfiprintf_r+0x156>
 800aa40:	9105      	str	r1, [sp, #20]
 800aa42:	e7c4      	b.n	800a9ce <_vfiprintf_r+0x156>
 800aa44:	fb0c 2101 	mla	r1, ip, r1, r2
 800aa48:	4604      	mov	r4, r0
 800aa4a:	2301      	movs	r3, #1
 800aa4c:	e7f0      	b.n	800aa30 <_vfiprintf_r+0x1b8>
 800aa4e:	ab03      	add	r3, sp, #12
 800aa50:	9300      	str	r3, [sp, #0]
 800aa52:	462a      	mov	r2, r5
 800aa54:	4b12      	ldr	r3, [pc, #72]	@ (800aaa0 <_vfiprintf_r+0x228>)
 800aa56:	a904      	add	r1, sp, #16
 800aa58:	4630      	mov	r0, r6
 800aa5a:	f7fd fba1 	bl	80081a0 <_printf_float>
 800aa5e:	4607      	mov	r7, r0
 800aa60:	1c78      	adds	r0, r7, #1
 800aa62:	d1d6      	bne.n	800aa12 <_vfiprintf_r+0x19a>
 800aa64:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aa66:	07d9      	lsls	r1, r3, #31
 800aa68:	d405      	bmi.n	800aa76 <_vfiprintf_r+0x1fe>
 800aa6a:	89ab      	ldrh	r3, [r5, #12]
 800aa6c:	059a      	lsls	r2, r3, #22
 800aa6e:	d402      	bmi.n	800aa76 <_vfiprintf_r+0x1fe>
 800aa70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aa72:	f7fe f927 	bl	8008cc4 <__retarget_lock_release_recursive>
 800aa76:	89ab      	ldrh	r3, [r5, #12]
 800aa78:	065b      	lsls	r3, r3, #25
 800aa7a:	f53f af1f 	bmi.w	800a8bc <_vfiprintf_r+0x44>
 800aa7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aa80:	e71e      	b.n	800a8c0 <_vfiprintf_r+0x48>
 800aa82:	ab03      	add	r3, sp, #12
 800aa84:	9300      	str	r3, [sp, #0]
 800aa86:	462a      	mov	r2, r5
 800aa88:	4b05      	ldr	r3, [pc, #20]	@ (800aaa0 <_vfiprintf_r+0x228>)
 800aa8a:	a904      	add	r1, sp, #16
 800aa8c:	4630      	mov	r0, r6
 800aa8e:	f7fd fe1f 	bl	80086d0 <_printf_i>
 800aa92:	e7e4      	b.n	800aa5e <_vfiprintf_r+0x1e6>
 800aa94:	0800c116 	.word	0x0800c116
 800aa98:	0800c120 	.word	0x0800c120
 800aa9c:	080081a1 	.word	0x080081a1
 800aaa0:	0800a855 	.word	0x0800a855
 800aaa4:	0800c11c 	.word	0x0800c11c

0800aaa8 <__swbuf_r>:
 800aaa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aaaa:	460e      	mov	r6, r1
 800aaac:	4614      	mov	r4, r2
 800aaae:	4605      	mov	r5, r0
 800aab0:	b118      	cbz	r0, 800aaba <__swbuf_r+0x12>
 800aab2:	6a03      	ldr	r3, [r0, #32]
 800aab4:	b90b      	cbnz	r3, 800aaba <__swbuf_r+0x12>
 800aab6:	f7fd ffb5 	bl	8008a24 <__sinit>
 800aaba:	69a3      	ldr	r3, [r4, #24]
 800aabc:	60a3      	str	r3, [r4, #8]
 800aabe:	89a3      	ldrh	r3, [r4, #12]
 800aac0:	071a      	lsls	r2, r3, #28
 800aac2:	d501      	bpl.n	800aac8 <__swbuf_r+0x20>
 800aac4:	6923      	ldr	r3, [r4, #16]
 800aac6:	b943      	cbnz	r3, 800aada <__swbuf_r+0x32>
 800aac8:	4621      	mov	r1, r4
 800aaca:	4628      	mov	r0, r5
 800aacc:	f000 f82a 	bl	800ab24 <__swsetup_r>
 800aad0:	b118      	cbz	r0, 800aada <__swbuf_r+0x32>
 800aad2:	f04f 37ff 	mov.w	r7, #4294967295
 800aad6:	4638      	mov	r0, r7
 800aad8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aada:	6823      	ldr	r3, [r4, #0]
 800aadc:	6922      	ldr	r2, [r4, #16]
 800aade:	1a98      	subs	r0, r3, r2
 800aae0:	6963      	ldr	r3, [r4, #20]
 800aae2:	b2f6      	uxtb	r6, r6
 800aae4:	4283      	cmp	r3, r0
 800aae6:	4637      	mov	r7, r6
 800aae8:	dc05      	bgt.n	800aaf6 <__swbuf_r+0x4e>
 800aaea:	4621      	mov	r1, r4
 800aaec:	4628      	mov	r0, r5
 800aaee:	f7ff fd99 	bl	800a624 <_fflush_r>
 800aaf2:	2800      	cmp	r0, #0
 800aaf4:	d1ed      	bne.n	800aad2 <__swbuf_r+0x2a>
 800aaf6:	68a3      	ldr	r3, [r4, #8]
 800aaf8:	3b01      	subs	r3, #1
 800aafa:	60a3      	str	r3, [r4, #8]
 800aafc:	6823      	ldr	r3, [r4, #0]
 800aafe:	1c5a      	adds	r2, r3, #1
 800ab00:	6022      	str	r2, [r4, #0]
 800ab02:	701e      	strb	r6, [r3, #0]
 800ab04:	6962      	ldr	r2, [r4, #20]
 800ab06:	1c43      	adds	r3, r0, #1
 800ab08:	429a      	cmp	r2, r3
 800ab0a:	d004      	beq.n	800ab16 <__swbuf_r+0x6e>
 800ab0c:	89a3      	ldrh	r3, [r4, #12]
 800ab0e:	07db      	lsls	r3, r3, #31
 800ab10:	d5e1      	bpl.n	800aad6 <__swbuf_r+0x2e>
 800ab12:	2e0a      	cmp	r6, #10
 800ab14:	d1df      	bne.n	800aad6 <__swbuf_r+0x2e>
 800ab16:	4621      	mov	r1, r4
 800ab18:	4628      	mov	r0, r5
 800ab1a:	f7ff fd83 	bl	800a624 <_fflush_r>
 800ab1e:	2800      	cmp	r0, #0
 800ab20:	d0d9      	beq.n	800aad6 <__swbuf_r+0x2e>
 800ab22:	e7d6      	b.n	800aad2 <__swbuf_r+0x2a>

0800ab24 <__swsetup_r>:
 800ab24:	b538      	push	{r3, r4, r5, lr}
 800ab26:	4b29      	ldr	r3, [pc, #164]	@ (800abcc <__swsetup_r+0xa8>)
 800ab28:	4605      	mov	r5, r0
 800ab2a:	6818      	ldr	r0, [r3, #0]
 800ab2c:	460c      	mov	r4, r1
 800ab2e:	b118      	cbz	r0, 800ab38 <__swsetup_r+0x14>
 800ab30:	6a03      	ldr	r3, [r0, #32]
 800ab32:	b90b      	cbnz	r3, 800ab38 <__swsetup_r+0x14>
 800ab34:	f7fd ff76 	bl	8008a24 <__sinit>
 800ab38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab3c:	0719      	lsls	r1, r3, #28
 800ab3e:	d422      	bmi.n	800ab86 <__swsetup_r+0x62>
 800ab40:	06da      	lsls	r2, r3, #27
 800ab42:	d407      	bmi.n	800ab54 <__swsetup_r+0x30>
 800ab44:	2209      	movs	r2, #9
 800ab46:	602a      	str	r2, [r5, #0]
 800ab48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab4c:	81a3      	strh	r3, [r4, #12]
 800ab4e:	f04f 30ff 	mov.w	r0, #4294967295
 800ab52:	e033      	b.n	800abbc <__swsetup_r+0x98>
 800ab54:	0758      	lsls	r0, r3, #29
 800ab56:	d512      	bpl.n	800ab7e <__swsetup_r+0x5a>
 800ab58:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ab5a:	b141      	cbz	r1, 800ab6e <__swsetup_r+0x4a>
 800ab5c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ab60:	4299      	cmp	r1, r3
 800ab62:	d002      	beq.n	800ab6a <__swsetup_r+0x46>
 800ab64:	4628      	mov	r0, r5
 800ab66:	f7fe ff07 	bl	8009978 <_free_r>
 800ab6a:	2300      	movs	r3, #0
 800ab6c:	6363      	str	r3, [r4, #52]	@ 0x34
 800ab6e:	89a3      	ldrh	r3, [r4, #12]
 800ab70:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ab74:	81a3      	strh	r3, [r4, #12]
 800ab76:	2300      	movs	r3, #0
 800ab78:	6063      	str	r3, [r4, #4]
 800ab7a:	6923      	ldr	r3, [r4, #16]
 800ab7c:	6023      	str	r3, [r4, #0]
 800ab7e:	89a3      	ldrh	r3, [r4, #12]
 800ab80:	f043 0308 	orr.w	r3, r3, #8
 800ab84:	81a3      	strh	r3, [r4, #12]
 800ab86:	6923      	ldr	r3, [r4, #16]
 800ab88:	b94b      	cbnz	r3, 800ab9e <__swsetup_r+0x7a>
 800ab8a:	89a3      	ldrh	r3, [r4, #12]
 800ab8c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ab90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ab94:	d003      	beq.n	800ab9e <__swsetup_r+0x7a>
 800ab96:	4621      	mov	r1, r4
 800ab98:	4628      	mov	r0, r5
 800ab9a:	f000 f883 	bl	800aca4 <__smakebuf_r>
 800ab9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aba2:	f013 0201 	ands.w	r2, r3, #1
 800aba6:	d00a      	beq.n	800abbe <__swsetup_r+0x9a>
 800aba8:	2200      	movs	r2, #0
 800abaa:	60a2      	str	r2, [r4, #8]
 800abac:	6962      	ldr	r2, [r4, #20]
 800abae:	4252      	negs	r2, r2
 800abb0:	61a2      	str	r2, [r4, #24]
 800abb2:	6922      	ldr	r2, [r4, #16]
 800abb4:	b942      	cbnz	r2, 800abc8 <__swsetup_r+0xa4>
 800abb6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800abba:	d1c5      	bne.n	800ab48 <__swsetup_r+0x24>
 800abbc:	bd38      	pop	{r3, r4, r5, pc}
 800abbe:	0799      	lsls	r1, r3, #30
 800abc0:	bf58      	it	pl
 800abc2:	6962      	ldrpl	r2, [r4, #20]
 800abc4:	60a2      	str	r2, [r4, #8]
 800abc6:	e7f4      	b.n	800abb2 <__swsetup_r+0x8e>
 800abc8:	2000      	movs	r0, #0
 800abca:	e7f7      	b.n	800abbc <__swsetup_r+0x98>
 800abcc:	2000001c 	.word	0x2000001c

0800abd0 <_raise_r>:
 800abd0:	291f      	cmp	r1, #31
 800abd2:	b538      	push	{r3, r4, r5, lr}
 800abd4:	4605      	mov	r5, r0
 800abd6:	460c      	mov	r4, r1
 800abd8:	d904      	bls.n	800abe4 <_raise_r+0x14>
 800abda:	2316      	movs	r3, #22
 800abdc:	6003      	str	r3, [r0, #0]
 800abde:	f04f 30ff 	mov.w	r0, #4294967295
 800abe2:	bd38      	pop	{r3, r4, r5, pc}
 800abe4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800abe6:	b112      	cbz	r2, 800abee <_raise_r+0x1e>
 800abe8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800abec:	b94b      	cbnz	r3, 800ac02 <_raise_r+0x32>
 800abee:	4628      	mov	r0, r5
 800abf0:	f000 f830 	bl	800ac54 <_getpid_r>
 800abf4:	4622      	mov	r2, r4
 800abf6:	4601      	mov	r1, r0
 800abf8:	4628      	mov	r0, r5
 800abfa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800abfe:	f000 b817 	b.w	800ac30 <_kill_r>
 800ac02:	2b01      	cmp	r3, #1
 800ac04:	d00a      	beq.n	800ac1c <_raise_r+0x4c>
 800ac06:	1c59      	adds	r1, r3, #1
 800ac08:	d103      	bne.n	800ac12 <_raise_r+0x42>
 800ac0a:	2316      	movs	r3, #22
 800ac0c:	6003      	str	r3, [r0, #0]
 800ac0e:	2001      	movs	r0, #1
 800ac10:	e7e7      	b.n	800abe2 <_raise_r+0x12>
 800ac12:	2100      	movs	r1, #0
 800ac14:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ac18:	4620      	mov	r0, r4
 800ac1a:	4798      	blx	r3
 800ac1c:	2000      	movs	r0, #0
 800ac1e:	e7e0      	b.n	800abe2 <_raise_r+0x12>

0800ac20 <raise>:
 800ac20:	4b02      	ldr	r3, [pc, #8]	@ (800ac2c <raise+0xc>)
 800ac22:	4601      	mov	r1, r0
 800ac24:	6818      	ldr	r0, [r3, #0]
 800ac26:	f7ff bfd3 	b.w	800abd0 <_raise_r>
 800ac2a:	bf00      	nop
 800ac2c:	2000001c 	.word	0x2000001c

0800ac30 <_kill_r>:
 800ac30:	b538      	push	{r3, r4, r5, lr}
 800ac32:	4d07      	ldr	r5, [pc, #28]	@ (800ac50 <_kill_r+0x20>)
 800ac34:	2300      	movs	r3, #0
 800ac36:	4604      	mov	r4, r0
 800ac38:	4608      	mov	r0, r1
 800ac3a:	4611      	mov	r1, r2
 800ac3c:	602b      	str	r3, [r5, #0]
 800ac3e:	f7f9 faad 	bl	800419c <_kill>
 800ac42:	1c43      	adds	r3, r0, #1
 800ac44:	d102      	bne.n	800ac4c <_kill_r+0x1c>
 800ac46:	682b      	ldr	r3, [r5, #0]
 800ac48:	b103      	cbz	r3, 800ac4c <_kill_r+0x1c>
 800ac4a:	6023      	str	r3, [r4, #0]
 800ac4c:	bd38      	pop	{r3, r4, r5, pc}
 800ac4e:	bf00      	nop
 800ac50:	20000618 	.word	0x20000618

0800ac54 <_getpid_r>:
 800ac54:	f7f9 ba9a 	b.w	800418c <_getpid>

0800ac58 <__swhatbuf_r>:
 800ac58:	b570      	push	{r4, r5, r6, lr}
 800ac5a:	460c      	mov	r4, r1
 800ac5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac60:	2900      	cmp	r1, #0
 800ac62:	b096      	sub	sp, #88	@ 0x58
 800ac64:	4615      	mov	r5, r2
 800ac66:	461e      	mov	r6, r3
 800ac68:	da0d      	bge.n	800ac86 <__swhatbuf_r+0x2e>
 800ac6a:	89a3      	ldrh	r3, [r4, #12]
 800ac6c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ac70:	f04f 0100 	mov.w	r1, #0
 800ac74:	bf14      	ite	ne
 800ac76:	2340      	movne	r3, #64	@ 0x40
 800ac78:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ac7c:	2000      	movs	r0, #0
 800ac7e:	6031      	str	r1, [r6, #0]
 800ac80:	602b      	str	r3, [r5, #0]
 800ac82:	b016      	add	sp, #88	@ 0x58
 800ac84:	bd70      	pop	{r4, r5, r6, pc}
 800ac86:	466a      	mov	r2, sp
 800ac88:	f000 f848 	bl	800ad1c <_fstat_r>
 800ac8c:	2800      	cmp	r0, #0
 800ac8e:	dbec      	blt.n	800ac6a <__swhatbuf_r+0x12>
 800ac90:	9901      	ldr	r1, [sp, #4]
 800ac92:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ac96:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ac9a:	4259      	negs	r1, r3
 800ac9c:	4159      	adcs	r1, r3
 800ac9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800aca2:	e7eb      	b.n	800ac7c <__swhatbuf_r+0x24>

0800aca4 <__smakebuf_r>:
 800aca4:	898b      	ldrh	r3, [r1, #12]
 800aca6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aca8:	079d      	lsls	r5, r3, #30
 800acaa:	4606      	mov	r6, r0
 800acac:	460c      	mov	r4, r1
 800acae:	d507      	bpl.n	800acc0 <__smakebuf_r+0x1c>
 800acb0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800acb4:	6023      	str	r3, [r4, #0]
 800acb6:	6123      	str	r3, [r4, #16]
 800acb8:	2301      	movs	r3, #1
 800acba:	6163      	str	r3, [r4, #20]
 800acbc:	b003      	add	sp, #12
 800acbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800acc0:	ab01      	add	r3, sp, #4
 800acc2:	466a      	mov	r2, sp
 800acc4:	f7ff ffc8 	bl	800ac58 <__swhatbuf_r>
 800acc8:	9f00      	ldr	r7, [sp, #0]
 800acca:	4605      	mov	r5, r0
 800accc:	4639      	mov	r1, r7
 800acce:	4630      	mov	r0, r6
 800acd0:	f7fe fec6 	bl	8009a60 <_malloc_r>
 800acd4:	b948      	cbnz	r0, 800acea <__smakebuf_r+0x46>
 800acd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800acda:	059a      	lsls	r2, r3, #22
 800acdc:	d4ee      	bmi.n	800acbc <__smakebuf_r+0x18>
 800acde:	f023 0303 	bic.w	r3, r3, #3
 800ace2:	f043 0302 	orr.w	r3, r3, #2
 800ace6:	81a3      	strh	r3, [r4, #12]
 800ace8:	e7e2      	b.n	800acb0 <__smakebuf_r+0xc>
 800acea:	89a3      	ldrh	r3, [r4, #12]
 800acec:	6020      	str	r0, [r4, #0]
 800acee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800acf2:	81a3      	strh	r3, [r4, #12]
 800acf4:	9b01      	ldr	r3, [sp, #4]
 800acf6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800acfa:	b15b      	cbz	r3, 800ad14 <__smakebuf_r+0x70>
 800acfc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad00:	4630      	mov	r0, r6
 800ad02:	f000 f81d 	bl	800ad40 <_isatty_r>
 800ad06:	b128      	cbz	r0, 800ad14 <__smakebuf_r+0x70>
 800ad08:	89a3      	ldrh	r3, [r4, #12]
 800ad0a:	f023 0303 	bic.w	r3, r3, #3
 800ad0e:	f043 0301 	orr.w	r3, r3, #1
 800ad12:	81a3      	strh	r3, [r4, #12]
 800ad14:	89a3      	ldrh	r3, [r4, #12]
 800ad16:	431d      	orrs	r5, r3
 800ad18:	81a5      	strh	r5, [r4, #12]
 800ad1a:	e7cf      	b.n	800acbc <__smakebuf_r+0x18>

0800ad1c <_fstat_r>:
 800ad1c:	b538      	push	{r3, r4, r5, lr}
 800ad1e:	4d07      	ldr	r5, [pc, #28]	@ (800ad3c <_fstat_r+0x20>)
 800ad20:	2300      	movs	r3, #0
 800ad22:	4604      	mov	r4, r0
 800ad24:	4608      	mov	r0, r1
 800ad26:	4611      	mov	r1, r2
 800ad28:	602b      	str	r3, [r5, #0]
 800ad2a:	f7f9 fa97 	bl	800425c <_fstat>
 800ad2e:	1c43      	adds	r3, r0, #1
 800ad30:	d102      	bne.n	800ad38 <_fstat_r+0x1c>
 800ad32:	682b      	ldr	r3, [r5, #0]
 800ad34:	b103      	cbz	r3, 800ad38 <_fstat_r+0x1c>
 800ad36:	6023      	str	r3, [r4, #0]
 800ad38:	bd38      	pop	{r3, r4, r5, pc}
 800ad3a:	bf00      	nop
 800ad3c:	20000618 	.word	0x20000618

0800ad40 <_isatty_r>:
 800ad40:	b538      	push	{r3, r4, r5, lr}
 800ad42:	4d06      	ldr	r5, [pc, #24]	@ (800ad5c <_isatty_r+0x1c>)
 800ad44:	2300      	movs	r3, #0
 800ad46:	4604      	mov	r4, r0
 800ad48:	4608      	mov	r0, r1
 800ad4a:	602b      	str	r3, [r5, #0]
 800ad4c:	f7f9 fa96 	bl	800427c <_isatty>
 800ad50:	1c43      	adds	r3, r0, #1
 800ad52:	d102      	bne.n	800ad5a <_isatty_r+0x1a>
 800ad54:	682b      	ldr	r3, [r5, #0]
 800ad56:	b103      	cbz	r3, 800ad5a <_isatty_r+0x1a>
 800ad58:	6023      	str	r3, [r4, #0]
 800ad5a:	bd38      	pop	{r3, r4, r5, pc}
 800ad5c:	20000618 	.word	0x20000618

0800ad60 <_init>:
 800ad60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad62:	bf00      	nop
 800ad64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad66:	bc08      	pop	{r3}
 800ad68:	469e      	mov	lr, r3
 800ad6a:	4770      	bx	lr

0800ad6c <_fini>:
 800ad6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad6e:	bf00      	nop
 800ad70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad72:	bc08      	pop	{r3}
 800ad74:	469e      	mov	lr, r3
 800ad76:	4770      	bx	lr
