<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>F:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml c64_zx2.twx c64_zx2.ncd -o c64_zx2.twr c64_zx2.pcf

</twCmdLine><twDesign>c64_zx2.ncd</twDesign><twDesignPath>c64_zx2.ncd</twDesignPath><twPCF>c64_zx2.pcf</twPCF><twPcfPath>c64_zx2.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;clk32&quot; PERIOD = 31 ns HIGH 50%;</twConstName><twItemCnt>172033840</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>24234</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>21.418</twMinPer></twConstHead><twPathRptBanner iPaths="7827" iCriticalPaths="0" sType="EndPoint">Paths for end point fpga64/cpu/cpu/BAL_1 (SLICE_X21Y53.B1), 7827 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.582</twSlack><twSrc BELType="FF">fpga64/sid_8580/v3/sawtooth_1</twSrc><twDest BELType="FF">fpga64/cpu/cpu/BAL_1</twDest><twTotPathDel>21.176</twTotPathDel><twClkSkew dest = "0.296" src = "0.367">0.071</twClkSkew><twDelConst>31.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.171</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fpga64/sid_8580/v3/sawtooth_1</twSrc><twDest BELType='FF'>fpga64/cpu/cpu/BAL_1</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X34Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk32</twSrcClk><twPathDel><twSite>SLICE_X34Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>fpga64/sid_8580/v3/sawtooth&lt;3&gt;</twComp><twBEL>fpga64/sid_8580/v3/sawtooth_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.C5</twSite><twDelType>net</twDelType><twFanCnt>146</twFanCnt><twDelInfo twEdge="twRising">3.573</twDelInfo><twComp>fpga64/sid_8580/v3/sawtooth&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/vic/readPixels&lt;3&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101817_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>fpga64/sid_8580/v3_N115</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/vic/waitingChar&lt;3&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101817</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101816</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/sid_8580/v3/_n0142&lt;0&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101830</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101829</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/sid_8580/v3/_n0142&lt;0&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101841</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>fpga64/sid_8580/v3/_n0142&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>osd_pixel</twComp><twBEL>fpga64/sid_8580/v3/wave_out&lt;4&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/sid_8580/v3/wave_out&lt;4&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>osd_pixel</twComp><twBEL>fpga64/cpu/Mmux_localDi14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.240</twDelInfo><twComp>N1059</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_AD[7]_mux_98_OUT_rs_B&lt;5&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi14</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>fpga64/cpu/Mmux_localDi13</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_AD[7]_mux_98_OUT_rs_B&lt;5&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi17</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>fpga64/cpu/Mmux_localDi16</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/cpu/cpu/BusB&lt;1&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi18</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>fpga64/cpu/Mmux_localDi17</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/cpu/cpu/BusB&lt;1&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi19</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>fpga64/cpu/localDi&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/enableCpu</twComp><twBEL>fpga64/cpu/cpu/Mmux_BusA23</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BusA22</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fpga64/cpu/cpu/BusA_r&lt;1&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BusA24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>fpga64/cpu/cpu/BusA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;3&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_lut&lt;0&gt;</twBEL><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y53.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_split&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>fpga64/cpu/cpu/BAL&lt;3&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_DI[0]_MUX_12901_o111</twBEL><twBEL>fpga64/cpu/cpu/BAL_1</twBEL></twPathDel><twLogDel>4.448</twLogDel><twRouteDel>16.728</twRouteDel><twTotDel>21.176</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.000">clk32</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.637</twSlack><twSrc BELType="FF">fpga64/sid_8580/v3/sawtooth_3</twSrc><twDest BELType="FF">fpga64/cpu/cpu/BAL_1</twDest><twTotPathDel>21.121</twTotPathDel><twClkSkew dest = "0.296" src = "0.367">0.071</twClkSkew><twDelConst>31.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.171</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fpga64/sid_8580/v3/sawtooth_3</twSrc><twDest BELType='FF'>fpga64/cpu/cpu/BAL_1</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X34Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk32</twSrcClk><twPathDel><twSite>SLICE_X34Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>fpga64/sid_8580/v3/sawtooth&lt;3&gt;</twComp><twBEL>fpga64/sid_8580/v3/sawtooth_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.C6</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twRising">3.518</twDelInfo><twComp>fpga64/sid_8580/v3/sawtooth&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/vic/readPixels&lt;3&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101817_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>fpga64/sid_8580/v3_N115</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/vic/waitingChar&lt;3&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101817</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101816</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/sid_8580/v3/_n0142&lt;0&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101830</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101829</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/sid_8580/v3/_n0142&lt;0&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101841</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>fpga64/sid_8580/v3/_n0142&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>osd_pixel</twComp><twBEL>fpga64/sid_8580/v3/wave_out&lt;4&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/sid_8580/v3/wave_out&lt;4&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>osd_pixel</twComp><twBEL>fpga64/cpu/Mmux_localDi14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.240</twDelInfo><twComp>N1059</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_AD[7]_mux_98_OUT_rs_B&lt;5&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi14</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>fpga64/cpu/Mmux_localDi13</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_AD[7]_mux_98_OUT_rs_B&lt;5&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi17</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>fpga64/cpu/Mmux_localDi16</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/cpu/cpu/BusB&lt;1&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi18</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>fpga64/cpu/Mmux_localDi17</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/cpu/cpu/BusB&lt;1&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi19</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>fpga64/cpu/localDi&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/enableCpu</twComp><twBEL>fpga64/cpu/cpu/Mmux_BusA23</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BusA22</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fpga64/cpu/cpu/BusA_r&lt;1&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BusA24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>fpga64/cpu/cpu/BusA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;3&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_lut&lt;0&gt;</twBEL><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y53.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_split&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>fpga64/cpu/cpu/BAL&lt;3&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_DI[0]_MUX_12901_o111</twBEL><twBEL>fpga64/cpu/cpu/BAL_1</twBEL></twPathDel><twLogDel>4.448</twLogDel><twRouteDel>16.673</twRouteDel><twTotDel>21.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.000">clk32</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.666</twSlack><twSrc BELType="FF">fpga64/sid_8580/v3/sawtooth_1</twSrc><twDest BELType="FF">fpga64/cpu/cpu/BAL_1</twDest><twTotPathDel>21.092</twTotPathDel><twClkSkew dest = "0.296" src = "0.367">0.071</twClkSkew><twDelConst>31.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.171</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fpga64/sid_8580/v3/sawtooth_1</twSrc><twDest BELType='FF'>fpga64/cpu/cpu/BAL_1</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X34Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk32</twSrcClk><twPathDel><twSite>SLICE_X34Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>fpga64/sid_8580/v3/sawtooth&lt;3&gt;</twComp><twBEL>fpga64/sid_8580/v3/sawtooth_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y59.C2</twSite><twDelType>net</twDelType><twFanCnt>146</twFanCnt><twDelInfo twEdge="twRising">3.271</twDelInfo><twComp>fpga64/sid_8580/v3/sawtooth&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/vic/shiftingChar&lt;7&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101820</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101819</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101828</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101827</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101826</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101828</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101829</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101828</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/sid_8580/v3/_n0142&lt;0&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101830</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101829</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/sid_8580/v3/_n0142&lt;0&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101841</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>fpga64/sid_8580/v3/_n0142&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>osd_pixel</twComp><twBEL>fpga64/sid_8580/v3/wave_out&lt;4&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/sid_8580/v3/wave_out&lt;4&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>osd_pixel</twComp><twBEL>fpga64/cpu/Mmux_localDi14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.240</twDelInfo><twComp>N1059</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_AD[7]_mux_98_OUT_rs_B&lt;5&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi14</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>fpga64/cpu/Mmux_localDi13</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_AD[7]_mux_98_OUT_rs_B&lt;5&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi17</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>fpga64/cpu/Mmux_localDi16</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/cpu/cpu/BusB&lt;1&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi18</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>fpga64/cpu/Mmux_localDi17</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/cpu/cpu/BusB&lt;1&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi19</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>fpga64/cpu/localDi&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/enableCpu</twComp><twBEL>fpga64/cpu/cpu/Mmux_BusA23</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BusA22</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fpga64/cpu/cpu/BusA_r&lt;1&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BusA24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>fpga64/cpu/cpu/BusA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;3&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_lut&lt;0&gt;</twBEL><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y53.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_split&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>fpga64/cpu/cpu/BAL&lt;3&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_DI[0]_MUX_12901_o111</twBEL><twBEL>fpga64/cpu/cpu/BAL_1</twBEL></twPathDel><twLogDel>4.683</twLogDel><twRouteDel>16.409</twRouteDel><twTotDel>21.092</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.000">clk32</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="29618" iCriticalPaths="0" sType="EndPoint">Paths for end point fpga64/cpu/cpu/BAL_8 (SLICE_X18Y56.D6), 29618 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.656</twSlack><twSrc BELType="FF">fpga64/sid_8580/v3/sawtooth_1</twSrc><twDest BELType="FF">fpga64/cpu/cpu/BAL_8</twDest><twTotPathDel>21.092</twTotPathDel><twClkSkew dest = "0.286" src = "0.367">0.081</twClkSkew><twDelConst>31.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.171</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fpga64/sid_8580/v3/sawtooth_1</twSrc><twDest BELType='FF'>fpga64/cpu/cpu/BAL_8</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X34Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk32</twSrcClk><twPathDel><twSite>SLICE_X34Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>fpga64/sid_8580/v3/sawtooth&lt;3&gt;</twComp><twBEL>fpga64/sid_8580/v3/sawtooth_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.C5</twSite><twDelType>net</twDelType><twFanCnt>146</twFanCnt><twDelInfo twEdge="twRising">3.573</twDelInfo><twComp>fpga64/sid_8580/v3/sawtooth&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/vic/readPixels&lt;3&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101817_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>fpga64/sid_8580/v3_N115</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/vic/waitingChar&lt;3&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101817</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101816</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/sid_8580/v3/_n0142&lt;0&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101830</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101829</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/sid_8580/v3/_n0142&lt;0&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101841</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>fpga64/sid_8580/v3/_n0142&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>osd_pixel</twComp><twBEL>fpga64/sid_8580/v3/wave_out&lt;4&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/sid_8580/v3/wave_out&lt;4&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>osd_pixel</twComp><twBEL>fpga64/cpu/Mmux_localDi14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.240</twDelInfo><twComp>N1059</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_AD[7]_mux_98_OUT_rs_B&lt;5&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi14</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>fpga64/cpu/Mmux_localDi13</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_AD[7]_mux_98_OUT_rs_B&lt;5&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi17</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>fpga64/cpu/Mmux_localDi16</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/cpu/cpu/BusB&lt;1&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi18</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>fpga64/cpu/Mmux_localDi17</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/cpu/cpu/BusB&lt;1&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi19</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>fpga64/cpu/localDi&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/enableCpu</twComp><twBEL>fpga64/cpu/cpu/Mmux_BusA23</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BusA22</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fpga64/cpu/cpu/BusA_r&lt;1&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BusA24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>fpga64/cpu/cpu/BusA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;3&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_lut&lt;0&gt;</twBEL><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;7&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y56.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>fpga64/vic/spriteColors_3&lt;3&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_xor&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y56.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_split&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>fpga64/cpu/cpu/BAL&lt;8&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_PWR_62_o_mux_105_OUT11</twBEL><twBEL>fpga64/cpu/cpu/BAL_8</twBEL></twPathDel><twLogDel>4.668</twLogDel><twRouteDel>16.424</twRouteDel><twTotDel>21.092</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.000">clk32</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.711</twSlack><twSrc BELType="FF">fpga64/sid_8580/v3/sawtooth_3</twSrc><twDest BELType="FF">fpga64/cpu/cpu/BAL_8</twDest><twTotPathDel>21.037</twTotPathDel><twClkSkew dest = "0.286" src = "0.367">0.081</twClkSkew><twDelConst>31.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.171</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fpga64/sid_8580/v3/sawtooth_3</twSrc><twDest BELType='FF'>fpga64/cpu/cpu/BAL_8</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X34Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk32</twSrcClk><twPathDel><twSite>SLICE_X34Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>fpga64/sid_8580/v3/sawtooth&lt;3&gt;</twComp><twBEL>fpga64/sid_8580/v3/sawtooth_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.C6</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twRising">3.518</twDelInfo><twComp>fpga64/sid_8580/v3/sawtooth&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/vic/readPixels&lt;3&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101817_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>fpga64/sid_8580/v3_N115</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/vic/waitingChar&lt;3&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101817</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101816</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/sid_8580/v3/_n0142&lt;0&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101830</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101829</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/sid_8580/v3/_n0142&lt;0&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101841</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>fpga64/sid_8580/v3/_n0142&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>osd_pixel</twComp><twBEL>fpga64/sid_8580/v3/wave_out&lt;4&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/sid_8580/v3/wave_out&lt;4&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>osd_pixel</twComp><twBEL>fpga64/cpu/Mmux_localDi14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.240</twDelInfo><twComp>N1059</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_AD[7]_mux_98_OUT_rs_B&lt;5&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi14</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>fpga64/cpu/Mmux_localDi13</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_AD[7]_mux_98_OUT_rs_B&lt;5&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi17</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>fpga64/cpu/Mmux_localDi16</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/cpu/cpu/BusB&lt;1&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi18</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>fpga64/cpu/Mmux_localDi17</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/cpu/cpu/BusB&lt;1&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi19</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>fpga64/cpu/localDi&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/enableCpu</twComp><twBEL>fpga64/cpu/cpu/Mmux_BusA23</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BusA22</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fpga64/cpu/cpu/BusA_r&lt;1&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BusA24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>fpga64/cpu/cpu/BusA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;3&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_lut&lt;0&gt;</twBEL><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;7&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y56.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>fpga64/vic/spriteColors_3&lt;3&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_xor&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y56.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_split&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>fpga64/cpu/cpu/BAL&lt;8&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_PWR_62_o_mux_105_OUT11</twBEL><twBEL>fpga64/cpu/cpu/BAL_8</twBEL></twPathDel><twLogDel>4.668</twLogDel><twRouteDel>16.369</twRouteDel><twTotDel>21.037</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.000">clk32</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.740</twSlack><twSrc BELType="FF">fpga64/sid_8580/v3/sawtooth_1</twSrc><twDest BELType="FF">fpga64/cpu/cpu/BAL_8</twDest><twTotPathDel>21.008</twTotPathDel><twClkSkew dest = "0.286" src = "0.367">0.081</twClkSkew><twDelConst>31.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.171</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fpga64/sid_8580/v3/sawtooth_1</twSrc><twDest BELType='FF'>fpga64/cpu/cpu/BAL_8</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X34Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk32</twSrcClk><twPathDel><twSite>SLICE_X34Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>fpga64/sid_8580/v3/sawtooth&lt;3&gt;</twComp><twBEL>fpga64/sid_8580/v3/sawtooth_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y59.C2</twSite><twDelType>net</twDelType><twFanCnt>146</twFanCnt><twDelInfo twEdge="twRising">3.271</twDelInfo><twComp>fpga64/sid_8580/v3/sawtooth&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/vic/shiftingChar&lt;7&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101820</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101819</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101828</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101827</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101826</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101828</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101829</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101828</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/sid_8580/v3/_n0142&lt;0&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101830</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101829</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/sid_8580/v3/_n0142&lt;0&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101841</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>fpga64/sid_8580/v3/_n0142&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>osd_pixel</twComp><twBEL>fpga64/sid_8580/v3/wave_out&lt;4&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/sid_8580/v3/wave_out&lt;4&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>osd_pixel</twComp><twBEL>fpga64/cpu/Mmux_localDi14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.240</twDelInfo><twComp>N1059</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_AD[7]_mux_98_OUT_rs_B&lt;5&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi14</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>fpga64/cpu/Mmux_localDi13</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_AD[7]_mux_98_OUT_rs_B&lt;5&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi17</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>fpga64/cpu/Mmux_localDi16</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/cpu/cpu/BusB&lt;1&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi18</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>fpga64/cpu/Mmux_localDi17</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/cpu/cpu/BusB&lt;1&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi19</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>fpga64/cpu/localDi&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/enableCpu</twComp><twBEL>fpga64/cpu/cpu/Mmux_BusA23</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BusA22</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fpga64/cpu/cpu/BusA_r&lt;1&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BusA24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>fpga64/cpu/cpu/BusA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;3&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_lut&lt;0&gt;</twBEL><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;7&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y56.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>fpga64/vic/spriteColors_3&lt;3&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_xor&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y56.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_split&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>fpga64/cpu/cpu/BAL&lt;8&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_PWR_62_o_mux_105_OUT11</twBEL><twBEL>fpga64/cpu/cpu/BAL_8</twBEL></twPathDel><twLogDel>4.903</twLogDel><twRouteDel>16.105</twRouteDel><twTotDel>21.008</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.000">clk32</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22894" iCriticalPaths="0" sType="EndPoint">Paths for end point fpga64/cpu/cpu/BAL_5 (SLICE_X21Y55.B3), 22894 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.710</twSlack><twSrc BELType="FF">fpga64/sid_8580/v3/sawtooth_1</twSrc><twDest BELType="FF">fpga64/cpu/cpu/BAL_5</twDest><twTotPathDel>21.043</twTotPathDel><twClkSkew dest = "0.291" src = "0.367">0.076</twClkSkew><twDelConst>31.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.171</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fpga64/sid_8580/v3/sawtooth_1</twSrc><twDest BELType='FF'>fpga64/cpu/cpu/BAL_5</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X34Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk32</twSrcClk><twPathDel><twSite>SLICE_X34Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>fpga64/sid_8580/v3/sawtooth&lt;3&gt;</twComp><twBEL>fpga64/sid_8580/v3/sawtooth_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.C5</twSite><twDelType>net</twDelType><twFanCnt>146</twFanCnt><twDelInfo twEdge="twRising">3.573</twDelInfo><twComp>fpga64/sid_8580/v3/sawtooth&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/vic/readPixels&lt;3&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101817_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>fpga64/sid_8580/v3_N115</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/vic/waitingChar&lt;3&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101817</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101816</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/sid_8580/v3/_n0142&lt;0&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101830</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101829</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/sid_8580/v3/_n0142&lt;0&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101841</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>fpga64/sid_8580/v3/_n0142&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>osd_pixel</twComp><twBEL>fpga64/sid_8580/v3/wave_out&lt;4&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/sid_8580/v3/wave_out&lt;4&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>osd_pixel</twComp><twBEL>fpga64/cpu/Mmux_localDi14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.240</twDelInfo><twComp>N1059</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_AD[7]_mux_98_OUT_rs_B&lt;5&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi14</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>fpga64/cpu/Mmux_localDi13</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_AD[7]_mux_98_OUT_rs_B&lt;5&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi17</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>fpga64/cpu/Mmux_localDi16</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/cpu/cpu/BusB&lt;1&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi18</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>fpga64/cpu/Mmux_localDi17</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/cpu/cpu/BusB&lt;1&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi19</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>fpga64/cpu/localDi&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/enableCpu</twComp><twBEL>fpga64/cpu/cpu/Mmux_BusA23</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BusA22</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fpga64/cpu/cpu/BusA_r&lt;1&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BusA24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>fpga64/cpu/cpu/BusA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;3&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_lut&lt;0&gt;</twBEL><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y55.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;7&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_split&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>fpga64/cpu/cpu/BAL&lt;7&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_DI[0]_MUX_12901_o151</twBEL><twBEL>fpga64/cpu/cpu/BAL_5</twBEL></twPathDel><twLogDel>4.678</twLogDel><twRouteDel>16.365</twRouteDel><twTotDel>21.043</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.000">clk32</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.765</twSlack><twSrc BELType="FF">fpga64/sid_8580/v3/sawtooth_3</twSrc><twDest BELType="FF">fpga64/cpu/cpu/BAL_5</twDest><twTotPathDel>20.988</twTotPathDel><twClkSkew dest = "0.291" src = "0.367">0.076</twClkSkew><twDelConst>31.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.171</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fpga64/sid_8580/v3/sawtooth_3</twSrc><twDest BELType='FF'>fpga64/cpu/cpu/BAL_5</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X34Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk32</twSrcClk><twPathDel><twSite>SLICE_X34Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>fpga64/sid_8580/v3/sawtooth&lt;3&gt;</twComp><twBEL>fpga64/sid_8580/v3/sawtooth_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.C6</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twRising">3.518</twDelInfo><twComp>fpga64/sid_8580/v3/sawtooth&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/vic/readPixels&lt;3&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101817_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>fpga64/sid_8580/v3_N115</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/vic/waitingChar&lt;3&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101817</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101816</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/sid_8580/v3/_n0142&lt;0&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101830</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101829</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/sid_8580/v3/_n0142&lt;0&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101841</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>fpga64/sid_8580/v3/_n0142&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>osd_pixel</twComp><twBEL>fpga64/sid_8580/v3/wave_out&lt;4&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/sid_8580/v3/wave_out&lt;4&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>osd_pixel</twComp><twBEL>fpga64/cpu/Mmux_localDi14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.240</twDelInfo><twComp>N1059</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_AD[7]_mux_98_OUT_rs_B&lt;5&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi14</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>fpga64/cpu/Mmux_localDi13</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_AD[7]_mux_98_OUT_rs_B&lt;5&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi17</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>fpga64/cpu/Mmux_localDi16</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/cpu/cpu/BusB&lt;1&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi18</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>fpga64/cpu/Mmux_localDi17</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/cpu/cpu/BusB&lt;1&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi19</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>fpga64/cpu/localDi&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/enableCpu</twComp><twBEL>fpga64/cpu/cpu/Mmux_BusA23</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BusA22</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fpga64/cpu/cpu/BusA_r&lt;1&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BusA24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>fpga64/cpu/cpu/BusA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;3&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_lut&lt;0&gt;</twBEL><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y55.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;7&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_split&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>fpga64/cpu/cpu/BAL&lt;7&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_DI[0]_MUX_12901_o151</twBEL><twBEL>fpga64/cpu/cpu/BAL_5</twBEL></twPathDel><twLogDel>4.678</twLogDel><twRouteDel>16.310</twRouteDel><twTotDel>20.988</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.000">clk32</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.794</twSlack><twSrc BELType="FF">fpga64/sid_8580/v3/sawtooth_1</twSrc><twDest BELType="FF">fpga64/cpu/cpu/BAL_5</twDest><twTotPathDel>20.959</twTotPathDel><twClkSkew dest = "0.291" src = "0.367">0.076</twClkSkew><twDelConst>31.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.171</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fpga64/sid_8580/v3/sawtooth_1</twSrc><twDest BELType='FF'>fpga64/cpu/cpu/BAL_5</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X34Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk32</twSrcClk><twPathDel><twSite>SLICE_X34Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>fpga64/sid_8580/v3/sawtooth&lt;3&gt;</twComp><twBEL>fpga64/sid_8580/v3/sawtooth_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y59.C2</twSite><twDelType>net</twDelType><twFanCnt>146</twFanCnt><twDelInfo twEdge="twRising">3.271</twDelInfo><twComp>fpga64/sid_8580/v3/sawtooth&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/vic/shiftingChar&lt;7&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101820</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101819</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101828</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101827</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101826</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101828</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101829</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101828</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/sid_8580/v3/_n0142&lt;0&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101830</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>fpga64/sid_8580/v3_Mram_wave_ps_101829</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/sid_8580/v3/_n0142&lt;0&gt;</twComp><twBEL>fpga64/sid_8580/v3_Mram_wave_ps_101841</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>fpga64/sid_8580/v3/_n0142&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>osd_pixel</twComp><twBEL>fpga64/sid_8580/v3/wave_out&lt;4&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/sid_8580/v3/wave_out&lt;4&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>osd_pixel</twComp><twBEL>fpga64/cpu/Mmux_localDi14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.240</twDelInfo><twComp>N1059</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_AD[7]_mux_98_OUT_rs_B&lt;5&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi14</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>fpga64/cpu/Mmux_localDi13</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_AD[7]_mux_98_OUT_rs_B&lt;5&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi17</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>fpga64/cpu/Mmux_localDi16</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/cpu/cpu/BusB&lt;1&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi18</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>fpga64/cpu/Mmux_localDi17</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/cpu/cpu/BusB&lt;1&gt;</twComp><twBEL>fpga64/cpu/Mmux_localDi19</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>fpga64/cpu/localDi&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/enableCpu</twComp><twBEL>fpga64/cpu/cpu/Mmux_BusA23</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BusA22</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fpga64/cpu/cpu/BusA_r&lt;1&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BusA24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>fpga64/cpu/cpu/BusA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;3&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_lut&lt;0&gt;</twBEL><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y55.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;7&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>fpga64/cpu/cpu/Mmux_BAAdd[1]_BAL[8]_wide_mux_93_OUT3_split&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>fpga64/cpu/cpu/BAL&lt;7&gt;</twComp><twBEL>fpga64/cpu/cpu/Mmux_BAAdd[1]_DI[0]_MUX_12901_o151</twBEL><twBEL>fpga64/cpu/cpu/BAL_5</twBEL></twPathDel><twLogDel>4.913</twLogDel><twRouteDel>16.046</twRouteDel><twTotDel>20.959</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.000">clk32</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;clk32&quot; PERIOD = 31 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fpga64/sid_6581/osc/accu_reg_0_8 (SLICE_X2Y2.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.227</twSlack><twSrc BELType="FF">fpga64/sid_6581/i_ctrl/enable</twSrc><twDest BELType="FF">fpga64/sid_6581/osc/accu_reg_0_8</twDest><twTotPathDel>0.231</twTotPathDel><twClkSkew dest = "0.043" src = "0.039">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fpga64/sid_6581/i_ctrl/enable</twSrc><twDest BELType='FF'>fpga64/sid_6581/osc/accu_reg_0_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="31.000">clk32</twSrcClk><twPathDel><twSite>SLICE_X3Y3.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>fpga64/sid_6581/i_ctrl/enable</twComp><twBEL>fpga64/sid_6581/i_ctrl/enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>fpga64/sid_6581/i_ctrl/enable</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y2.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>fpga64/sid_6581/osc/accu_reg_0&lt;8&gt;</twComp><twBEL>fpga64/sid_6581/osc/accu_reg_0_8</twBEL></twPathDel><twLogDel>0.090</twLogDel><twRouteDel>0.141</twRouteDel><twTotDel>0.231</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.000">clk32</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fpga64/sid_6581/osc/accu_reg_0_9 (SLICE_X2Y2.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.231</twSlack><twSrc BELType="FF">fpga64/sid_6581/i_ctrl/enable</twSrc><twDest BELType="FF">fpga64/sid_6581/osc/accu_reg_0_9</twDest><twTotPathDel>0.235</twTotPathDel><twClkSkew dest = "0.043" src = "0.039">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fpga64/sid_6581/i_ctrl/enable</twSrc><twDest BELType='FF'>fpga64/sid_6581/osc/accu_reg_0_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="31.000">clk32</twSrcClk><twPathDel><twSite>SLICE_X3Y3.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>fpga64/sid_6581/i_ctrl/enable</twComp><twBEL>fpga64/sid_6581/i_ctrl/enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>fpga64/sid_6581/i_ctrl/enable</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y2.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>fpga64/sid_6581/osc/accu_reg_0&lt;8&gt;</twComp><twBEL>fpga64/sid_6581/osc/accu_reg_0_9</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.141</twRouteDel><twTotDel>0.235</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.000">clk32</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fpga64/sid_6581/osc/accu_reg_0_10 (SLICE_X2Y2.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.233</twSlack><twSrc BELType="FF">fpga64/sid_6581/i_ctrl/enable</twSrc><twDest BELType="FF">fpga64/sid_6581/osc/accu_reg_0_10</twDest><twTotPathDel>0.237</twTotPathDel><twClkSkew dest = "0.043" src = "0.039">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fpga64/sid_6581/i_ctrl/enable</twSrc><twDest BELType='FF'>fpga64/sid_6581/osc/accu_reg_0_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="31.000">clk32</twSrcClk><twPathDel><twSite>SLICE_X3Y3.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>fpga64/sid_6581/i_ctrl/enable</twComp><twBEL>fpga64/sid_6581/i_ctrl/enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>fpga64/sid_6581/i_ctrl/enable</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y2.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>fpga64/sid_6581/osc/accu_reg_0&lt;8&gt;</twComp><twBEL>fpga64/sid_6581/osc/accu_reg_0_10</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.141</twRouteDel><twTotDel>0.237</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.000">clk32</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk32&quot; PERIOD = 31 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="27.430" period="31.000" constraintValue="31.000" deviceLimit="3.570" freqLimit="280.112" physResource="c1541_sd/c1541/Mram_ram/CLKA" logResource="c1541_sd/c1541/Mram_ram/CLKA" locationPin="RAMB16_X1Y4.CLKA" clockNet="clk32"/><twPinLimit anchorID="32" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="27.430" period="31.000" constraintValue="31.000" deviceLimit="3.570" freqLimit="280.112" physResource="c1541_sd/c1541_sprom_c1541/Mram_rom_data1/CLKA" logResource="c1541_sd/c1541_sprom_c1541/Mram_rom_data1/CLKA" locationPin="RAMB16_X0Y2.CLKA" clockNet="clk32"/><twPinLimit anchorID="33" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="27.430" period="31.000" constraintValue="31.000" deviceLimit="3.570" freqLimit="280.112" physResource="c1541_sd/c1541_sprom_c1541/Mram_rom_data2/CLKA" logResource="c1541_sd/c1541_sprom_c1541/Mram_rom_data2/CLKA" locationPin="RAMB16_X0Y6.CLKA" clockNet="clk32"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;clk_ctrl&quot; PERIOD = 16.666 ns HIGH 50%;</twConstName><twItemCnt>1424094</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3157</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.413</twMinPer></twConstHead><twPathRptBanner iPaths="93776" iCriticalPaths="0" sType="EndPoint">Paths for end point MyCtrlModule/zpu/memAWrite_29 (SLICE_X5Y45.C6), 93776 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.253</twSlack><twSrc BELType="RAM">MyCtrlModule/myrom/Mram_ram1</twSrc><twDest BELType="FF">MyCtrlModule/zpu/memAWrite_29</twDest><twTotPathDel>16.229</twTotPathDel><twClkSkew dest = "0.544" src = "0.576">0.032</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.295" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.152</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>MyCtrlModule/myrom/Mram_ram1</twSrc><twDest BELType='FF'>MyCtrlModule/zpu/memAWrite_29</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y14.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ctrl</twSrcClk><twPathDel><twSite>RAMB16_X0Y14.DOB1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>MyCtrlModule/myrom/Mram_ram1</twComp><twBEL>MyCtrlModule/myrom/Mram_ram1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>MyCtrlModule/zpu_from_rom_memBRead&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.P21</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">4.384</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n0372</twComp><twBEL>MyCtrlModule/zpu/Mmult_n0372</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n0372_P21_to_Mmult_n03721</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.PCOUT0</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">3.149</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n03721</twComp><twBEL>MyCtrlModule/zpu/Mmult_n03721</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y11.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n03721_PCOUT_to_Mmult_n03722_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y11.P12</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n03722</twComp><twBEL>MyCtrlModule/zpu/Mmult_n03722</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>MyCtrlModule/zpu/n0372&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>MyCtrlModule/zpu/memAWrite&lt;29&gt;</twComp><twBEL>MyCtrlModule/zpu/Mmux_state[4]_X_76_o_wide_mux_221_OUT1159</twBEL><twBEL>MyCtrlModule/zpu/memAWrite_29</twBEL></twPathDel><twLogDel>12.651</twLogDel><twRouteDel>3.578</twRouteDel><twTotDel>16.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_ctrl</twDestClk><twPctLog>78.0</twPctLog><twPctRoute>22.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.253</twSlack><twSrc BELType="RAM">MyCtrlModule/myrom/Mram_ram1</twSrc><twDest BELType="FF">MyCtrlModule/zpu/memAWrite_29</twDest><twTotPathDel>16.229</twTotPathDel><twClkSkew dest = "0.544" src = "0.576">0.032</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.295" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.152</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>MyCtrlModule/myrom/Mram_ram1</twSrc><twDest BELType='FF'>MyCtrlModule/zpu/memAWrite_29</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y14.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ctrl</twSrcClk><twPathDel><twSite>RAMB16_X0Y14.DOB1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>MyCtrlModule/myrom/Mram_ram1</twComp><twBEL>MyCtrlModule/myrom/Mram_ram1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>MyCtrlModule/zpu_from_rom_memBRead&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.P21</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">4.384</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n0372</twComp><twBEL>MyCtrlModule/zpu/Mmult_n0372</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n0372_P21_to_Mmult_n03721</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.PCOUT9</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">3.149</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n03721</twComp><twBEL>MyCtrlModule/zpu/Mmult_n03721</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y11.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n03721_PCOUT_to_Mmult_n03722_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y11.P12</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n03722</twComp><twBEL>MyCtrlModule/zpu/Mmult_n03722</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>MyCtrlModule/zpu/n0372&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>MyCtrlModule/zpu/memAWrite&lt;29&gt;</twComp><twBEL>MyCtrlModule/zpu/Mmux_state[4]_X_76_o_wide_mux_221_OUT1159</twBEL><twBEL>MyCtrlModule/zpu/memAWrite_29</twBEL></twPathDel><twLogDel>12.651</twLogDel><twRouteDel>3.578</twRouteDel><twTotDel>16.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_ctrl</twDestClk><twPctLog>78.0</twPctLog><twPctRoute>22.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.253</twSlack><twSrc BELType="RAM">MyCtrlModule/myrom/Mram_ram1</twSrc><twDest BELType="FF">MyCtrlModule/zpu/memAWrite_29</twDest><twTotPathDel>16.229</twTotPathDel><twClkSkew dest = "0.544" src = "0.576">0.032</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.295" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.152</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>MyCtrlModule/myrom/Mram_ram1</twSrc><twDest BELType='FF'>MyCtrlModule/zpu/memAWrite_29</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y14.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ctrl</twSrcClk><twPathDel><twSite>RAMB16_X0Y14.DOB1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>MyCtrlModule/myrom/Mram_ram1</twComp><twBEL>MyCtrlModule/myrom/Mram_ram1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>MyCtrlModule/zpu_from_rom_memBRead&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.P21</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">4.384</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n0372</twComp><twBEL>MyCtrlModule/zpu/Mmult_n0372</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n0372_P21_to_Mmult_n03721</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.PCOUT1</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">3.149</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n03721</twComp><twBEL>MyCtrlModule/zpu/Mmult_n03721</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y11.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n03721_PCOUT_to_Mmult_n03722_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y11.P12</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n03722</twComp><twBEL>MyCtrlModule/zpu/Mmult_n03722</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>MyCtrlModule/zpu/n0372&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>MyCtrlModule/zpu/memAWrite&lt;29&gt;</twComp><twBEL>MyCtrlModule/zpu/Mmux_state[4]_X_76_o_wide_mux_221_OUT1159</twBEL><twBEL>MyCtrlModule/zpu/memAWrite_29</twBEL></twPathDel><twLogDel>12.651</twLogDel><twRouteDel>3.578</twRouteDel><twTotDel>16.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_ctrl</twDestClk><twPctLog>78.0</twPctLog><twPctRoute>22.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="93776" iCriticalPaths="0" sType="EndPoint">Paths for end point MyCtrlModule/zpu/memAWrite_21 (SLICE_X7Y45.A5), 93776 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.336</twSlack><twSrc BELType="RAM">MyCtrlModule/myrom/Mram_ram1</twSrc><twDest BELType="FF">MyCtrlModule/zpu/memAWrite_21</twDest><twTotPathDel>16.142</twTotPathDel><twClkSkew dest = "0.540" src = "0.576">0.036</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.295" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.152</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>MyCtrlModule/myrom/Mram_ram1</twSrc><twDest BELType='FF'>MyCtrlModule/zpu/memAWrite_21</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y14.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ctrl</twSrcClk><twPathDel><twSite>RAMB16_X0Y14.DOB1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>MyCtrlModule/myrom/Mram_ram1</twComp><twBEL>MyCtrlModule/myrom/Mram_ram1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>MyCtrlModule/zpu_from_rom_memBRead&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.P21</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">4.384</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n0372</twComp><twBEL>MyCtrlModule/zpu/Mmult_n0372</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n0372_P21_to_Mmult_n03721</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.PCOUT0</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">3.149</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n03721</twComp><twBEL>MyCtrlModule/zpu/Mmult_n03721</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y11.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n03721_PCOUT_to_Mmult_n03722_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y11.P4</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n03722</twComp><twBEL>MyCtrlModule/zpu/Mmult_n03722</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>MyCtrlModule/zpu/n0372&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>MyCtrlModule/zpu/memAWrite&lt;26&gt;</twComp><twBEL>MyCtrlModule/zpu/Mmux_state[4]_X_76_o_wide_mux_221_OUT759</twBEL><twBEL>MyCtrlModule/zpu/memAWrite_21</twBEL></twPathDel><twLogDel>12.651</twLogDel><twRouteDel>3.491</twRouteDel><twTotDel>16.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_ctrl</twDestClk><twPctLog>78.4</twPctLog><twPctRoute>21.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.336</twSlack><twSrc BELType="RAM">MyCtrlModule/myrom/Mram_ram1</twSrc><twDest BELType="FF">MyCtrlModule/zpu/memAWrite_21</twDest><twTotPathDel>16.142</twTotPathDel><twClkSkew dest = "0.540" src = "0.576">0.036</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.295" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.152</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>MyCtrlModule/myrom/Mram_ram1</twSrc><twDest BELType='FF'>MyCtrlModule/zpu/memAWrite_21</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y14.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ctrl</twSrcClk><twPathDel><twSite>RAMB16_X0Y14.DOB1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>MyCtrlModule/myrom/Mram_ram1</twComp><twBEL>MyCtrlModule/myrom/Mram_ram1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>MyCtrlModule/zpu_from_rom_memBRead&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.P21</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">4.384</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n0372</twComp><twBEL>MyCtrlModule/zpu/Mmult_n0372</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n0372_P21_to_Mmult_n03721</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.PCOUT9</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">3.149</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n03721</twComp><twBEL>MyCtrlModule/zpu/Mmult_n03721</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y11.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n03721_PCOUT_to_Mmult_n03722_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y11.P4</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n03722</twComp><twBEL>MyCtrlModule/zpu/Mmult_n03722</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>MyCtrlModule/zpu/n0372&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>MyCtrlModule/zpu/memAWrite&lt;26&gt;</twComp><twBEL>MyCtrlModule/zpu/Mmux_state[4]_X_76_o_wide_mux_221_OUT759</twBEL><twBEL>MyCtrlModule/zpu/memAWrite_21</twBEL></twPathDel><twLogDel>12.651</twLogDel><twRouteDel>3.491</twRouteDel><twTotDel>16.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_ctrl</twDestClk><twPctLog>78.4</twPctLog><twPctRoute>21.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.336</twSlack><twSrc BELType="RAM">MyCtrlModule/myrom/Mram_ram1</twSrc><twDest BELType="FF">MyCtrlModule/zpu/memAWrite_21</twDest><twTotPathDel>16.142</twTotPathDel><twClkSkew dest = "0.540" src = "0.576">0.036</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.295" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.152</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>MyCtrlModule/myrom/Mram_ram1</twSrc><twDest BELType='FF'>MyCtrlModule/zpu/memAWrite_21</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y14.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ctrl</twSrcClk><twPathDel><twSite>RAMB16_X0Y14.DOB1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>MyCtrlModule/myrom/Mram_ram1</twComp><twBEL>MyCtrlModule/myrom/Mram_ram1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>MyCtrlModule/zpu_from_rom_memBRead&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.P21</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">4.384</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n0372</twComp><twBEL>MyCtrlModule/zpu/Mmult_n0372</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n0372_P21_to_Mmult_n03721</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.PCOUT1</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">3.149</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n03721</twComp><twBEL>MyCtrlModule/zpu/Mmult_n03721</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y11.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n03721_PCOUT_to_Mmult_n03722_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y11.P4</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n03722</twComp><twBEL>MyCtrlModule/zpu/Mmult_n03722</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>MyCtrlModule/zpu/n0372&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>MyCtrlModule/zpu/memAWrite&lt;26&gt;</twComp><twBEL>MyCtrlModule/zpu/Mmux_state[4]_X_76_o_wide_mux_221_OUT759</twBEL><twBEL>MyCtrlModule/zpu/memAWrite_21</twBEL></twPathDel><twLogDel>12.651</twLogDel><twRouteDel>3.491</twRouteDel><twTotDel>16.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_ctrl</twDestClk><twPctLog>78.4</twPctLog><twPctRoute>21.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="93776" iCriticalPaths="0" sType="EndPoint">Paths for end point MyCtrlModule/zpu/memAWrite_25 (SLICE_X5Y44.C6), 93776 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.391</twSlack><twSrc BELType="RAM">MyCtrlModule/myrom/Mram_ram1</twSrc><twDest BELType="FF">MyCtrlModule/zpu/memAWrite_25</twDest><twTotPathDel>16.090</twTotPathDel><twClkSkew dest = "0.543" src = "0.576">0.033</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.295" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.152</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>MyCtrlModule/myrom/Mram_ram1</twSrc><twDest BELType='FF'>MyCtrlModule/zpu/memAWrite_25</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y14.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ctrl</twSrcClk><twPathDel><twSite>RAMB16_X0Y14.DOB1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>MyCtrlModule/myrom/Mram_ram1</twComp><twBEL>MyCtrlModule/myrom/Mram_ram1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>MyCtrlModule/zpu_from_rom_memBRead&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.P21</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">4.384</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n0372</twComp><twBEL>MyCtrlModule/zpu/Mmult_n0372</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n0372_P21_to_Mmult_n03721</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.PCOUT0</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">3.149</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n03721</twComp><twBEL>MyCtrlModule/zpu/Mmult_n03721</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y11.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n03721_PCOUT_to_Mmult_n03722_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y11.P8</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n03722</twComp><twBEL>MyCtrlModule/zpu/Mmult_n03722</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>MyCtrlModule/zpu/n0372&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>MyCtrlModule/zpu/memAWrite&lt;25&gt;</twComp><twBEL>MyCtrlModule/zpu/Mmux_state[4]_X_76_o_wide_mux_221_OUT959</twBEL><twBEL>MyCtrlModule/zpu/memAWrite_25</twBEL></twPathDel><twLogDel>12.651</twLogDel><twRouteDel>3.439</twRouteDel><twTotDel>16.090</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_ctrl</twDestClk><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.391</twSlack><twSrc BELType="RAM">MyCtrlModule/myrom/Mram_ram1</twSrc><twDest BELType="FF">MyCtrlModule/zpu/memAWrite_25</twDest><twTotPathDel>16.090</twTotPathDel><twClkSkew dest = "0.543" src = "0.576">0.033</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.295" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.152</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>MyCtrlModule/myrom/Mram_ram1</twSrc><twDest BELType='FF'>MyCtrlModule/zpu/memAWrite_25</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y14.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ctrl</twSrcClk><twPathDel><twSite>RAMB16_X0Y14.DOB1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>MyCtrlModule/myrom/Mram_ram1</twComp><twBEL>MyCtrlModule/myrom/Mram_ram1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>MyCtrlModule/zpu_from_rom_memBRead&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.P21</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">4.384</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n0372</twComp><twBEL>MyCtrlModule/zpu/Mmult_n0372</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n0372_P21_to_Mmult_n03721</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.PCOUT9</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">3.149</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n03721</twComp><twBEL>MyCtrlModule/zpu/Mmult_n03721</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y11.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n03721_PCOUT_to_Mmult_n03722_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y11.P8</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n03722</twComp><twBEL>MyCtrlModule/zpu/Mmult_n03722</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>MyCtrlModule/zpu/n0372&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>MyCtrlModule/zpu/memAWrite&lt;25&gt;</twComp><twBEL>MyCtrlModule/zpu/Mmux_state[4]_X_76_o_wide_mux_221_OUT959</twBEL><twBEL>MyCtrlModule/zpu/memAWrite_25</twBEL></twPathDel><twLogDel>12.651</twLogDel><twRouteDel>3.439</twRouteDel><twTotDel>16.090</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_ctrl</twDestClk><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.391</twSlack><twSrc BELType="RAM">MyCtrlModule/myrom/Mram_ram1</twSrc><twDest BELType="FF">MyCtrlModule/zpu/memAWrite_25</twDest><twTotPathDel>16.090</twTotPathDel><twClkSkew dest = "0.543" src = "0.576">0.033</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.295" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.152</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>MyCtrlModule/myrom/Mram_ram1</twSrc><twDest BELType='FF'>MyCtrlModule/zpu/memAWrite_25</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y14.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ctrl</twSrcClk><twPathDel><twSite>RAMB16_X0Y14.DOB1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>MyCtrlModule/myrom/Mram_ram1</twComp><twBEL>MyCtrlModule/myrom/Mram_ram1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>MyCtrlModule/zpu_from_rom_memBRead&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.P21</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">4.384</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n0372</twComp><twBEL>MyCtrlModule/zpu/Mmult_n0372</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n0372_P21_to_Mmult_n03721</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.PCOUT1</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">3.149</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n03721</twComp><twBEL>MyCtrlModule/zpu/Mmult_n03721</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y11.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n03721_PCOUT_to_Mmult_n03722_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y11.P8</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>MyCtrlModule/zpu/Mmult_n03722</twComp><twBEL>MyCtrlModule/zpu/Mmult_n03722</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>MyCtrlModule/zpu/n0372&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>MyCtrlModule/zpu/memAWrite&lt;25&gt;</twComp><twBEL>MyCtrlModule/zpu/Mmux_state[4]_X_76_o_wide_mux_221_OUT959</twBEL><twBEL>MyCtrlModule/zpu/memAWrite_25</twBEL></twPathDel><twLogDel>12.651</twLogDel><twRouteDel>3.439</twRouteDel><twTotDel>16.090</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_ctrl</twDestClk><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;clk_ctrl&quot; PERIOD = 16.666 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MyCtrlModule/myrom/Mram_ram1 (RAMB16_X0Y14.DIA2), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.296</twSlack><twSrc BELType="FF">MyCtrlModule/zpu/memAWrite_2</twSrc><twDest BELType="RAM">MyCtrlModule/myrom/Mram_ram1</twDest><twTotPathDel>0.296</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MyCtrlModule/zpu/memAWrite_2</twSrc><twDest BELType='RAM'>MyCtrlModule/myrom/Mram_ram1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_ctrl</twSrcClk><twPathDel><twSite>SLICE_X3Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>MyCtrlModule/zpu/memAWrite&lt;3&gt;</twComp><twBEL>MyCtrlModule/zpu/memAWrite_2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y14.DIA2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.151</twDelInfo><twComp>MyCtrlModule/zpu/memAWrite&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y14.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>MyCtrlModule/myrom/Mram_ram1</twComp><twBEL>MyCtrlModule/myrom/Mram_ram1</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.151</twRouteDel><twTotDel>0.296</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_ctrl</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MyCtrlModule/myrom/Mram_ram6 (RAMB16_X0Y24.ADDRA13), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.311</twSlack><twSrc BELType="FF">MyCtrlModule/zpu/memAAddr_13</twSrc><twDest BELType="RAM">MyCtrlModule/myrom/Mram_ram6</twDest><twTotPathDel>0.312</twTotPathDel><twClkSkew dest = "0.123" src = "0.122">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MyCtrlModule/zpu/memAAddr_13</twSrc><twDest BELType='RAM'>MyCtrlModule/myrom/Mram_ram6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_ctrl</twSrcClk><twPathDel><twSite>SLICE_X2Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>MyCtrlModule/zpu/memAAddr&lt;13&gt;</twComp><twBEL>MyCtrlModule/zpu/memAAddr_13</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y24.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>MyCtrlModule/zpu/memAAddr&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y24.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>MyCtrlModule/myrom/Mram_ram6</twComp><twBEL>MyCtrlModule/myrom/Mram_ram6</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.312</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_ctrl</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MyCtrlModule/myrom/Mram_ram4 (RAMB16_X0Y20.ADDRB8), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.313</twSlack><twSrc BELType="FF">MyCtrlModule/zpu/memBAddr_8</twSrc><twDest BELType="RAM">MyCtrlModule/myrom/Mram_ram4</twDest><twTotPathDel>0.312</twTotPathDel><twClkSkew dest = "0.114" src = "0.115">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MyCtrlModule/zpu/memBAddr_8</twSrc><twDest BELType='RAM'>MyCtrlModule/myrom/Mram_ram4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_ctrl</twSrcClk><twPathDel><twSite>SLICE_X2Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>MyCtrlModule/zpu/memBAddr&lt;8&gt;</twComp><twBEL>MyCtrlModule/zpu/memBAddr_8</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y20.ADDRB8</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>MyCtrlModule/zpu/memBAddr&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y20.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>MyCtrlModule/myrom/Mram_ram4</twComp><twBEL>MyCtrlModule/myrom/Mram_ram4</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.312</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_ctrl</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk_ctrl&quot; PERIOD = 16.666 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="60" type="MINPERIOD" name="Trper_CLKA" slack="13.096" period="16.666" constraintValue="16.666" deviceLimit="3.570" freqLimit="280.112" physResource="MyCtrlModule/myosd/charram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram/CLKAWRCLK" logResource="MyCtrlModule/myosd/charram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y18.CLKAWRCLK" clockNet="clk_ctrl"/><twPinLimit anchorID="61" type="MINPERIOD" name="Trper_CLKB" slack="13.096" period="16.666" constraintValue="16.666" deviceLimit="3.570" freqLimit="280.112" physResource="MyCtrlModule/myosd/charram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram/CLKBRDCLK" logResource="MyCtrlModule/myosd/charram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X1Y18.CLKBRDCLK" clockNet="clk_ctrl"/><twPinLimit anchorID="62" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="13.096" period="16.666" constraintValue="16.666" deviceLimit="3.570" freqLimit="280.112" physResource="MyCtrlModule/myrom/Mram_ram1/CLKA" logResource="MyCtrlModule/myrom/Mram_ram1/CLKA" locationPin="RAMB16_X0Y14.CLKA" clockNet="clk_ctrl"/></twPinLimitRpt></twConst><twConst anchorID="63" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET &quot;clk_ram&quot; PERIOD = 15.625 ns HIGH 50%;</twConstName><twItemCnt>188</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>37</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.413</twMinPer></twConstHead><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point sdram/sd_cmd_3 (OLOGIC_X0Y23.D1), 23 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.212</twSlack><twSrc BELType="FF">sdram/reset_0</twSrc><twDest BELType="FF">sdram/sd_cmd_3</twDest><twTotPathDel>6.790</twTotPathDel><twClkSkew dest = "0.882" src = "0.353">-0.529</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.295" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.152</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sdram/reset_0</twSrc><twDest BELType='FF'>sdram/sd_cmd_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X3Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ram</twSrcClk><twPathDel><twSite>SLICE_X3Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sdram/reset&lt;4&gt;</twComp><twBEL>sdram/reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.843</twDelInfo><twComp>sdram/reset&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>fpga64/cia1/icr_3</twComp><twBEL>sdram/Mmux_sd_addr101</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.732</twDelInfo><twComp>SDRAM_A_9_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/cia1/prb&lt;3&gt;</twComp><twBEL>sdram/sd_cmd_3_glue_set</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>sdram/sd_cmd_3_glue_set</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y23.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>sdram/sd_cmd&lt;3&gt;</twComp><twBEL>sdram/sd_cmd_3</twBEL></twPathDel><twLogDel>2.193</twLogDel><twRouteDel>4.597</twRouteDel><twTotDel>6.790</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_ram</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.296</twSlack><twSrc BELType="FF">sdram/reset_3</twSrc><twDest BELType="FF">sdram/sd_cmd_3</twDest><twTotPathDel>6.706</twTotPathDel><twClkSkew dest = "0.882" src = "0.353">-0.529</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.295" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.152</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sdram/reset_3</twSrc><twDest BELType='FF'>sdram/sd_cmd_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X3Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ram</twSrcClk><twPathDel><twSite>SLICE_X3Y26.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sdram/reset&lt;4&gt;</twComp><twBEL>sdram/reset_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.671</twDelInfo><twComp>sdram/reset&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>fpga64/cia1/icr_3</twComp><twBEL>sdram/Mmux_sd_addr101</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.732</twDelInfo><twComp>SDRAM_A_9_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/cia1/prb&lt;3&gt;</twComp><twBEL>sdram/sd_cmd_3_glue_set</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>sdram/sd_cmd_3_glue_set</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y23.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>sdram/sd_cmd&lt;3&gt;</twComp><twBEL>sdram/sd_cmd_3</twBEL></twPathDel><twLogDel>2.281</twLogDel><twRouteDel>4.425</twRouteDel><twTotDel>6.706</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_ram</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.436</twSlack><twSrc BELType="FF">sdram/reset_4</twSrc><twDest BELType="FF">sdram/sd_cmd_3</twDest><twTotPathDel>6.566</twTotPathDel><twClkSkew dest = "0.882" src = "0.353">-0.529</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.295" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.152</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sdram/reset_4</twSrc><twDest BELType='FF'>sdram/sd_cmd_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X3Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ram</twSrcClk><twPathDel><twSite>SLICE_X3Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sdram/reset&lt;4&gt;</twComp><twBEL>sdram/reset_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>sdram/reset&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>fpga64/cia1/icr_3</twComp><twBEL>sdram/Mmux_sd_addr101</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.732</twDelInfo><twComp>SDRAM_A_9_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fpga64/cia1/prb&lt;3&gt;</twComp><twBEL>sdram/sd_cmd_3_glue_set</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>sdram/sd_cmd_3_glue_set</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y23.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>sdram/sd_cmd&lt;3&gt;</twComp><twBEL>sdram/sd_cmd_3</twBEL></twPathDel><twLogDel>2.193</twLogDel><twRouteDel>4.373</twRouteDel><twTotDel>6.566</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_ram</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point sdram/sd_cmd_1 (OLOGIC_X0Y34.D1), 19 paths
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.351</twSlack><twSrc BELType="FF">sdram/reset_0</twSrc><twDest BELType="FF">sdram/sd_cmd_1</twDest><twTotPathDel>6.647</twTotPathDel><twClkSkew dest = "1.097" src = "0.572">-0.525</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.295" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.152</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sdram/reset_0</twSrc><twDest BELType='FF'>sdram/sd_cmd_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ram</twSrcClk><twPathDel><twSite>SLICE_X3Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sdram/reset&lt;4&gt;</twComp><twBEL>sdram/reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.843</twDelInfo><twComp>sdram/reset&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>fpga64/cia1/icr_3</twComp><twBEL>sdram/n0042&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>sdram/n0042</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fpga64/cia1/icr_3</twComp><twBEL>sdram/Mmux_PWR_84_o_PWR_84_o_mux_29_OUT21</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>sdram/PWR_84_o_PWR_84_o_mux_29_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/cia1/tod_run_inv</twComp><twBEL>sdram/sd_cmd_1_glue_set</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y34.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>sdram/sd_cmd_1_glue_set</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y34.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>sdram/sd_cmd&lt;1&gt;</twComp><twBEL>sdram/sd_cmd_1</twBEL></twPathDel><twLogDel>2.352</twLogDel><twRouteDel>4.295</twRouteDel><twTotDel>6.647</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_ram</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.435</twSlack><twSrc BELType="FF">sdram/reset_3</twSrc><twDest BELType="FF">sdram/sd_cmd_1</twDest><twTotPathDel>6.563</twTotPathDel><twClkSkew dest = "1.097" src = "0.572">-0.525</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.295" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.152</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sdram/reset_3</twSrc><twDest BELType='FF'>sdram/sd_cmd_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ram</twSrcClk><twPathDel><twSite>SLICE_X3Y26.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sdram/reset&lt;4&gt;</twComp><twBEL>sdram/reset_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.671</twDelInfo><twComp>sdram/reset&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>fpga64/cia1/icr_3</twComp><twBEL>sdram/n0042&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>sdram/n0042</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fpga64/cia1/icr_3</twComp><twBEL>sdram/Mmux_PWR_84_o_PWR_84_o_mux_29_OUT21</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>sdram/PWR_84_o_PWR_84_o_mux_29_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/cia1/tod_run_inv</twComp><twBEL>sdram/sd_cmd_1_glue_set</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y34.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>sdram/sd_cmd_1_glue_set</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y34.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>sdram/sd_cmd&lt;1&gt;</twComp><twBEL>sdram/sd_cmd_1</twBEL></twPathDel><twLogDel>2.440</twLogDel><twRouteDel>4.123</twRouteDel><twTotDel>6.563</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_ram</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.575</twSlack><twSrc BELType="FF">sdram/reset_4</twSrc><twDest BELType="FF">sdram/sd_cmd_1</twDest><twTotPathDel>6.423</twTotPathDel><twClkSkew dest = "1.097" src = "0.572">-0.525</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.295" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.152</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sdram/reset_4</twSrc><twDest BELType='FF'>sdram/sd_cmd_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ram</twSrcClk><twPathDel><twSite>SLICE_X3Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sdram/reset&lt;4&gt;</twComp><twBEL>sdram/reset_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>sdram/reset&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>fpga64/cia1/icr_3</twComp><twBEL>sdram/n0042&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>sdram/n0042</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fpga64/cia1/icr_3</twComp><twBEL>sdram/Mmux_PWR_84_o_PWR_84_o_mux_29_OUT21</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>sdram/PWR_84_o_PWR_84_o_mux_29_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/cia1/tod_run_inv</twComp><twBEL>sdram/sd_cmd_1_glue_set</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y34.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>sdram/sd_cmd_1_glue_set</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y34.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>sdram/sd_cmd&lt;1&gt;</twComp><twBEL>sdram/sd_cmd_1</twBEL></twPathDel><twLogDel>2.352</twLogDel><twRouteDel>4.071</twRouteDel><twTotDel>6.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_ram</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point sdram/sd_cmd_0 (OLOGIC_X0Y27.D1), 23 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.747</twSlack><twSrc BELType="FF">sdram/reset_0</twSrc><twDest BELType="FF">sdram/sd_cmd_0</twDest><twTotPathDel>6.266</twTotPathDel><twClkSkew dest = "0.893" src = "0.353">-0.540</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.295" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.152</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sdram/reset_0</twSrc><twDest BELType='FF'>sdram/sd_cmd_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ram</twSrcClk><twPathDel><twSite>SLICE_X3Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sdram/reset&lt;4&gt;</twComp><twBEL>sdram/reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.843</twDelInfo><twComp>sdram/reset&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>fpga64/cia1/icr_3</twComp><twBEL>sdram/n0042&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.B4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>sdram/n0042</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/cia1/tod_run_inv</twComp><twBEL>sdram/_n0110</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>sdram/_n0110</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/cia1/tod_run_inv</twComp><twBEL>sdram/sd_cmd_0_glue_set</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y27.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>sdram/sd_cmd_0_glue_set</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y27.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>sdram/sd_cmd&lt;0&gt;</twComp><twBEL>sdram/sd_cmd_0</twBEL></twPathDel><twLogDel>2.333</twLogDel><twRouteDel>3.933</twRouteDel><twTotDel>6.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_ram</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.831</twSlack><twSrc BELType="FF">sdram/reset_3</twSrc><twDest BELType="FF">sdram/sd_cmd_0</twDest><twTotPathDel>6.182</twTotPathDel><twClkSkew dest = "0.893" src = "0.353">-0.540</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.295" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.152</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sdram/reset_3</twSrc><twDest BELType='FF'>sdram/sd_cmd_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ram</twSrcClk><twPathDel><twSite>SLICE_X3Y26.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sdram/reset&lt;4&gt;</twComp><twBEL>sdram/reset_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.671</twDelInfo><twComp>sdram/reset&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>fpga64/cia1/icr_3</twComp><twBEL>sdram/n0042&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.B4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>sdram/n0042</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/cia1/tod_run_inv</twComp><twBEL>sdram/_n0110</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>sdram/_n0110</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/cia1/tod_run_inv</twComp><twBEL>sdram/sd_cmd_0_glue_set</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y27.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>sdram/sd_cmd_0_glue_set</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y27.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>sdram/sd_cmd&lt;0&gt;</twComp><twBEL>sdram/sd_cmd_0</twBEL></twPathDel><twLogDel>2.421</twLogDel><twRouteDel>3.761</twRouteDel><twTotDel>6.182</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_ram</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.971</twSlack><twSrc BELType="FF">sdram/reset_4</twSrc><twDest BELType="FF">sdram/sd_cmd_0</twDest><twTotPathDel>6.042</twTotPathDel><twClkSkew dest = "0.893" src = "0.353">-0.540</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.295" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.152</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sdram/reset_4</twSrc><twDest BELType='FF'>sdram/sd_cmd_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ram</twSrcClk><twPathDel><twSite>SLICE_X3Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sdram/reset&lt;4&gt;</twComp><twBEL>sdram/reset_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>sdram/reset&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>fpga64/cia1/icr_3</twComp><twBEL>sdram/n0042&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.B4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>sdram/n0042</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/cia1/tod_run_inv</twComp><twBEL>sdram/_n0110</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>sdram/_n0110</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fpga64/cia1/tod_run_inv</twComp><twBEL>sdram/sd_cmd_0_glue_set</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y27.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>sdram/sd_cmd_0_glue_set</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y27.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>sdram/sd_cmd&lt;0&gt;</twComp><twBEL>sdram/sd_cmd_0</twBEL></twPathDel><twLogDel>2.333</twLogDel><twRouteDel>3.709</twRouteDel><twTotDel>6.042</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_ram</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;clk_ram&quot; PERIOD = 15.625 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sdram/q_0 (SLICE_X4Y29.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.428</twSlack><twSrc BELType="FF">sdram/q_0</twSrc><twDest BELType="FF">sdram/q_0</twDest><twTotPathDel>0.428</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sdram/q_0</twSrc><twDest BELType='FF'>sdram/q_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.625">clk_ram</twSrcClk><twPathDel><twSite>SLICE_X4Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>sdram/q&lt;1&gt;</twComp><twBEL>sdram/q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.038</twDelInfo><twComp>sdram/q&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y29.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>sdram/q&lt;1&gt;</twComp><twBEL>sdram/Mcount_q_xor&lt;0&gt;11_INV_0</twBEL><twBEL>sdram/q_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.038</twRouteDel><twTotDel>0.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_ram</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sdram/q_2 (SLICE_X4Y29.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">sdram/q_1</twSrc><twDest BELType="FF">sdram/q_2</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sdram/q_1</twSrc><twDest BELType='FF'>sdram/q_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.625">clk_ram</twSrcClk><twPathDel><twSite>SLICE_X4Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>sdram/q&lt;1&gt;</twComp><twBEL>sdram/q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>sdram/q&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y29.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>sdram/q&lt;1&gt;</twComp><twBEL>sdram/Mcount_q_xor&lt;2&gt;11</twBEL><twBEL>sdram/q_2</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.118</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_ram</twDestClk><twPctLog>73.1</twPctLog><twPctRoute>26.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sdram/reset_0 (SLICE_X3Y26.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.450</twSlack><twSrc BELType="FF">sdram/reset_0</twSrc><twDest BELType="FF">sdram/reset_0</twDest><twTotPathDel>0.450</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sdram/reset_0</twSrc><twDest BELType='FF'>sdram/reset_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.625">clk_ram</twSrcClk><twPathDel><twSite>SLICE_X3Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sdram/reset&lt;4&gt;</twComp><twBEL>sdram/reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.037</twDelInfo><twComp>sdram/reset&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y26.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>sdram/reset&lt;4&gt;</twComp><twBEL>sdram/Mcount_reset_xor&lt;0&gt;11_INV_0</twBEL><twBEL>sdram/reset_0</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.037</twRouteDel><twTotDel>0.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_ram</twDestClk><twPctLog>91.8</twPctLog><twPctRoute>8.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="88"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk_ram&quot; PERIOD = 15.625 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="89" type="MINPERIOD" name="Tockper" slack="13.376" period="15.625" constraintValue="15.625" deviceLimit="2.249" freqLimit="444.642" physResource="sdram/sd_cmd&lt;1&gt;/CLK0" logResource="sdram/sd_cmd_1/CK0" locationPin="OLOGIC_X0Y34.CLK0" clockNet="clk_ram"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tockper" slack="13.376" period="15.625" constraintValue="15.625" deviceLimit="2.249" freqLimit="444.642" physResource="sdram/sd_cmd&lt;3&gt;/CLK0" logResource="sdram/sd_cmd_3/CK0" locationPin="OLOGIC_X0Y23.CLK0" clockNet="clk_ram"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tockper" slack="13.376" period="15.625" constraintValue="15.625" deviceLimit="2.249" freqLimit="444.642" physResource="sdram/sd_cmd&lt;2&gt;/CLK0" logResource="sdram/sd_cmd_2/CK0" locationPin="OLOGIC_X0Y30.CLK0" clockNet="clk_ram"/></twPinLimitRpt></twConst><twConst anchorID="92" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">NET &quot;pll/clkin1&quot; PERIOD = 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="93"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;pll/clkin1&quot; PERIOD = 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="94" type="MAXPERIOD" name="Tpllper_CLKFB" slack="12.630" period="40.000" constraintValue="40.000" deviceLimit="52.630" freqLimit="19.001" physResource="pll/pll_base_inst/PLL_ADV/CLKFBOUT" logResource="pll/pll_base_inst/PLL_ADV/CLKFBOUT" locationPin="PLL_ADV_X0Y1.CLKFBOUT" clockNet="pll/clkfbout"/><twPinLimit anchorID="95" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="pll/pll_base_inst/PLL_ADV/CLKIN1" logResource="pll/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="96" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="pll/pll_base_inst/PLL_ADV/CLKIN1" logResource="pll/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="97" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;pll/clkout0&quot; derived from  NET &quot;pll/clkin1&quot; PERIOD = 20 ns HIGH 50%;  multiplied by 1.57 to 31.304 nS   </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="98"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;pll/clkout0&quot; derived from
 NET &quot;pll/clkin1&quot; PERIOD = 20 ns HIGH 50%;
 multiplied by 1.57 to 31.304 nS  
</twPinLimitBanner><twPinLimit anchorID="99" type="MINPERIOD" name="Tbcper_I" slack="28.638" period="31.304" constraintValue="31.304" deviceLimit="2.666" freqLimit="375.094" physResource="pll/clkout1_buf/I0" logResource="pll/clkout1_buf/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="pll/clkout0"/><twPinLimit anchorID="100" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="30.252" period="31.304" constraintValue="31.304" deviceLimit="1.052" freqLimit="950.570" physResource="pll/pll_base_inst/PLL_ADV/CLKOUT0" logResource="pll/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="pll/clkout0"/><twPinLimit anchorID="101" type="MAXPERIOD" name="Tpllper_CLKOUT(Foutmin)" slack="288.696" period="31.304" constraintValue="31.304" deviceLimit="320.000" freqLimit="3.125" physResource="pll/pll_base_inst/PLL_ADV/CLKOUT0" logResource="pll/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="pll/clkout0"/></twPinLimitRpt></twConst><twConst anchorID="102" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;pll/clkout1&quot; derived from  NET &quot;pll/clkin1&quot; PERIOD = 20 ns HIGH 50%;  multiplied by 1.57 to 31.304 nS   </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="103"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;pll/clkout1&quot; derived from
 NET &quot;pll/clkin1&quot; PERIOD = 20 ns HIGH 50%;
 multiplied by 1.57 to 31.304 nS  
</twPinLimitBanner><twPinLimit anchorID="104" type="MINPERIOD" name="Tbcper_I" slack="28.638" period="31.304" constraintValue="31.304" deviceLimit="2.666" freqLimit="375.094" physResource="pll/clkout2_buf/I0" logResource="pll/clkout2_buf/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="pll/clkout1"/><twPinLimit anchorID="105" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="30.252" period="31.304" constraintValue="31.304" deviceLimit="1.052" freqLimit="950.570" physResource="pll/pll_base_inst/PLL_ADV/CLKOUT1" logResource="pll/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="pll/clkout1"/><twPinLimit anchorID="106" type="MINPERIOD" name="Tcp" slack="30.834" period="31.304" constraintValue="31.304" deviceLimit="0.470" freqLimit="2127.660" physResource="c1541_sd/dsk_data_out&lt;3&gt;/CLK" logResource="c1541_sd/dsk_data_out_0/CK" locationPin="SLICE_X31Y25.CLK" clockNet="clk32n"/></twPinLimitRpt></twConst><twConst anchorID="107" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;pll/clkout2&quot; derived from  NET &quot;pll/clkin1&quot; PERIOD = 20 ns HIGH 50%;  divided by 1.28 to 15.652 nS   </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="108"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;pll/clkout2&quot; derived from
 NET &quot;pll/clkin1&quot; PERIOD = 20 ns HIGH 50%;
 divided by 1.28 to 15.652 nS  
</twPinLimitBanner><twPinLimit anchorID="109" type="MINPERIOD" name="Tbcper_I" slack="12.986" period="15.652" constraintValue="15.652" deviceLimit="2.666" freqLimit="375.094" physResource="pll/clkout3_buf/I0" logResource="pll/clkout3_buf/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="pll/clkout2"/></twPinLimitRpt></twConst><twConst anchorID="110" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;pll/clkout3&quot; derived from  NET &quot;pll/clkin1&quot; PERIOD = 20 ns HIGH 50%;  divided by 1.28 to 15.652 nS   </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="111"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;pll/clkout3&quot; derived from
 NET &quot;pll/clkin1&quot; PERIOD = 20 ns HIGH 50%;
 divided by 1.28 to 15.652 nS  
</twPinLimitBanner><twPinLimit anchorID="112" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="12.986" period="15.652" constraintValue="15.652" deviceLimit="2.666" freqLimit="375.094" physResource="pll/pll_base_inst/PLL_ADV/CLKOUT3" logResource="pll/pll_base_inst/PLL_ADV/CLKOUT3" locationPin="PLL_ADV_X0Y1.CLKOUT3" clockNet="pll/clkout3"/><twPinLimit anchorID="113" type="MINPERIOD" name="Tbcper_I" slack="12.986" period="15.652" constraintValue="15.652" deviceLimit="2.666" freqLimit="375.094" physResource="pll/clkout4_buf/I0" logResource="pll/clkout4_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="pll/clkout3"/><twPinLimit anchorID="114" type="MINPERIOD" name="Tockper" slack="13.403" period="15.652" constraintValue="15.652" deviceLimit="2.249" freqLimit="444.642" physResource="SDRAM_CLK_OBUF/CLK0" logResource="ddr_clk/CK0" locationPin="OLOGIC_X0Y24.CLK0" clockNet="SDR_CLK"/></twPinLimitRpt></twConst><twConst anchorID="115" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;pll/clkout4&quot; derived from  NET &quot;pll/clkin1&quot; PERIOD = 20 ns HIGH 50%;  divided by 1.28 to 15.652 nS   </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="116"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;pll/clkout4&quot; derived from
 NET &quot;pll/clkin1&quot; PERIOD = 20 ns HIGH 50%;
 divided by 1.28 to 15.652 nS  
</twPinLimitBanner><twPinLimit anchorID="117" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="12.986" period="15.652" constraintValue="15.652" deviceLimit="2.666" freqLimit="375.094" physResource="pll/pll_base_inst/PLL_ADV/CLKOUT4" logResource="pll/pll_base_inst/PLL_ADV/CLKOUT4" locationPin="PLL_ADV_X0Y1.CLKOUT4" clockNet="pll/clkout4"/><twPinLimit anchorID="118" type="MINPERIOD" name="Tbcper_I" slack="12.986" period="15.652" constraintValue="15.652" deviceLimit="2.666" freqLimit="375.094" physResource="pll/clkout5_buf/I0" logResource="pll/clkout5_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="pll/clkout4"/><twPinLimit anchorID="119" type="MAXPERIOD" name="Tpllper_CLKOUT(Foutmin)" slack="304.348" period="15.652" constraintValue="15.652" deviceLimit="320.000" freqLimit="3.125" physResource="pll/pll_base_inst/PLL_ADV/CLKOUT4" logResource="pll/pll_base_inst/PLL_ADV/CLKOUT4" locationPin="PLL_ADV_X0Y1.CLKOUT4" clockNet="pll/clkout4"/></twPinLimitRpt></twConst><twConstRollupTable uID="4" anchorID="120"><twConstRollup name="pll/clkin1" fullName="NET &quot;pll/clkin1&quot; PERIOD = 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="5.000" actualRollup="3.407" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="pll/clkout0" fullName="PERIOD analysis for net &quot;pll/clkout0&quot; derived from  NET &quot;pll/clkin1&quot; PERIOD = 20 ns HIGH 50%;  multiplied by 1.57 to 31.304 nS   " type="child" depth="1" requirement="31.304" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="pll/clkout1" fullName="PERIOD analysis for net &quot;pll/clkout1&quot; derived from  NET &quot;pll/clkin1&quot; PERIOD = 20 ns HIGH 50%;  multiplied by 1.57 to 31.304 nS   " type="child" depth="1" requirement="31.304" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="pll/clkout2" fullName="PERIOD analysis for net &quot;pll/clkout2&quot; derived from  NET &quot;pll/clkin1&quot; PERIOD = 20 ns HIGH 50%;  divided by 1.28 to 15.652 nS   " type="child" depth="1" requirement="15.652" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="pll/clkout3" fullName="PERIOD analysis for net &quot;pll/clkout3&quot; derived from  NET &quot;pll/clkin1&quot; PERIOD = 20 ns HIGH 50%;  divided by 1.28 to 15.652 nS   " type="child" depth="1" requirement="15.652" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="pll/clkout4" fullName="PERIOD analysis for net &quot;pll/clkout4&quot; derived from  NET &quot;pll/clkin1&quot; PERIOD = 20 ns HIGH 50%;  divided by 1.28 to 15.652 nS   " type="child" depth="1" requirement="15.652" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="121">0</twUnmetConstCnt><twDataSheet anchorID="122" twNameLen="15"><twClk2SUList anchorID="123" twDestWidth="8"><twDest>clock_50</twDest><twClk2SU><twSrc>clock_50</twSrc><twRiseRise>21.418</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="124"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>173458122</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>50992</twConnCnt></twConstCov><twStats anchorID="125"><twMinPer>21.418</twMinPer><twFootnote number="1" /><twMaxFreq>46.690</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Jul 03 10:13:51 2019 </twTimestamp></twFoot><twClientInfo anchorID="126"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 392 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
