
4_GreyBox_STM32F446.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007764  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001170  08007928  08007928  00008928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008a98  08008a98  0000a010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008a98  08008a98  00009a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008aa0  08008aa0  0000a010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008aa0  08008aa0  00009aa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008aa4  08008aa4  00009aa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08008aa8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007fc  20000010  08008ab8  0000a010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000080c  08008ab8  0000a80c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016f57  00000000  00000000  0000a040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003120  00000000  00000000  00020f97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014b8  00000000  00000000  000240b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001015  00000000  00000000  00025570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000250af  00000000  00000000  00026585  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019488  00000000  00000000  0004b634  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e5a51  00000000  00000000  00064abc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014a50d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000588c  00000000  00000000  0014a550  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  0014fddc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000010 	.word	0x20000010
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08007910 	.word	0x08007910

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000014 	.word	0x20000014
 8000200:	08007910 	.word	0x08007910

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b988 	b.w	800052c <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	468e      	mov	lr, r1
 800023c:	4604      	mov	r4, r0
 800023e:	4688      	mov	r8, r1
 8000240:	2b00      	cmp	r3, #0
 8000242:	d14a      	bne.n	80002da <__udivmoddi4+0xa6>
 8000244:	428a      	cmp	r2, r1
 8000246:	4617      	mov	r7, r2
 8000248:	d962      	bls.n	8000310 <__udivmoddi4+0xdc>
 800024a:	fab2 f682 	clz	r6, r2
 800024e:	b14e      	cbz	r6, 8000264 <__udivmoddi4+0x30>
 8000250:	f1c6 0320 	rsb	r3, r6, #32
 8000254:	fa01 f806 	lsl.w	r8, r1, r6
 8000258:	fa20 f303 	lsr.w	r3, r0, r3
 800025c:	40b7      	lsls	r7, r6
 800025e:	ea43 0808 	orr.w	r8, r3, r8
 8000262:	40b4      	lsls	r4, r6
 8000264:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000268:	fa1f fc87 	uxth.w	ip, r7
 800026c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000270:	0c23      	lsrs	r3, r4, #16
 8000272:	fb0e 8811 	mls	r8, lr, r1, r8
 8000276:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800027a:	fb01 f20c 	mul.w	r2, r1, ip
 800027e:	429a      	cmp	r2, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x62>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f101 30ff 	add.w	r0, r1, #4294967295
 8000288:	f080 80ea 	bcs.w	8000460 <__udivmoddi4+0x22c>
 800028c:	429a      	cmp	r2, r3
 800028e:	f240 80e7 	bls.w	8000460 <__udivmoddi4+0x22c>
 8000292:	3902      	subs	r1, #2
 8000294:	443b      	add	r3, r7
 8000296:	1a9a      	subs	r2, r3, r2
 8000298:	b2a3      	uxth	r3, r4
 800029a:	fbb2 f0fe 	udiv	r0, r2, lr
 800029e:	fb0e 2210 	mls	r2, lr, r0, r2
 80002a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002a6:	fb00 fc0c 	mul.w	ip, r0, ip
 80002aa:	459c      	cmp	ip, r3
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0x8e>
 80002ae:	18fb      	adds	r3, r7, r3
 80002b0:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b4:	f080 80d6 	bcs.w	8000464 <__udivmoddi4+0x230>
 80002b8:	459c      	cmp	ip, r3
 80002ba:	f240 80d3 	bls.w	8000464 <__udivmoddi4+0x230>
 80002be:	443b      	add	r3, r7
 80002c0:	3802      	subs	r0, #2
 80002c2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c6:	eba3 030c 	sub.w	r3, r3, ip
 80002ca:	2100      	movs	r1, #0
 80002cc:	b11d      	cbz	r5, 80002d6 <__udivmoddi4+0xa2>
 80002ce:	40f3      	lsrs	r3, r6
 80002d0:	2200      	movs	r2, #0
 80002d2:	e9c5 3200 	strd	r3, r2, [r5]
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	428b      	cmp	r3, r1
 80002dc:	d905      	bls.n	80002ea <__udivmoddi4+0xb6>
 80002de:	b10d      	cbz	r5, 80002e4 <__udivmoddi4+0xb0>
 80002e0:	e9c5 0100 	strd	r0, r1, [r5]
 80002e4:	2100      	movs	r1, #0
 80002e6:	4608      	mov	r0, r1
 80002e8:	e7f5      	b.n	80002d6 <__udivmoddi4+0xa2>
 80002ea:	fab3 f183 	clz	r1, r3
 80002ee:	2900      	cmp	r1, #0
 80002f0:	d146      	bne.n	8000380 <__udivmoddi4+0x14c>
 80002f2:	4573      	cmp	r3, lr
 80002f4:	d302      	bcc.n	80002fc <__udivmoddi4+0xc8>
 80002f6:	4282      	cmp	r2, r0
 80002f8:	f200 8105 	bhi.w	8000506 <__udivmoddi4+0x2d2>
 80002fc:	1a84      	subs	r4, r0, r2
 80002fe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000302:	2001      	movs	r0, #1
 8000304:	4690      	mov	r8, r2
 8000306:	2d00      	cmp	r5, #0
 8000308:	d0e5      	beq.n	80002d6 <__udivmoddi4+0xa2>
 800030a:	e9c5 4800 	strd	r4, r8, [r5]
 800030e:	e7e2      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000310:	2a00      	cmp	r2, #0
 8000312:	f000 8090 	beq.w	8000436 <__udivmoddi4+0x202>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	2e00      	cmp	r6, #0
 800031c:	f040 80a4 	bne.w	8000468 <__udivmoddi4+0x234>
 8000320:	1a8a      	subs	r2, r1, r2
 8000322:	0c03      	lsrs	r3, r0, #16
 8000324:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000328:	b280      	uxth	r0, r0
 800032a:	b2bc      	uxth	r4, r7
 800032c:	2101      	movs	r1, #1
 800032e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000332:	fb0e 221c 	mls	r2, lr, ip, r2
 8000336:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800033a:	fb04 f20c 	mul.w	r2, r4, ip
 800033e:	429a      	cmp	r2, r3
 8000340:	d907      	bls.n	8000352 <__udivmoddi4+0x11e>
 8000342:	18fb      	adds	r3, r7, r3
 8000344:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000348:	d202      	bcs.n	8000350 <__udivmoddi4+0x11c>
 800034a:	429a      	cmp	r2, r3
 800034c:	f200 80e0 	bhi.w	8000510 <__udivmoddi4+0x2dc>
 8000350:	46c4      	mov	ip, r8
 8000352:	1a9b      	subs	r3, r3, r2
 8000354:	fbb3 f2fe 	udiv	r2, r3, lr
 8000358:	fb0e 3312 	mls	r3, lr, r2, r3
 800035c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000360:	fb02 f404 	mul.w	r4, r2, r4
 8000364:	429c      	cmp	r4, r3
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0x144>
 8000368:	18fb      	adds	r3, r7, r3
 800036a:	f102 30ff 	add.w	r0, r2, #4294967295
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0x142>
 8000370:	429c      	cmp	r4, r3
 8000372:	f200 80ca 	bhi.w	800050a <__udivmoddi4+0x2d6>
 8000376:	4602      	mov	r2, r0
 8000378:	1b1b      	subs	r3, r3, r4
 800037a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800037e:	e7a5      	b.n	80002cc <__udivmoddi4+0x98>
 8000380:	f1c1 0620 	rsb	r6, r1, #32
 8000384:	408b      	lsls	r3, r1
 8000386:	fa22 f706 	lsr.w	r7, r2, r6
 800038a:	431f      	orrs	r7, r3
 800038c:	fa0e f401 	lsl.w	r4, lr, r1
 8000390:	fa20 f306 	lsr.w	r3, r0, r6
 8000394:	fa2e fe06 	lsr.w	lr, lr, r6
 8000398:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800039c:	4323      	orrs	r3, r4
 800039e:	fa00 f801 	lsl.w	r8, r0, r1
 80003a2:	fa1f fc87 	uxth.w	ip, r7
 80003a6:	fbbe f0f9 	udiv	r0, lr, r9
 80003aa:	0c1c      	lsrs	r4, r3, #16
 80003ac:	fb09 ee10 	mls	lr, r9, r0, lr
 80003b0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003b4:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b8:	45a6      	cmp	lr, r4
 80003ba:	fa02 f201 	lsl.w	r2, r2, r1
 80003be:	d909      	bls.n	80003d4 <__udivmoddi4+0x1a0>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f100 3aff 	add.w	sl, r0, #4294967295
 80003c6:	f080 809c 	bcs.w	8000502 <__udivmoddi4+0x2ce>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	f240 8099 	bls.w	8000502 <__udivmoddi4+0x2ce>
 80003d0:	3802      	subs	r0, #2
 80003d2:	443c      	add	r4, r7
 80003d4:	eba4 040e 	sub.w	r4, r4, lr
 80003d8:	fa1f fe83 	uxth.w	lr, r3
 80003dc:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e0:	fb09 4413 	mls	r4, r9, r3, r4
 80003e4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ec:	45a4      	cmp	ip, r4
 80003ee:	d908      	bls.n	8000402 <__udivmoddi4+0x1ce>
 80003f0:	193c      	adds	r4, r7, r4
 80003f2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003f6:	f080 8082 	bcs.w	80004fe <__udivmoddi4+0x2ca>
 80003fa:	45a4      	cmp	ip, r4
 80003fc:	d97f      	bls.n	80004fe <__udivmoddi4+0x2ca>
 80003fe:	3b02      	subs	r3, #2
 8000400:	443c      	add	r4, r7
 8000402:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000406:	eba4 040c 	sub.w	r4, r4, ip
 800040a:	fba0 ec02 	umull	lr, ip, r0, r2
 800040e:	4564      	cmp	r4, ip
 8000410:	4673      	mov	r3, lr
 8000412:	46e1      	mov	r9, ip
 8000414:	d362      	bcc.n	80004dc <__udivmoddi4+0x2a8>
 8000416:	d05f      	beq.n	80004d8 <__udivmoddi4+0x2a4>
 8000418:	b15d      	cbz	r5, 8000432 <__udivmoddi4+0x1fe>
 800041a:	ebb8 0203 	subs.w	r2, r8, r3
 800041e:	eb64 0409 	sbc.w	r4, r4, r9
 8000422:	fa04 f606 	lsl.w	r6, r4, r6
 8000426:	fa22 f301 	lsr.w	r3, r2, r1
 800042a:	431e      	orrs	r6, r3
 800042c:	40cc      	lsrs	r4, r1
 800042e:	e9c5 6400 	strd	r6, r4, [r5]
 8000432:	2100      	movs	r1, #0
 8000434:	e74f      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000436:	fbb1 fcf2 	udiv	ip, r1, r2
 800043a:	0c01      	lsrs	r1, r0, #16
 800043c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000440:	b280      	uxth	r0, r0
 8000442:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000446:	463b      	mov	r3, r7
 8000448:	4638      	mov	r0, r7
 800044a:	463c      	mov	r4, r7
 800044c:	46b8      	mov	r8, r7
 800044e:	46be      	mov	lr, r7
 8000450:	2620      	movs	r6, #32
 8000452:	fbb1 f1f7 	udiv	r1, r1, r7
 8000456:	eba2 0208 	sub.w	r2, r2, r8
 800045a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800045e:	e766      	b.n	800032e <__udivmoddi4+0xfa>
 8000460:	4601      	mov	r1, r0
 8000462:	e718      	b.n	8000296 <__udivmoddi4+0x62>
 8000464:	4610      	mov	r0, r2
 8000466:	e72c      	b.n	80002c2 <__udivmoddi4+0x8e>
 8000468:	f1c6 0220 	rsb	r2, r6, #32
 800046c:	fa2e f302 	lsr.w	r3, lr, r2
 8000470:	40b7      	lsls	r7, r6
 8000472:	40b1      	lsls	r1, r6
 8000474:	fa20 f202 	lsr.w	r2, r0, r2
 8000478:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800047c:	430a      	orrs	r2, r1
 800047e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000482:	b2bc      	uxth	r4, r7
 8000484:	fb0e 3318 	mls	r3, lr, r8, r3
 8000488:	0c11      	lsrs	r1, r2, #16
 800048a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048e:	fb08 f904 	mul.w	r9, r8, r4
 8000492:	40b0      	lsls	r0, r6
 8000494:	4589      	cmp	r9, r1
 8000496:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800049a:	b280      	uxth	r0, r0
 800049c:	d93e      	bls.n	800051c <__udivmoddi4+0x2e8>
 800049e:	1879      	adds	r1, r7, r1
 80004a0:	f108 3cff 	add.w	ip, r8, #4294967295
 80004a4:	d201      	bcs.n	80004aa <__udivmoddi4+0x276>
 80004a6:	4589      	cmp	r9, r1
 80004a8:	d81f      	bhi.n	80004ea <__udivmoddi4+0x2b6>
 80004aa:	eba1 0109 	sub.w	r1, r1, r9
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fb09 f804 	mul.w	r8, r9, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	b292      	uxth	r2, r2
 80004bc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004c0:	4542      	cmp	r2, r8
 80004c2:	d229      	bcs.n	8000518 <__udivmoddi4+0x2e4>
 80004c4:	18ba      	adds	r2, r7, r2
 80004c6:	f109 31ff 	add.w	r1, r9, #4294967295
 80004ca:	d2c4      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d2c2      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004d0:	f1a9 0102 	sub.w	r1, r9, #2
 80004d4:	443a      	add	r2, r7
 80004d6:	e7be      	b.n	8000456 <__udivmoddi4+0x222>
 80004d8:	45f0      	cmp	r8, lr
 80004da:	d29d      	bcs.n	8000418 <__udivmoddi4+0x1e4>
 80004dc:	ebbe 0302 	subs.w	r3, lr, r2
 80004e0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004e4:	3801      	subs	r0, #1
 80004e6:	46e1      	mov	r9, ip
 80004e8:	e796      	b.n	8000418 <__udivmoddi4+0x1e4>
 80004ea:	eba7 0909 	sub.w	r9, r7, r9
 80004ee:	4449      	add	r1, r9
 80004f0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004f4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f8:	fb09 f804 	mul.w	r8, r9, r4
 80004fc:	e7db      	b.n	80004b6 <__udivmoddi4+0x282>
 80004fe:	4673      	mov	r3, lr
 8000500:	e77f      	b.n	8000402 <__udivmoddi4+0x1ce>
 8000502:	4650      	mov	r0, sl
 8000504:	e766      	b.n	80003d4 <__udivmoddi4+0x1a0>
 8000506:	4608      	mov	r0, r1
 8000508:	e6fd      	b.n	8000306 <__udivmoddi4+0xd2>
 800050a:	443b      	add	r3, r7
 800050c:	3a02      	subs	r2, #2
 800050e:	e733      	b.n	8000378 <__udivmoddi4+0x144>
 8000510:	f1ac 0c02 	sub.w	ip, ip, #2
 8000514:	443b      	add	r3, r7
 8000516:	e71c      	b.n	8000352 <__udivmoddi4+0x11e>
 8000518:	4649      	mov	r1, r9
 800051a:	e79c      	b.n	8000456 <__udivmoddi4+0x222>
 800051c:	eba1 0109 	sub.w	r1, r1, r9
 8000520:	46c4      	mov	ip, r8
 8000522:	fbb1 f9fe 	udiv	r9, r1, lr
 8000526:	fb09 f804 	mul.w	r8, r9, r4
 800052a:	e7c4      	b.n	80004b6 <__udivmoddi4+0x282>

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <ILI9341_DrawChar>:

	ILI9341_DrawRectangle(X0True, Y0True, xLen, yLen, color);
}

void ILI9341_DrawChar(char ch, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 8000530:	b590      	push	{r4, r7, lr}
 8000532:	b08d      	sub	sp, #52	@ 0x34
 8000534:	af02      	add	r7, sp, #8
 8000536:	60b9      	str	r1, [r7, #8]
 8000538:	4611      	mov	r1, r2
 800053a:	461a      	mov	r2, r3
 800053c:	4603      	mov	r3, r0
 800053e:	73fb      	strb	r3, [r7, #15]
 8000540:	460b      	mov	r3, r1
 8000542:	81bb      	strh	r3, [r7, #12]
 8000544:	4613      	mov	r3, r2
 8000546:	80fb      	strh	r3, [r7, #6]
	if ((ch < 31) || (ch > 127)) return;
 8000548:	7bfb      	ldrb	r3, [r7, #15]
 800054a:	2b1e      	cmp	r3, #30
 800054c:	d964      	bls.n	8000618 <ILI9341_DrawChar+0xe8>
 800054e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000552:	2b00      	cmp	r3, #0
 8000554:	db60      	blt.n	8000618 <ILI9341_DrawChar+0xe8>

	uint8_t fOffset, fWidth, fHeight, fBPL;
	uint8_t *tempChar;

	fOffset = font[0];
 8000556:	68bb      	ldr	r3, [r7, #8]
 8000558:	781b      	ldrb	r3, [r3, #0]
 800055a:	77fb      	strb	r3, [r7, #31]
	fWidth = font[1];
 800055c:	68bb      	ldr	r3, [r7, #8]
 800055e:	3301      	adds	r3, #1
 8000560:	781b      	ldrb	r3, [r3, #0]
 8000562:	77bb      	strb	r3, [r7, #30]
	fHeight = font[2];
 8000564:	68bb      	ldr	r3, [r7, #8]
 8000566:	3302      	adds	r3, #2
 8000568:	781b      	ldrb	r3, [r3, #0]
 800056a:	777b      	strb	r3, [r7, #29]
	fBPL = font[3];
 800056c:	68bb      	ldr	r3, [r7, #8]
 800056e:	3303      	adds	r3, #3
 8000570:	781b      	ldrb	r3, [r3, #0]
 8000572:	773b      	strb	r3, [r7, #28]

	tempChar = (uint8_t*)&font[((ch - 0x20) * fOffset) + 4]; /* Current Character = Meta + (Character Index * Offset) */
 8000574:	7bfb      	ldrb	r3, [r7, #15]
 8000576:	3b20      	subs	r3, #32
 8000578:	7ffa      	ldrb	r2, [r7, #31]
 800057a:	fb02 f303 	mul.w	r3, r2, r3
 800057e:	3304      	adds	r3, #4
 8000580:	68ba      	ldr	r2, [r7, #8]
 8000582:	4413      	add	r3, r2
 8000584:	61bb      	str	r3, [r7, #24]

	/* Clear background first */
	ILI9341_DrawRectangle(X, Y, fWidth, fHeight, bgcolor);
 8000586:	7fbb      	ldrb	r3, [r7, #30]
 8000588:	b29a      	uxth	r2, r3
 800058a:	7f7b      	ldrb	r3, [r7, #29]
 800058c:	b29c      	uxth	r4, r3
 800058e:	88f9      	ldrh	r1, [r7, #6]
 8000590:	89b8      	ldrh	r0, [r7, #12]
 8000592:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000594:	9300      	str	r3, [sp, #0]
 8000596:	4623      	mov	r3, r4
 8000598:	f000 fc3a 	bl	8000e10 <ILI9341_DrawRectangle>

	for (int j=0; j < fHeight; j++)
 800059c:	2300      	movs	r3, #0
 800059e:	627b      	str	r3, [r7, #36]	@ 0x24
 80005a0:	e035      	b.n	800060e <ILI9341_DrawChar+0xde>
	{
		for (int i=0; i < fWidth; i++)
 80005a2:	2300      	movs	r3, #0
 80005a4:	623b      	str	r3, [r7, #32]
 80005a6:	e02b      	b.n	8000600 <ILI9341_DrawChar+0xd0>
		{
			uint8_t z =  tempChar[fBPL * i + ((j & 0xF8) >> 3) + 1]; /* (j & 0xF8) >> 3, increase one by 8-bits */
 80005a8:	7f3b      	ldrb	r3, [r7, #28]
 80005aa:	6a3a      	ldr	r2, [r7, #32]
 80005ac:	fb03 f202 	mul.w	r2, r3, r2
 80005b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005b2:	10db      	asrs	r3, r3, #3
 80005b4:	f003 031f 	and.w	r3, r3, #31
 80005b8:	4413      	add	r3, r2
 80005ba:	3301      	adds	r3, #1
 80005bc:	69ba      	ldr	r2, [r7, #24]
 80005be:	4413      	add	r3, r2
 80005c0:	781b      	ldrb	r3, [r3, #0]
 80005c2:	75fb      	strb	r3, [r7, #23]
			uint8_t b = 1 << (j & 0x07);
 80005c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005c6:	f003 0307 	and.w	r3, r3, #7
 80005ca:	2201      	movs	r2, #1
 80005cc:	fa02 f303 	lsl.w	r3, r2, r3
 80005d0:	75bb      	strb	r3, [r7, #22]
			if (( z & b ) != 0x00)
 80005d2:	7dfa      	ldrb	r2, [r7, #23]
 80005d4:	7dbb      	ldrb	r3, [r7, #22]
 80005d6:	4013      	ands	r3, r2
 80005d8:	b2db      	uxtb	r3, r3
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d00d      	beq.n	80005fa <ILI9341_DrawChar+0xca>
			{
				ILI9341_DrawPixel(X+i, Y+j, color);
 80005de:	6a3b      	ldr	r3, [r7, #32]
 80005e0:	b29a      	uxth	r2, r3
 80005e2:	89bb      	ldrh	r3, [r7, #12]
 80005e4:	4413      	add	r3, r2
 80005e6:	b298      	uxth	r0, r3
 80005e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005ea:	b29a      	uxth	r2, r3
 80005ec:	88fb      	ldrh	r3, [r7, #6]
 80005ee:	4413      	add	r3, r2
 80005f0:	b29b      	uxth	r3, r3
 80005f2:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 80005f4:	4619      	mov	r1, r3
 80005f6:	f000 fba5 	bl	8000d44 <ILI9341_DrawPixel>
		for (int i=0; i < fWidth; i++)
 80005fa:	6a3b      	ldr	r3, [r7, #32]
 80005fc:	3301      	adds	r3, #1
 80005fe:	623b      	str	r3, [r7, #32]
 8000600:	7fbb      	ldrb	r3, [r7, #30]
 8000602:	6a3a      	ldr	r2, [r7, #32]
 8000604:	429a      	cmp	r2, r3
 8000606:	dbcf      	blt.n	80005a8 <ILI9341_DrawChar+0x78>
	for (int j=0; j < fHeight; j++)
 8000608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800060a:	3301      	adds	r3, #1
 800060c:	627b      	str	r3, [r7, #36]	@ 0x24
 800060e:	7f7b      	ldrb	r3, [r7, #29]
 8000610:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000612:	429a      	cmp	r2, r3
 8000614:	dbc5      	blt.n	80005a2 <ILI9341_DrawChar+0x72>
 8000616:	e000      	b.n	800061a <ILI9341_DrawChar+0xea>
	if ((ch < 31) || (ch > 127)) return;
 8000618:	bf00      	nop
			}
		}
	}
}
 800061a:	372c      	adds	r7, #44	@ 0x2c
 800061c:	46bd      	mov	sp, r7
 800061e:	bd90      	pop	{r4, r7, pc}

08000620 <ILI9341_DrawText>:

void ILI9341_DrawText(const char* str, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b08a      	sub	sp, #40	@ 0x28
 8000624:	af02      	add	r7, sp, #8
 8000626:	60f8      	str	r0, [r7, #12]
 8000628:	60b9      	str	r1, [r7, #8]
 800062a:	4611      	mov	r1, r2
 800062c:	461a      	mov	r2, r3
 800062e:	460b      	mov	r3, r1
 8000630:	80fb      	strh	r3, [r7, #6]
 8000632:	4613      	mov	r3, r2
 8000634:	80bb      	strh	r3, [r7, #4]
	uint8_t charWidth;			/* Width of character */
	uint8_t fOffset = font[0];	/* Offset of character */
 8000636:	68bb      	ldr	r3, [r7, #8]
 8000638:	781b      	ldrb	r3, [r3, #0]
 800063a:	77fb      	strb	r3, [r7, #31]
	uint8_t fWidth = font[1];	/* Width of font */
 800063c:	68bb      	ldr	r3, [r7, #8]
 800063e:	3301      	adds	r3, #1
 8000640:	781b      	ldrb	r3, [r3, #0]
 8000642:	77bb      	strb	r3, [r7, #30]

	while (*str)
 8000644:	e02d      	b.n	80006a2 <ILI9341_DrawText+0x82>
	{
		ILI9341_DrawChar(*str, font, X, Y, color, bgcolor);
 8000646:	68fb      	ldr	r3, [r7, #12]
 8000648:	7818      	ldrb	r0, [r3, #0]
 800064a:	88b9      	ldrh	r1, [r7, #4]
 800064c:	88fa      	ldrh	r2, [r7, #6]
 800064e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000650:	9301      	str	r3, [sp, #4]
 8000652:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000654:	9300      	str	r3, [sp, #0]
 8000656:	460b      	mov	r3, r1
 8000658:	68b9      	ldr	r1, [r7, #8]
 800065a:	f7ff ff69 	bl	8000530 <ILI9341_DrawChar>

		/* Check character width and calculate proper position */
		uint8_t *tempChar = (uint8_t*)&font[((*str - 0x20) * fOffset) + 4];
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	3b20      	subs	r3, #32
 8000664:	7ffa      	ldrb	r2, [r7, #31]
 8000666:	fb02 f303 	mul.w	r3, r2, r3
 800066a:	3304      	adds	r3, #4
 800066c:	68ba      	ldr	r2, [r7, #8]
 800066e:	4413      	add	r3, r2
 8000670:	61bb      	str	r3, [r7, #24]
		charWidth = tempChar[0];
 8000672:	69bb      	ldr	r3, [r7, #24]
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	75fb      	strb	r3, [r7, #23]

		if(charWidth + 2 < fWidth)
 8000678:	7dfb      	ldrb	r3, [r7, #23]
 800067a:	1c9a      	adds	r2, r3, #2
 800067c:	7fbb      	ldrb	r3, [r7, #30]
 800067e:	429a      	cmp	r2, r3
 8000680:	da07      	bge.n	8000692 <ILI9341_DrawText+0x72>
		{
			/* If character width is smaller than font width */
			X += (charWidth + 2);
 8000682:	7dfb      	ldrb	r3, [r7, #23]
 8000684:	b29a      	uxth	r2, r3
 8000686:	88fb      	ldrh	r3, [r7, #6]
 8000688:	4413      	add	r3, r2
 800068a:	b29b      	uxth	r3, r3
 800068c:	3302      	adds	r3, #2
 800068e:	80fb      	strh	r3, [r7, #6]
 8000690:	e004      	b.n	800069c <ILI9341_DrawText+0x7c>
		}
		else
		{
			X += fWidth;
 8000692:	7fbb      	ldrb	r3, [r7, #30]
 8000694:	b29a      	uxth	r2, r3
 8000696:	88fb      	ldrh	r3, [r7, #6]
 8000698:	4413      	add	r3, r2
 800069a:	80fb      	strh	r3, [r7, #6]
		}

		str++;
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	3301      	adds	r3, #1
 80006a0:	60fb      	str	r3, [r7, #12]
	while (*str)
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	781b      	ldrb	r3, [r3, #0]
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d1cd      	bne.n	8000646 <ILI9341_DrawText+0x26>
	}
}
 80006aa:	bf00      	nop
 80006ac:	bf00      	nop
 80006ae:	3720      	adds	r7, #32
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}

080006b4 <HAL_SPI_TxCpltCallback>:

volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80006b4:	b480      	push	{r7}
 80006b6:	b083      	sub	sp, #12
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
  /* Deselect when Tx Complete */
  if(hspi == HSPI_INSTANCE)
  {
	  //HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
  }
}
 80006bc:	bf00      	nop
 80006be:	370c      	adds	r7, #12
 80006c0:	46bd      	mov	sp, r7
 80006c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c6:	4770      	bx	lr

080006c8 <ILI9341_SPI_Tx>:

static void ILI9341_SPI_Tx(uint8_t data)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b082      	sub	sp, #8
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	4603      	mov	r3, r0
 80006d0:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 80006d2:	bf00      	nop
 80006d4:	4b0b      	ldr	r3, [pc, #44]	@ (8000704 <ILI9341_SPI_Tx+0x3c>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	689b      	ldr	r3, [r3, #8]
 80006da:	f003 0302 	and.w	r3, r3, #2
 80006de:	2b02      	cmp	r3, #2
 80006e0:	d1f8      	bne.n	80006d4 <ILI9341_SPI_Tx+0xc>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, &data, 1);
 80006e2:	1dfb      	adds	r3, r7, #7
 80006e4:	2201      	movs	r2, #1
 80006e6:	4619      	mov	r1, r3
 80006e8:	4806      	ldr	r0, [pc, #24]	@ (8000704 <ILI9341_SPI_Tx+0x3c>)
 80006ea:	f005 fad5 	bl	8005c98 <HAL_SPI_Transmit_DMA>
	HAL_SPI_Transmit(HSPI_INSTANCE, &data, 1, 10);
 80006ee:	1df9      	adds	r1, r7, #7
 80006f0:	230a      	movs	r3, #10
 80006f2:	2201      	movs	r2, #1
 80006f4:	4803      	ldr	r0, [pc, #12]	@ (8000704 <ILI9341_SPI_Tx+0x3c>)
 80006f6:	f004 fec8 	bl	800548a <HAL_SPI_Transmit>
}
 80006fa:	bf00      	nop
 80006fc:	3708      	adds	r7, #8
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	2000013c 	.word	0x2000013c

08000708 <ILI9341_SPI_TxBuffer>:

static void ILI9341_SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
 8000710:	460b      	mov	r3, r1
 8000712:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 8000714:	bf00      	nop
 8000716:	4b0b      	ldr	r3, [pc, #44]	@ (8000744 <ILI9341_SPI_TxBuffer+0x3c>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	689b      	ldr	r3, [r3, #8]
 800071c:	f003 0302 	and.w	r3, r3, #2
 8000720:	2b02      	cmp	r3, #2
 8000722:	d1f8      	bne.n	8000716 <ILI9341_SPI_TxBuffer+0xe>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, buffer, len);
 8000724:	887b      	ldrh	r3, [r7, #2]
 8000726:	461a      	mov	r2, r3
 8000728:	6879      	ldr	r1, [r7, #4]
 800072a:	4806      	ldr	r0, [pc, #24]	@ (8000744 <ILI9341_SPI_TxBuffer+0x3c>)
 800072c:	f005 fab4 	bl	8005c98 <HAL_SPI_Transmit_DMA>
	HAL_SPI_Transmit(HSPI_INSTANCE, buffer, len, 10);
 8000730:	887a      	ldrh	r2, [r7, #2]
 8000732:	230a      	movs	r3, #10
 8000734:	6879      	ldr	r1, [r7, #4]
 8000736:	4803      	ldr	r0, [pc, #12]	@ (8000744 <ILI9341_SPI_TxBuffer+0x3c>)
 8000738:	f004 fea7 	bl	800548a <HAL_SPI_Transmit>
}
 800073c:	bf00      	nop
 800073e:	3708      	adds	r7, #8
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}
 8000744:	2000013c 	.word	0x2000013c

08000748 <ILI9341_WriteCommand>:

void ILI9341_WriteCommand(uint8_t cmd)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b082      	sub	sp, #8
 800074c:	af00      	add	r7, sp, #0
 800074e:	4603      	mov	r3, r0
 8000750:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	//command
 8000752:	2200      	movs	r2, #0
 8000754:	2108      	movs	r1, #8
 8000756:	480b      	ldr	r0, [pc, #44]	@ (8000784 <ILI9341_WriteCommand+0x3c>)
 8000758:	f002 fd20 	bl	800319c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 800075c:	2200      	movs	r2, #0
 800075e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000762:	4809      	ldr	r0, [pc, #36]	@ (8000788 <ILI9341_WriteCommand+0x40>)
 8000764:	f002 fd1a 	bl	800319c <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(cmd);
 8000768:	79fb      	ldrb	r3, [r7, #7]
 800076a:	4618      	mov	r0, r3
 800076c:	f7ff ffac 	bl	80006c8 <ILI9341_SPI_Tx>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
 8000770:	2201      	movs	r2, #1
 8000772:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000776:	4804      	ldr	r0, [pc, #16]	@ (8000788 <ILI9341_WriteCommand+0x40>)
 8000778:	f002 fd10 	bl	800319c <HAL_GPIO_WritePin>
}
 800077c:	bf00      	nop
 800077e:	3708      	adds	r7, #8
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	40020000 	.word	0x40020000
 8000788:	40020400 	.word	0x40020400

0800078c <ILI9341_WriteData>:

void ILI9341_WriteData(uint8_t data)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af00      	add	r7, sp, #0
 8000792:	4603      	mov	r3, r0
 8000794:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 8000796:	2201      	movs	r2, #1
 8000798:	2108      	movs	r1, #8
 800079a:	480b      	ldr	r0, [pc, #44]	@ (80007c8 <ILI9341_WriteData+0x3c>)
 800079c:	f002 fcfe 	bl	800319c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 80007a0:	2200      	movs	r2, #0
 80007a2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007a6:	4809      	ldr	r0, [pc, #36]	@ (80007cc <ILI9341_WriteData+0x40>)
 80007a8:	f002 fcf8 	bl	800319c <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(data);
 80007ac:	79fb      	ldrb	r3, [r7, #7]
 80007ae:	4618      	mov	r0, r3
 80007b0:	f7ff ff8a 	bl	80006c8 <ILI9341_SPI_Tx>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
 80007b4:	2201      	movs	r2, #1
 80007b6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007ba:	4804      	ldr	r0, [pc, #16]	@ (80007cc <ILI9341_WriteData+0x40>)
 80007bc:	f002 fcee 	bl	800319c <HAL_GPIO_WritePin>
}
 80007c0:	bf00      	nop
 80007c2:	3708      	adds	r7, #8
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	40020000 	.word	0x40020000
 80007cc:	40020400 	.word	0x40020400

080007d0 <ILI9341_WriteBuffer>:

void ILI9341_WriteBuffer(uint8_t *buffer, uint16_t len)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
 80007d8:	460b      	mov	r3, r1
 80007da:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 80007dc:	2201      	movs	r2, #1
 80007de:	2108      	movs	r1, #8
 80007e0:	480b      	ldr	r0, [pc, #44]	@ (8000810 <ILI9341_WriteBuffer+0x40>)
 80007e2:	f002 fcdb 	bl	800319c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 80007e6:	2200      	movs	r2, #0
 80007e8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007ec:	4809      	ldr	r0, [pc, #36]	@ (8000814 <ILI9341_WriteBuffer+0x44>)
 80007ee:	f002 fcd5 	bl	800319c <HAL_GPIO_WritePin>
	ILI9341_SPI_TxBuffer(buffer, len);
 80007f2:	887b      	ldrh	r3, [r7, #2]
 80007f4:	4619      	mov	r1, r3
 80007f6:	6878      	ldr	r0, [r7, #4]
 80007f8:	f7ff ff86 	bl	8000708 <ILI9341_SPI_TxBuffer>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
 80007fc:	2201      	movs	r2, #1
 80007fe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000802:	4804      	ldr	r0, [pc, #16]	@ (8000814 <ILI9341_WriteBuffer+0x44>)
 8000804:	f002 fcca 	bl	800319c <HAL_GPIO_WritePin>
}
 8000808:	bf00      	nop
 800080a:	3708      	adds	r7, #8
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}
 8000810:	40020000 	.word	0x40020000
 8000814:	40020400 	.word	0x40020400

08000818 <ILI9341_SetAddress>:

void ILI9341_SetAddress(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 8000818:	b590      	push	{r4, r7, lr}
 800081a:	b085      	sub	sp, #20
 800081c:	af00      	add	r7, sp, #0
 800081e:	4604      	mov	r4, r0
 8000820:	4608      	mov	r0, r1
 8000822:	4611      	mov	r1, r2
 8000824:	461a      	mov	r2, r3
 8000826:	4623      	mov	r3, r4
 8000828:	80fb      	strh	r3, [r7, #6]
 800082a:	4603      	mov	r3, r0
 800082c:	80bb      	strh	r3, [r7, #4]
 800082e:	460b      	mov	r3, r1
 8000830:	807b      	strh	r3, [r7, #2]
 8000832:	4613      	mov	r3, r2
 8000834:	803b      	strh	r3, [r7, #0]
	uint8_t buffer[4];
	buffer[0] = x1 >> 8;
 8000836:	88fb      	ldrh	r3, [r7, #6]
 8000838:	0a1b      	lsrs	r3, r3, #8
 800083a:	b29b      	uxth	r3, r3
 800083c:	b2db      	uxtb	r3, r3
 800083e:	733b      	strb	r3, [r7, #12]
	buffer[1] = x1;
 8000840:	88fb      	ldrh	r3, [r7, #6]
 8000842:	b2db      	uxtb	r3, r3
 8000844:	737b      	strb	r3, [r7, #13]
	buffer[2] = x2 >> 8;
 8000846:	887b      	ldrh	r3, [r7, #2]
 8000848:	0a1b      	lsrs	r3, r3, #8
 800084a:	b29b      	uxth	r3, r3
 800084c:	b2db      	uxtb	r3, r3
 800084e:	73bb      	strb	r3, [r7, #14]
	buffer[3] = x2;
 8000850:	887b      	ldrh	r3, [r7, #2]
 8000852:	b2db      	uxtb	r3, r3
 8000854:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2A);
 8000856:	202a      	movs	r0, #42	@ 0x2a
 8000858:	f7ff ff76 	bl	8000748 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 800085c:	f107 030c 	add.w	r3, r7, #12
 8000860:	2104      	movs	r1, #4
 8000862:	4618      	mov	r0, r3
 8000864:	f7ff ffb4 	bl	80007d0 <ILI9341_WriteBuffer>

	buffer[0] = y1 >> 8;
 8000868:	88bb      	ldrh	r3, [r7, #4]
 800086a:	0a1b      	lsrs	r3, r3, #8
 800086c:	b29b      	uxth	r3, r3
 800086e:	b2db      	uxtb	r3, r3
 8000870:	733b      	strb	r3, [r7, #12]
	buffer[1] = y1;
 8000872:	88bb      	ldrh	r3, [r7, #4]
 8000874:	b2db      	uxtb	r3, r3
 8000876:	737b      	strb	r3, [r7, #13]
	buffer[2] = y2 >> 8;
 8000878:	883b      	ldrh	r3, [r7, #0]
 800087a:	0a1b      	lsrs	r3, r3, #8
 800087c:	b29b      	uxth	r3, r3
 800087e:	b2db      	uxtb	r3, r3
 8000880:	73bb      	strb	r3, [r7, #14]
	buffer[3] = y2;
 8000882:	883b      	ldrh	r3, [r7, #0]
 8000884:	b2db      	uxtb	r3, r3
 8000886:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2B);
 8000888:	202b      	movs	r0, #43	@ 0x2b
 800088a:	f7ff ff5d 	bl	8000748 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 800088e:	f107 030c 	add.w	r3, r7, #12
 8000892:	2104      	movs	r1, #4
 8000894:	4618      	mov	r0, r3
 8000896:	f7ff ff9b 	bl	80007d0 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);
 800089a:	202c      	movs	r0, #44	@ 0x2c
 800089c:	f7ff ff54 	bl	8000748 <ILI9341_WriteCommand>
}
 80008a0:	bf00      	nop
 80008a2:	3714      	adds	r7, #20
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd90      	pop	{r4, r7, pc}

080008a8 <ILI9341_Reset>:

void ILI9341_Reset(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);	//Disable
 80008ac:	2200      	movs	r2, #0
 80008ae:	2110      	movs	r1, #16
 80008b0:	480d      	ldr	r0, [pc, #52]	@ (80008e8 <ILI9341_Reset+0x40>)
 80008b2:	f002 fc73 	bl	800319c <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80008b6:	200a      	movs	r0, #10
 80008b8:	f001 fba2 	bl	8002000 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);		//Select
 80008bc:	2200      	movs	r2, #0
 80008be:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008c2:	480a      	ldr	r0, [pc, #40]	@ (80008ec <ILI9341_Reset+0x44>)
 80008c4:	f002 fc6a 	bl	800319c <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80008c8:	200a      	movs	r0, #10
 80008ca:	f001 fb99 	bl	8002000 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 80008ce:	2201      	movs	r2, #1
 80008d0:	2110      	movs	r1, #16
 80008d2:	4805      	ldr	r0, [pc, #20]	@ (80008e8 <ILI9341_Reset+0x40>)
 80008d4:	f002 fc62 	bl	800319c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET); 		//Deselect
 80008d8:	2201      	movs	r2, #1
 80008da:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008de:	4803      	ldr	r0, [pc, #12]	@ (80008ec <ILI9341_Reset+0x44>)
 80008e0:	f002 fc5c 	bl	800319c <HAL_GPIO_WritePin>
}
 80008e4:	bf00      	nop
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	40020800 	.word	0x40020800
 80008ec:	40020400 	.word	0x40020400

080008f0 <ILI9341_Enable>:

void ILI9341_Enable(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 80008f4:	2201      	movs	r2, #1
 80008f6:	2110      	movs	r1, #16
 80008f8:	4802      	ldr	r0, [pc, #8]	@ (8000904 <ILI9341_Enable+0x14>)
 80008fa:	f002 fc4f 	bl	800319c <HAL_GPIO_WritePin>
}
 80008fe:	bf00      	nop
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	40020800 	.word	0x40020800

08000908 <ILI9341_Init>:

void ILI9341_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
	ILI9341_Enable();
 800090c:	f7ff fff0 	bl	80008f0 <ILI9341_Enable>
	ILI9341_Reset();
 8000910:	f7ff ffca 	bl	80008a8 <ILI9341_Reset>

	//SOFTWARE RESET
	ILI9341_WriteCommand(0x01);
 8000914:	2001      	movs	r0, #1
 8000916:	f7ff ff17 	bl	8000748 <ILI9341_WriteCommand>
	HAL_Delay(10);
 800091a:	200a      	movs	r0, #10
 800091c:	f001 fb70 	bl	8002000 <HAL_Delay>

	//POWER CONTROL A
	ILI9341_WriteCommand(0xCB);
 8000920:	20cb      	movs	r0, #203	@ 0xcb
 8000922:	f7ff ff11 	bl	8000748 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x39);
 8000926:	2039      	movs	r0, #57	@ 0x39
 8000928:	f7ff ff30 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x2C);
 800092c:	202c      	movs	r0, #44	@ 0x2c
 800092e:	f7ff ff2d 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8000932:	2000      	movs	r0, #0
 8000934:	f7ff ff2a 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x34);
 8000938:	2034      	movs	r0, #52	@ 0x34
 800093a:	f7ff ff27 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x02);
 800093e:	2002      	movs	r0, #2
 8000940:	f7ff ff24 	bl	800078c <ILI9341_WriteData>

	//POWER CONTROL B
	ILI9341_WriteCommand(0xCF);
 8000944:	20cf      	movs	r0, #207	@ 0xcf
 8000946:	f7ff feff 	bl	8000748 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 800094a:	2000      	movs	r0, #0
 800094c:	f7ff ff1e 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 8000950:	20c1      	movs	r0, #193	@ 0xc1
 8000952:	f7ff ff1b 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x30);
 8000956:	2030      	movs	r0, #48	@ 0x30
 8000958:	f7ff ff18 	bl	800078c <ILI9341_WriteData>

	//DRIVER TIMING CONTROL A
	ILI9341_WriteCommand(0xE8);
 800095c:	20e8      	movs	r0, #232	@ 0xe8
 800095e:	f7ff fef3 	bl	8000748 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x85);
 8000962:	2085      	movs	r0, #133	@ 0x85
 8000964:	f7ff ff12 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8000968:	2000      	movs	r0, #0
 800096a:	f7ff ff0f 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x78);
 800096e:	2078      	movs	r0, #120	@ 0x78
 8000970:	f7ff ff0c 	bl	800078c <ILI9341_WriteData>

	//DRIVER TIMING CONTROL B
	ILI9341_WriteCommand(0xEA);
 8000974:	20ea      	movs	r0, #234	@ 0xea
 8000976:	f7ff fee7 	bl	8000748 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 800097a:	2000      	movs	r0, #0
 800097c:	f7ff ff06 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8000980:	2000      	movs	r0, #0
 8000982:	f7ff ff03 	bl	800078c <ILI9341_WriteData>

	//POWER ON SEQUENCE CONTROL
	ILI9341_WriteCommand(0xED);
 8000986:	20ed      	movs	r0, #237	@ 0xed
 8000988:	f7ff fede 	bl	8000748 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x64);
 800098c:	2064      	movs	r0, #100	@ 0x64
 800098e:	f7ff fefd 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8000992:	2003      	movs	r0, #3
 8000994:	f7ff fefa 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x12);
 8000998:	2012      	movs	r0, #18
 800099a:	f7ff fef7 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x81);
 800099e:	2081      	movs	r0, #129	@ 0x81
 80009a0:	f7ff fef4 	bl	800078c <ILI9341_WriteData>

	//PUMP RATIO CONTROL
	ILI9341_WriteCommand(0xF7);
 80009a4:	20f7      	movs	r0, #247	@ 0xf7
 80009a6:	f7ff fecf 	bl	8000748 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x20);
 80009aa:	2020      	movs	r0, #32
 80009ac:	f7ff feee 	bl	800078c <ILI9341_WriteData>

	//POWER CONTROL,VRH[5:0]
	ILI9341_WriteCommand(0xC0);
 80009b0:	20c0      	movs	r0, #192	@ 0xc0
 80009b2:	f7ff fec9 	bl	8000748 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x23);
 80009b6:	2023      	movs	r0, #35	@ 0x23
 80009b8:	f7ff fee8 	bl	800078c <ILI9341_WriteData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_WriteCommand(0xC1);
 80009bc:	20c1      	movs	r0, #193	@ 0xc1
 80009be:	f7ff fec3 	bl	8000748 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x10);
 80009c2:	2010      	movs	r0, #16
 80009c4:	f7ff fee2 	bl	800078c <ILI9341_WriteData>

	//VCM CONTROL
	ILI9341_WriteCommand(0xC5);
 80009c8:	20c5      	movs	r0, #197	@ 0xc5
 80009ca:	f7ff febd 	bl	8000748 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x3E);
 80009ce:	203e      	movs	r0, #62	@ 0x3e
 80009d0:	f7ff fedc 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x28);
 80009d4:	2028      	movs	r0, #40	@ 0x28
 80009d6:	f7ff fed9 	bl	800078c <ILI9341_WriteData>

	//VCM CONTROL 2
	ILI9341_WriteCommand(0xC7);
 80009da:	20c7      	movs	r0, #199	@ 0xc7
 80009dc:	f7ff feb4 	bl	8000748 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x86);
 80009e0:	2086      	movs	r0, #134	@ 0x86
 80009e2:	f7ff fed3 	bl	800078c <ILI9341_WriteData>

	//MEMORY ACCESS CONTROL
	ILI9341_WriteCommand(0x36);
 80009e6:	2036      	movs	r0, #54	@ 0x36
 80009e8:	f7ff feae 	bl	8000748 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x48);
 80009ec:	2048      	movs	r0, #72	@ 0x48
 80009ee:	f7ff fecd 	bl	800078c <ILI9341_WriteData>

	//PIXEL FORMAT
	ILI9341_WriteCommand(0x3A);
 80009f2:	203a      	movs	r0, #58	@ 0x3a
 80009f4:	f7ff fea8 	bl	8000748 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x55);
 80009f8:	2055      	movs	r0, #85	@ 0x55
 80009fa:	f7ff fec7 	bl	800078c <ILI9341_WriteData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_WriteCommand(0xB1);
 80009fe:	20b1      	movs	r0, #177	@ 0xb1
 8000a00:	f7ff fea2 	bl	8000748 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000a04:	2000      	movs	r0, #0
 8000a06:	f7ff fec1 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x18);
 8000a0a:	2018      	movs	r0, #24
 8000a0c:	f7ff febe 	bl	800078c <ILI9341_WriteData>

	//DISPLAY FUNCTION CONTROL
	ILI9341_WriteCommand(0xB6);
 8000a10:	20b6      	movs	r0, #182	@ 0xb6
 8000a12:	f7ff fe99 	bl	8000748 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x08);
 8000a16:	2008      	movs	r0, #8
 8000a18:	f7ff feb8 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x82);
 8000a1c:	2082      	movs	r0, #130	@ 0x82
 8000a1e:	f7ff feb5 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x27);
 8000a22:	2027      	movs	r0, #39	@ 0x27
 8000a24:	f7ff feb2 	bl	800078c <ILI9341_WriteData>

	//3GAMMA FUNCTION DISABLE
	ILI9341_WriteCommand(0xF2);
 8000a28:	20f2      	movs	r0, #242	@ 0xf2
 8000a2a:	f7ff fe8d 	bl	8000748 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000a2e:	2000      	movs	r0, #0
 8000a30:	f7ff feac 	bl	800078c <ILI9341_WriteData>

	//GAMMA CURVE SELECTED
	ILI9341_WriteCommand(0x26);
 8000a34:	2026      	movs	r0, #38	@ 0x26
 8000a36:	f7ff fe87 	bl	8000748 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x01);
 8000a3a:	2001      	movs	r0, #1
 8000a3c:	f7ff fea6 	bl	800078c <ILI9341_WriteData>

	//POSITIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE0);
 8000a40:	20e0      	movs	r0, #224	@ 0xe0
 8000a42:	f7ff fe81 	bl	8000748 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x0F);
 8000a46:	200f      	movs	r0, #15
 8000a48:	f7ff fea0 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000a4c:	2031      	movs	r0, #49	@ 0x31
 8000a4e:	f7ff fe9d 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x2B);
 8000a52:	202b      	movs	r0, #43	@ 0x2b
 8000a54:	f7ff fe9a 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 8000a58:	200c      	movs	r0, #12
 8000a5a:	f7ff fe97 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8000a5e:	200e      	movs	r0, #14
 8000a60:	f7ff fe94 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 8000a64:	2008      	movs	r0, #8
 8000a66:	f7ff fe91 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x4E);
 8000a6a:	204e      	movs	r0, #78	@ 0x4e
 8000a6c:	f7ff fe8e 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0xF1);
 8000a70:	20f1      	movs	r0, #241	@ 0xf1
 8000a72:	f7ff fe8b 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x37);
 8000a76:	2037      	movs	r0, #55	@ 0x37
 8000a78:	f7ff fe88 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 8000a7c:	2007      	movs	r0, #7
 8000a7e:	f7ff fe85 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x10);
 8000a82:	2010      	movs	r0, #16
 8000a84:	f7ff fe82 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8000a88:	2003      	movs	r0, #3
 8000a8a:	f7ff fe7f 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8000a8e:	200e      	movs	r0, #14
 8000a90:	f7ff fe7c 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x09);
 8000a94:	2009      	movs	r0, #9
 8000a96:	f7ff fe79 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8000a9a:	2000      	movs	r0, #0
 8000a9c:	f7ff fe76 	bl	800078c <ILI9341_WriteData>

	//NEGATIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE1);
 8000aa0:	20e1      	movs	r0, #225	@ 0xe1
 8000aa2:	f7ff fe51 	bl	8000748 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000aa6:	2000      	movs	r0, #0
 8000aa8:	f7ff fe70 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8000aac:	200e      	movs	r0, #14
 8000aae:	f7ff fe6d 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x14);
 8000ab2:	2014      	movs	r0, #20
 8000ab4:	f7ff fe6a 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8000ab8:	2003      	movs	r0, #3
 8000aba:	f7ff fe67 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x11);
 8000abe:	2011      	movs	r0, #17
 8000ac0:	f7ff fe64 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 8000ac4:	2007      	movs	r0, #7
 8000ac6:	f7ff fe61 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000aca:	2031      	movs	r0, #49	@ 0x31
 8000acc:	f7ff fe5e 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 8000ad0:	20c1      	movs	r0, #193	@ 0xc1
 8000ad2:	f7ff fe5b 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x48);
 8000ad6:	2048      	movs	r0, #72	@ 0x48
 8000ad8:	f7ff fe58 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 8000adc:	2008      	movs	r0, #8
 8000ade:	f7ff fe55 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 8000ae2:	200f      	movs	r0, #15
 8000ae4:	f7ff fe52 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 8000ae8:	200c      	movs	r0, #12
 8000aea:	f7ff fe4f 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000aee:	2031      	movs	r0, #49	@ 0x31
 8000af0:	f7ff fe4c 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x36);
 8000af4:	2036      	movs	r0, #54	@ 0x36
 8000af6:	f7ff fe49 	bl	800078c <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 8000afa:	200f      	movs	r0, #15
 8000afc:	f7ff fe46 	bl	800078c <ILI9341_WriteData>

	//EXIT SLEEP
	ILI9341_WriteCommand(0x11);
 8000b00:	2011      	movs	r0, #17
 8000b02:	f7ff fe21 	bl	8000748 <ILI9341_WriteCommand>
	HAL_Delay(100);
 8000b06:	2064      	movs	r0, #100	@ 0x64
 8000b08:	f001 fa7a 	bl	8002000 <HAL_Delay>

	//TURN ON DISPLAY
	ILI9341_WriteCommand(0x29);
 8000b0c:	2029      	movs	r0, #41	@ 0x29
 8000b0e:	f7ff fe1b 	bl	8000748 <ILI9341_WriteCommand>

	//STARTING ROTATION
	ILI9341_SetRotation(SCREEN_VERTICAL_1);
 8000b12:	2000      	movs	r0, #0
 8000b14:	f000 f802 	bl	8000b1c <ILI9341_SetRotation>
}
 8000b18:	bf00      	nop
 8000b1a:	bd80      	pop	{r7, pc}

08000b1c <ILI9341_SetRotation>:

void ILI9341_SetRotation(uint8_t rotation)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	4603      	mov	r3, r0
 8000b24:	71fb      	strb	r3, [r7, #7]
	ILI9341_WriteCommand(0x36);
 8000b26:	2036      	movs	r0, #54	@ 0x36
 8000b28:	f7ff fe0e 	bl	8000748 <ILI9341_WriteCommand>
	HAL_Delay(1);
 8000b2c:	2001      	movs	r0, #1
 8000b2e:	f001 fa67 	bl	8002000 <HAL_Delay>

	switch(rotation)
 8000b32:	79fb      	ldrb	r3, [r7, #7]
 8000b34:	2b03      	cmp	r3, #3
 8000b36:	d837      	bhi.n	8000ba8 <ILI9341_SetRotation+0x8c>
 8000b38:	a201      	add	r2, pc, #4	@ (adr r2, 8000b40 <ILI9341_SetRotation+0x24>)
 8000b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b3e:	bf00      	nop
 8000b40:	08000b51 	.word	0x08000b51
 8000b44:	08000b67 	.word	0x08000b67
 8000b48:	08000b7d 	.word	0x08000b7d
 8000b4c:	08000b93 	.word	0x08000b93
	{
	case SCREEN_VERTICAL_1:
		ILI9341_WriteData(0x40|0x08);
 8000b50:	2048      	movs	r0, #72	@ 0x48
 8000b52:	f7ff fe1b 	bl	800078c <ILI9341_WriteData>
		LCD_WIDTH = 240;
 8000b56:	4b17      	ldr	r3, [pc, #92]	@ (8000bb4 <ILI9341_SetRotation+0x98>)
 8000b58:	22f0      	movs	r2, #240	@ 0xf0
 8000b5a:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8000b5c:	4b16      	ldr	r3, [pc, #88]	@ (8000bb8 <ILI9341_SetRotation+0x9c>)
 8000b5e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000b62:	801a      	strh	r2, [r3, #0]
		break;
 8000b64:	e021      	b.n	8000baa <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_1:
		ILI9341_WriteData(0x20|0x08);
 8000b66:	2028      	movs	r0, #40	@ 0x28
 8000b68:	f7ff fe10 	bl	800078c <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 8000b6c:	4b11      	ldr	r3, [pc, #68]	@ (8000bb4 <ILI9341_SetRotation+0x98>)
 8000b6e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000b72:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8000b74:	4b10      	ldr	r3, [pc, #64]	@ (8000bb8 <ILI9341_SetRotation+0x9c>)
 8000b76:	22f0      	movs	r2, #240	@ 0xf0
 8000b78:	801a      	strh	r2, [r3, #0]
		break;
 8000b7a:	e016      	b.n	8000baa <ILI9341_SetRotation+0x8e>
	case SCREEN_VERTICAL_2:
		ILI9341_WriteData(0x80|0x08);
 8000b7c:	2088      	movs	r0, #136	@ 0x88
 8000b7e:	f7ff fe05 	bl	800078c <ILI9341_WriteData>
		LCD_WIDTH  = 240;
 8000b82:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb4 <ILI9341_SetRotation+0x98>)
 8000b84:	22f0      	movs	r2, #240	@ 0xf0
 8000b86:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8000b88:	4b0b      	ldr	r3, [pc, #44]	@ (8000bb8 <ILI9341_SetRotation+0x9c>)
 8000b8a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000b8e:	801a      	strh	r2, [r3, #0]
		break;
 8000b90:	e00b      	b.n	8000baa <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_2:
		ILI9341_WriteData(0x40|0x80|0x20|0x08);
 8000b92:	20e8      	movs	r0, #232	@ 0xe8
 8000b94:	f7ff fdfa 	bl	800078c <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 8000b98:	4b06      	ldr	r3, [pc, #24]	@ (8000bb4 <ILI9341_SetRotation+0x98>)
 8000b9a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000b9e:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8000ba0:	4b05      	ldr	r3, [pc, #20]	@ (8000bb8 <ILI9341_SetRotation+0x9c>)
 8000ba2:	22f0      	movs	r2, #240	@ 0xf0
 8000ba4:	801a      	strh	r2, [r3, #0]
		break;
 8000ba6:	e000      	b.n	8000baa <ILI9341_SetRotation+0x8e>
	default:
		break;
 8000ba8:	bf00      	nop
	}
}
 8000baa:	bf00      	nop
 8000bac:	3708      	adds	r7, #8
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	20000002 	.word	0x20000002
 8000bb8:	20000000 	.word	0x20000000

08000bbc <ILI9341_DrawColorBurst>:
	uint8_t buffer[2] = {color>>8, color};
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
}

void ILI9341_DrawColorBurst(uint16_t color, uint32_t size)
{
 8000bbc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000bc0:	b08d      	sub	sp, #52	@ 0x34
 8000bc2:	af00      	add	r7, sp, #0
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	6039      	str	r1, [r7, #0]
 8000bc8:	80fb      	strh	r3, [r7, #6]
 8000bca:	466b      	mov	r3, sp
 8000bcc:	461e      	mov	r6, r3
	uint32_t BufferSize = 0;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if((size*2) < BURST_MAX_SIZE)
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	005b      	lsls	r3, r3, #1
 8000bd6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000bda:	d202      	bcs.n	8000be2 <ILI9341_DrawColorBurst+0x26>
	{
		BufferSize = size;
 8000bdc:	683b      	ldr	r3, [r7, #0]
 8000bde:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000be0:	e002      	b.n	8000be8 <ILI9341_DrawColorBurst+0x2c>
	}
	else
	{
		BufferSize = BURST_MAX_SIZE;
 8000be2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000be6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8000be8:	2201      	movs	r2, #1
 8000bea:	2108      	movs	r1, #8
 8000bec:	483f      	ldr	r0, [pc, #252]	@ (8000cec <ILI9341_DrawColorBurst+0x130>)
 8000bee:	f002 fad5 	bl	800319c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000bf8:	483d      	ldr	r0, [pc, #244]	@ (8000cf0 <ILI9341_DrawColorBurst+0x134>)
 8000bfa:	f002 facf 	bl	800319c <HAL_GPIO_WritePin>

	uint8_t chifted = color>>8;
 8000bfe:	88fb      	ldrh	r3, [r7, #6]
 8000c00:	0a1b      	lsrs	r3, r3, #8
 8000c02:	b29b      	uxth	r3, r3
 8000c04:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint8_t BurstBuffer[BufferSize];
 8000c08:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000c0a:	460b      	mov	r3, r1
 8000c0c:	3b01      	subs	r3, #1
 8000c0e:	61fb      	str	r3, [r7, #28]
 8000c10:	2300      	movs	r3, #0
 8000c12:	4688      	mov	r8, r1
 8000c14:	4699      	mov	r9, r3
 8000c16:	f04f 0200 	mov.w	r2, #0
 8000c1a:	f04f 0300 	mov.w	r3, #0
 8000c1e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000c22:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000c26:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	460c      	mov	r4, r1
 8000c2e:	461d      	mov	r5, r3
 8000c30:	f04f 0200 	mov.w	r2, #0
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	00eb      	lsls	r3, r5, #3
 8000c3a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000c3e:	00e2      	lsls	r2, r4, #3
 8000c40:	1dcb      	adds	r3, r1, #7
 8000c42:	08db      	lsrs	r3, r3, #3
 8000c44:	00db      	lsls	r3, r3, #3
 8000c46:	ebad 0d03 	sub.w	sp, sp, r3
 8000c4a:	466b      	mov	r3, sp
 8000c4c:	3300      	adds	r3, #0
 8000c4e:	61bb      	str	r3, [r7, #24]

	for(uint32_t j = 0; j < BufferSize; j+=2)
 8000c50:	2300      	movs	r3, #0
 8000c52:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000c54:	e00e      	b.n	8000c74 <ILI9341_DrawColorBurst+0xb8>
	{
		BurstBuffer[j] = chifted;
 8000c56:	69ba      	ldr	r2, [r7, #24]
 8000c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c5a:	4413      	add	r3, r2
 8000c5c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000c60:	701a      	strb	r2, [r3, #0]
		BurstBuffer[j+1] = color;
 8000c62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c64:	3301      	adds	r3, #1
 8000c66:	88fa      	ldrh	r2, [r7, #6]
 8000c68:	b2d1      	uxtb	r1, r2
 8000c6a:	69ba      	ldr	r2, [r7, #24]
 8000c6c:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < BufferSize; j+=2)
 8000c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c70:	3302      	adds	r3, #2
 8000c72:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000c74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c78:	429a      	cmp	r2, r3
 8000c7a:	d3ec      	bcc.n	8000c56 <ILI9341_DrawColorBurst+0x9a>
	}

	uint32_t SendingSize = size * 2;
 8000c7c:	683b      	ldr	r3, [r7, #0]
 8000c7e:	005b      	lsls	r3, r3, #1
 8000c80:	617b      	str	r3, [r7, #20]
	uint32_t SendingInBlock = SendingSize / BufferSize;
 8000c82:	697a      	ldr	r2, [r7, #20]
 8000c84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c86:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c8a:	613b      	str	r3, [r7, #16]
	uint32_t RemainderFromBlock = SendingSize % BufferSize;
 8000c8c:	697b      	ldr	r3, [r7, #20]
 8000c8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000c90:	fbb3 f2f2 	udiv	r2, r3, r2
 8000c94:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000c96:	fb01 f202 	mul.w	r2, r1, r2
 8000c9a:	1a9b      	subs	r3, r3, r2
 8000c9c:	60fb      	str	r3, [r7, #12]

	if(SendingInBlock != 0)
 8000c9e:	693b      	ldr	r3, [r7, #16]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d010      	beq.n	8000cc6 <ILI9341_DrawColorBurst+0x10a>
	{
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ca8:	e009      	b.n	8000cbe <ILI9341_DrawColorBurst+0x102>
		{
			HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, BufferSize, 10);
 8000caa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cac:	b29a      	uxth	r2, r3
 8000cae:	230a      	movs	r3, #10
 8000cb0:	69b9      	ldr	r1, [r7, #24]
 8000cb2:	4810      	ldr	r0, [pc, #64]	@ (8000cf4 <ILI9341_DrawColorBurst+0x138>)
 8000cb4:	f004 fbe9 	bl	800548a <HAL_SPI_Transmit>
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 8000cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cba:	3301      	adds	r3, #1
 8000cbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8000cbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000cc0:	693b      	ldr	r3, [r7, #16]
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d3f1      	bcc.n	8000caa <ILI9341_DrawColorBurst+0xee>
		}
	}

	HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, RemainderFromBlock, 10);
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	b29a      	uxth	r2, r3
 8000cca:	230a      	movs	r3, #10
 8000ccc:	69b9      	ldr	r1, [r7, #24]
 8000cce:	4809      	ldr	r0, [pc, #36]	@ (8000cf4 <ILI9341_DrawColorBurst+0x138>)
 8000cd0:	f004 fbdb 	bl	800548a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000cda:	4805      	ldr	r0, [pc, #20]	@ (8000cf0 <ILI9341_DrawColorBurst+0x134>)
 8000cdc:	f002 fa5e 	bl	800319c <HAL_GPIO_WritePin>
 8000ce0:	46b5      	mov	sp, r6
}
 8000ce2:	bf00      	nop
 8000ce4:	3734      	adds	r7, #52	@ 0x34
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000cec:	40020000 	.word	0x40020000
 8000cf0:	40020400 	.word	0x40020400
 8000cf4:	2000013c 	.word	0x2000013c

08000cf8 <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	4603      	mov	r3, r0
 8000d00:	80fb      	strh	r3, [r7, #6]
	ILI9341_SetAddress(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8000d02:	4b0e      	ldr	r3, [pc, #56]	@ (8000d3c <ILI9341_FillScreen+0x44>)
 8000d04:	881b      	ldrh	r3, [r3, #0]
 8000d06:	b29a      	uxth	r2, r3
 8000d08:	4b0d      	ldr	r3, [pc, #52]	@ (8000d40 <ILI9341_FillScreen+0x48>)
 8000d0a:	881b      	ldrh	r3, [r3, #0]
 8000d0c:	b29b      	uxth	r3, r3
 8000d0e:	2100      	movs	r1, #0
 8000d10:	2000      	movs	r0, #0
 8000d12:	f7ff fd81 	bl	8000818 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, LCD_WIDTH*LCD_HEIGHT);
 8000d16:	4b09      	ldr	r3, [pc, #36]	@ (8000d3c <ILI9341_FillScreen+0x44>)
 8000d18:	881b      	ldrh	r3, [r3, #0]
 8000d1a:	b29b      	uxth	r3, r3
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	4b08      	ldr	r3, [pc, #32]	@ (8000d40 <ILI9341_FillScreen+0x48>)
 8000d20:	881b      	ldrh	r3, [r3, #0]
 8000d22:	b29b      	uxth	r3, r3
 8000d24:	fb02 f303 	mul.w	r3, r2, r3
 8000d28:	461a      	mov	r2, r3
 8000d2a:	88fb      	ldrh	r3, [r7, #6]
 8000d2c:	4611      	mov	r1, r2
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f7ff ff44 	bl	8000bbc <ILI9341_DrawColorBurst>
}
 8000d34:	bf00      	nop
 8000d36:	3708      	adds	r7, #8
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	20000002 	.word	0x20000002
 8000d40:	20000000 	.word	0x20000000

08000d44 <ILI9341_DrawPixel>:

void ILI9341_DrawPixel(uint16_t x,uint16_t y,uint16_t color)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b086      	sub	sp, #24
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	80fb      	strh	r3, [r7, #6]
 8000d4e:	460b      	mov	r3, r1
 8000d50:	80bb      	strh	r3, [r7, #4]
 8000d52:	4613      	mov	r3, r2
 8000d54:	807b      	strh	r3, [r7, #2]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000d56:	4b2c      	ldr	r3, [pc, #176]	@ (8000e08 <ILI9341_DrawPixel+0xc4>)
 8000d58:	881b      	ldrh	r3, [r3, #0]
 8000d5a:	b29b      	uxth	r3, r3
 8000d5c:	88fa      	ldrh	r2, [r7, #6]
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	d24d      	bcs.n	8000dfe <ILI9341_DrawPixel+0xba>
 8000d62:	4b2a      	ldr	r3, [pc, #168]	@ (8000e0c <ILI9341_DrawPixel+0xc8>)
 8000d64:	881b      	ldrh	r3, [r3, #0]
 8000d66:	b29b      	uxth	r3, r3
 8000d68:	88ba      	ldrh	r2, [r7, #4]
 8000d6a:	429a      	cmp	r2, r3
 8000d6c:	d247      	bcs.n	8000dfe <ILI9341_DrawPixel+0xba>

	uint8_t bufferX[4] = {x>>8, x, (x+1)>>8, (x+1)};
 8000d6e:	88fb      	ldrh	r3, [r7, #6]
 8000d70:	0a1b      	lsrs	r3, r3, #8
 8000d72:	b29b      	uxth	r3, r3
 8000d74:	b2db      	uxtb	r3, r3
 8000d76:	753b      	strb	r3, [r7, #20]
 8000d78:	88fb      	ldrh	r3, [r7, #6]
 8000d7a:	b2db      	uxtb	r3, r3
 8000d7c:	757b      	strb	r3, [r7, #21]
 8000d7e:	88fb      	ldrh	r3, [r7, #6]
 8000d80:	3301      	adds	r3, #1
 8000d82:	121b      	asrs	r3, r3, #8
 8000d84:	b2db      	uxtb	r3, r3
 8000d86:	75bb      	strb	r3, [r7, #22]
 8000d88:	88fb      	ldrh	r3, [r7, #6]
 8000d8a:	b2db      	uxtb	r3, r3
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	b2db      	uxtb	r3, r3
 8000d90:	75fb      	strb	r3, [r7, #23]
	uint8_t bufferY[4] = {y>>8, y, (y+1)>>8, (y+1)};
 8000d92:	88bb      	ldrh	r3, [r7, #4]
 8000d94:	0a1b      	lsrs	r3, r3, #8
 8000d96:	b29b      	uxth	r3, r3
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	743b      	strb	r3, [r7, #16]
 8000d9c:	88bb      	ldrh	r3, [r7, #4]
 8000d9e:	b2db      	uxtb	r3, r3
 8000da0:	747b      	strb	r3, [r7, #17]
 8000da2:	88bb      	ldrh	r3, [r7, #4]
 8000da4:	3301      	adds	r3, #1
 8000da6:	121b      	asrs	r3, r3, #8
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	74bb      	strb	r3, [r7, #18]
 8000dac:	88bb      	ldrh	r3, [r7, #4]
 8000dae:	b2db      	uxtb	r3, r3
 8000db0:	3301      	adds	r3, #1
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	74fb      	strb	r3, [r7, #19]
	uint8_t bufferC[2] = {color>>8, color};
 8000db6:	887b      	ldrh	r3, [r7, #2]
 8000db8:	0a1b      	lsrs	r3, r3, #8
 8000dba:	b29b      	uxth	r3, r3
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	733b      	strb	r3, [r7, #12]
 8000dc0:	887b      	ldrh	r3, [r7, #2]
 8000dc2:	b2db      	uxtb	r3, r3
 8000dc4:	737b      	strb	r3, [r7, #13]

	ILI9341_WriteCommand(0x2A);						//ADDRESS
 8000dc6:	202a      	movs	r0, #42	@ 0x2a
 8000dc8:	f7ff fcbe 	bl	8000748 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferX, sizeof(bufferX));	//XDATA
 8000dcc:	f107 0314 	add.w	r3, r7, #20
 8000dd0:	2104      	movs	r1, #4
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f7ff fcfc 	bl	80007d0 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2B);						//ADDRESS
 8000dd8:	202b      	movs	r0, #43	@ 0x2b
 8000dda:	f7ff fcb5 	bl	8000748 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferY, sizeof(bufferY));	//YDATA
 8000dde:	f107 0310 	add.w	r3, r7, #16
 8000de2:	2104      	movs	r1, #4
 8000de4:	4618      	mov	r0, r3
 8000de6:	f7ff fcf3 	bl	80007d0 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);						//ADDRESS
 8000dea:	202c      	movs	r0, #44	@ 0x2c
 8000dec:	f7ff fcac 	bl	8000748 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferC, sizeof(bufferC));	//COLOR
 8000df0:	f107 030c 	add.w	r3, r7, #12
 8000df4:	2102      	movs	r1, #2
 8000df6:	4618      	mov	r0, r3
 8000df8:	f7ff fcea 	bl	80007d0 <ILI9341_WriteBuffer>
 8000dfc:	e000      	b.n	8000e00 <ILI9341_DrawPixel+0xbc>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000dfe:	bf00      	nop
}
 8000e00:	3718      	adds	r7, #24
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	20000002 	.word	0x20000002
 8000e0c:	20000000 	.word	0x20000000

08000e10 <ILI9341_DrawRectangle>:

void ILI9341_DrawRectangle(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color)
{
 8000e10:	b590      	push	{r4, r7, lr}
 8000e12:	b083      	sub	sp, #12
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	4604      	mov	r4, r0
 8000e18:	4608      	mov	r0, r1
 8000e1a:	4611      	mov	r1, r2
 8000e1c:	461a      	mov	r2, r3
 8000e1e:	4623      	mov	r3, r4
 8000e20:	80fb      	strh	r3, [r7, #6]
 8000e22:	4603      	mov	r3, r0
 8000e24:	80bb      	strh	r3, [r7, #4]
 8000e26:	460b      	mov	r3, r1
 8000e28:	807b      	strh	r3, [r7, #2]
 8000e2a:	4613      	mov	r3, r2
 8000e2c:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000e2e:	4b24      	ldr	r3, [pc, #144]	@ (8000ec0 <ILI9341_DrawRectangle+0xb0>)
 8000e30:	881b      	ldrh	r3, [r3, #0]
 8000e32:	b29b      	uxth	r3, r3
 8000e34:	88fa      	ldrh	r2, [r7, #6]
 8000e36:	429a      	cmp	r2, r3
 8000e38:	d23d      	bcs.n	8000eb6 <ILI9341_DrawRectangle+0xa6>
 8000e3a:	4b22      	ldr	r3, [pc, #136]	@ (8000ec4 <ILI9341_DrawRectangle+0xb4>)
 8000e3c:	881b      	ldrh	r3, [r3, #0]
 8000e3e:	b29b      	uxth	r3, r3
 8000e40:	88ba      	ldrh	r2, [r7, #4]
 8000e42:	429a      	cmp	r2, r3
 8000e44:	d237      	bcs.n	8000eb6 <ILI9341_DrawRectangle+0xa6>

	if((x+width-1)>=LCD_WIDTH)
 8000e46:	88fa      	ldrh	r2, [r7, #6]
 8000e48:	887b      	ldrh	r3, [r7, #2]
 8000e4a:	4413      	add	r3, r2
 8000e4c:	4a1c      	ldr	r2, [pc, #112]	@ (8000ec0 <ILI9341_DrawRectangle+0xb0>)
 8000e4e:	8812      	ldrh	r2, [r2, #0]
 8000e50:	b292      	uxth	r2, r2
 8000e52:	4293      	cmp	r3, r2
 8000e54:	dd05      	ble.n	8000e62 <ILI9341_DrawRectangle+0x52>
	{
		width=LCD_WIDTH-x;
 8000e56:	4b1a      	ldr	r3, [pc, #104]	@ (8000ec0 <ILI9341_DrawRectangle+0xb0>)
 8000e58:	881b      	ldrh	r3, [r3, #0]
 8000e5a:	b29a      	uxth	r2, r3
 8000e5c:	88fb      	ldrh	r3, [r7, #6]
 8000e5e:	1ad3      	subs	r3, r2, r3
 8000e60:	807b      	strh	r3, [r7, #2]
	}

	if((y+height-1)>=LCD_HEIGHT)
 8000e62:	88ba      	ldrh	r2, [r7, #4]
 8000e64:	883b      	ldrh	r3, [r7, #0]
 8000e66:	4413      	add	r3, r2
 8000e68:	4a16      	ldr	r2, [pc, #88]	@ (8000ec4 <ILI9341_DrawRectangle+0xb4>)
 8000e6a:	8812      	ldrh	r2, [r2, #0]
 8000e6c:	b292      	uxth	r2, r2
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	dd05      	ble.n	8000e7e <ILI9341_DrawRectangle+0x6e>
	{
		height=LCD_HEIGHT-y;
 8000e72:	4b14      	ldr	r3, [pc, #80]	@ (8000ec4 <ILI9341_DrawRectangle+0xb4>)
 8000e74:	881b      	ldrh	r3, [r3, #0]
 8000e76:	b29a      	uxth	r2, r3
 8000e78:	88bb      	ldrh	r3, [r7, #4]
 8000e7a:	1ad3      	subs	r3, r2, r3
 8000e7c:	803b      	strh	r3, [r7, #0]
	}

	ILI9341_SetAddress(x, y, x+width-1, y+height-1);
 8000e7e:	88fa      	ldrh	r2, [r7, #6]
 8000e80:	887b      	ldrh	r3, [r7, #2]
 8000e82:	4413      	add	r3, r2
 8000e84:	b29b      	uxth	r3, r3
 8000e86:	3b01      	subs	r3, #1
 8000e88:	b29c      	uxth	r4, r3
 8000e8a:	88ba      	ldrh	r2, [r7, #4]
 8000e8c:	883b      	ldrh	r3, [r7, #0]
 8000e8e:	4413      	add	r3, r2
 8000e90:	b29b      	uxth	r3, r3
 8000e92:	3b01      	subs	r3, #1
 8000e94:	b29b      	uxth	r3, r3
 8000e96:	88b9      	ldrh	r1, [r7, #4]
 8000e98:	88f8      	ldrh	r0, [r7, #6]
 8000e9a:	4622      	mov	r2, r4
 8000e9c:	f7ff fcbc 	bl	8000818 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height*width);
 8000ea0:	883b      	ldrh	r3, [r7, #0]
 8000ea2:	887a      	ldrh	r2, [r7, #2]
 8000ea4:	fb02 f303 	mul.w	r3, r2, r3
 8000ea8:	461a      	mov	r2, r3
 8000eaa:	8b3b      	ldrh	r3, [r7, #24]
 8000eac:	4611      	mov	r1, r2
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f7ff fe84 	bl	8000bbc <ILI9341_DrawColorBurst>
 8000eb4:	e000      	b.n	8000eb8 <ILI9341_DrawRectangle+0xa8>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000eb6:	bf00      	nop
}
 8000eb8:	370c      	adds	r7, #12
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd90      	pop	{r4, r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	20000002 	.word	0x20000002
 8000ec4:	20000000 	.word	0x20000000

08000ec8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b088      	sub	sp, #32
 8000ecc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ece:	f001 f825 	bl	8001f1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ed2:	f000 f883 	bl	8000fdc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ed6:	f000 fb67 	bl	80015a8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000eda:	f000 fb3d 	bl	8001558 <MX_DMA_Init>
  MX_ADC1_Init();
 8000ede:	f000 f8eb 	bl	80010b8 <MX_ADC1_Init>
  MX_I2S3_Init();
 8000ee2:	f000 f975 	bl	80011d0 <MX_I2S3_Init>
  MX_RTC_Init();
 8000ee6:	f000 f9a1 	bl	800122c <MX_RTC_Init>
  MX_SPI1_Init();
 8000eea:	f000 f9f9 	bl	80012e0 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000eee:	f000 fa2d 	bl	800134c <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8000ef2:	f000 faaf 	bl	8001454 <MX_USART1_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000ef6:	f000 fb01 	bl	80014fc <MX_USB_OTG_FS_PCD_Init>
  MX_USART3_UART_Init();
 8000efa:	f000 fad5 	bl	80014a8 <MX_USART3_UART_Init>
  MX_TIM11_Init();
 8000efe:	f000 fa5b 	bl	80013b8 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
  __HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, 2000);
 8000f02:	4b30      	ldr	r3, [pc, #192]	@ (8000fc4 <main+0xfc>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000f0a:	635a      	str	r2, [r3, #52]	@ 0x34
  HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	482d      	ldr	r0, [pc, #180]	@ (8000fc4 <main+0xfc>)
 8000f10:	f005 fb08 	bl	8006524 <HAL_TIM_PWM_Start>

  ILI9341_Init();
 8000f14:	f7ff fcf8 	bl	8000908 <ILI9341_Init>
  uint8_t spi_dat[10] = {0};
 8000f18:	1d3b      	adds	r3, r7, #4
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	601a      	str	r2, [r3, #0]
 8000f1e:	605a      	str	r2, [r3, #4]
 8000f20:	811a      	strh	r2, [r3, #8]

  ILI9341_WriteCommand(0x04);
 8000f22:	2004      	movs	r0, #4
 8000f24:	f7ff fc10 	bl	8000748 <ILI9341_WriteCommand>

  HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 8000f28:	2201      	movs	r2, #1
 8000f2a:	2108      	movs	r1, #8
 8000f2c:	4826      	ldr	r0, [pc, #152]	@ (8000fc8 <main+0x100>)
 8000f2e:	f002 f935 	bl	800319c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 8000f32:	2200      	movs	r2, #0
 8000f34:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f38:	4824      	ldr	r0, [pc, #144]	@ (8000fcc <main+0x104>)
 8000f3a:	f002 f92f 	bl	800319c <HAL_GPIO_WritePin>
  HAL_SPI_Receive(&hspi1, spi_dat, 4, 2);
 8000f3e:	1d39      	adds	r1, r7, #4
 8000f40:	2302      	movs	r3, #2
 8000f42:	2204      	movs	r2, #4
 8000f44:	4822      	ldr	r0, [pc, #136]	@ (8000fd0 <main+0x108>)
 8000f46:	f004 fbe4 	bl	8005712 <HAL_SPI_Receive>
  HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f50:	481e      	ldr	r0, [pc, #120]	@ (8000fcc <main+0x104>)
 8000f52:	f002 f923 	bl	800319c <HAL_GPIO_WritePin>
  __NOP();
 8000f56:	bf00      	nop
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

ILI9341_FillScreen(WHITE);
 8000f58:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8000f5c:	f7ff fecc 	bl	8000cf8 <ILI9341_FillScreen>
    ILI9341_SetRotation(SCREEN_HORIZONTAL_2);
 8000f60:	2003      	movs	r0, #3
 8000f62:	f7ff fddb 	bl	8000b1c <ILI9341_SetRotation>
    ILI9341_DrawText("HELLO WORLD", FONT4, 90, 110, BLACK, WHITE);
 8000f66:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000f6a:	9301      	str	r3, [sp, #4]
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	9300      	str	r3, [sp, #0]
 8000f70:	236e      	movs	r3, #110	@ 0x6e
 8000f72:	225a      	movs	r2, #90	@ 0x5a
 8000f74:	4917      	ldr	r1, [pc, #92]	@ (8000fd4 <main+0x10c>)
 8000f76:	4818      	ldr	r0, [pc, #96]	@ (8000fd8 <main+0x110>)
 8000f78:	f7ff fb52 	bl	8000620 <ILI9341_DrawText>
  while (1)
  {
	  for(int i = 0; i < 3000; i+=10) {
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	617b      	str	r3, [r7, #20]
 8000f80:	e009      	b.n	8000f96 <main+0xce>
		  __HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, i);
 8000f82:	4b10      	ldr	r3, [pc, #64]	@ (8000fc4 <main+0xfc>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	697a      	ldr	r2, [r7, #20]
 8000f88:	635a      	str	r2, [r3, #52]	@ 0x34
		  HAL_Delay(1);
 8000f8a:	2001      	movs	r0, #1
 8000f8c:	f001 f838 	bl	8002000 <HAL_Delay>
	  for(int i = 0; i < 3000; i+=10) {
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	330a      	adds	r3, #10
 8000f94:	617b      	str	r3, [r7, #20]
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8000f9c:	4293      	cmp	r3, r2
 8000f9e:	ddf0      	ble.n	8000f82 <main+0xba>
	  }
	  for(int i = 3000; i > 0; i-=10) {
 8000fa0:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8000fa4:	613b      	str	r3, [r7, #16]
 8000fa6:	e009      	b.n	8000fbc <main+0xf4>
		  __HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, i);
 8000fa8:	4b06      	ldr	r3, [pc, #24]	@ (8000fc4 <main+0xfc>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	693a      	ldr	r2, [r7, #16]
 8000fae:	635a      	str	r2, [r3, #52]	@ 0x34
		  HAL_Delay(1);
 8000fb0:	2001      	movs	r0, #1
 8000fb2:	f001 f825 	bl	8002000 <HAL_Delay>
	  for(int i = 3000; i > 0; i-=10) {
 8000fb6:	693b      	ldr	r3, [r7, #16]
 8000fb8:	3b0a      	subs	r3, #10
 8000fba:	613b      	str	r3, [r7, #16]
 8000fbc:	693b      	ldr	r3, [r7, #16]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	dcf2      	bgt.n	8000fa8 <main+0xe0>
	  for(int i = 0; i < 3000; i+=10) {
 8000fc2:	e7db      	b.n	8000f7c <main+0xb4>
 8000fc4:	2000024c 	.word	0x2000024c
 8000fc8:	40020000 	.word	0x40020000
 8000fcc:	40020400 	.word	0x40020400
 8000fd0:	2000013c 	.word	0x2000013c
 8000fd4:	08007934 	.word	0x08007934
 8000fd8:	08007928 	.word	0x08007928

08000fdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b094      	sub	sp, #80	@ 0x50
 8000fe0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fe2:	f107 031c 	add.w	r3, r7, #28
 8000fe6:	2234      	movs	r2, #52	@ 0x34
 8000fe8:	2100      	movs	r1, #0
 8000fea:	4618      	mov	r0, r3
 8000fec:	f006 fc64 	bl	80078b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ff0:	f107 0308 	add.w	r3, r7, #8
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	601a      	str	r2, [r3, #0]
 8000ff8:	605a      	str	r2, [r3, #4]
 8000ffa:	609a      	str	r2, [r3, #8]
 8000ffc:	60da      	str	r2, [r3, #12]
 8000ffe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001000:	2300      	movs	r3, #0
 8001002:	607b      	str	r3, [r7, #4]
 8001004:	4b2a      	ldr	r3, [pc, #168]	@ (80010b0 <SystemClock_Config+0xd4>)
 8001006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001008:	4a29      	ldr	r2, [pc, #164]	@ (80010b0 <SystemClock_Config+0xd4>)
 800100a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800100e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001010:	4b27      	ldr	r3, [pc, #156]	@ (80010b0 <SystemClock_Config+0xd4>)
 8001012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001014:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001018:	607b      	str	r3, [r7, #4]
 800101a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800101c:	2300      	movs	r3, #0
 800101e:	603b      	str	r3, [r7, #0]
 8001020:	4b24      	ldr	r3, [pc, #144]	@ (80010b4 <SystemClock_Config+0xd8>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4a23      	ldr	r2, [pc, #140]	@ (80010b4 <SystemClock_Config+0xd8>)
 8001026:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800102a:	6013      	str	r3, [r2, #0]
 800102c:	4b21      	ldr	r3, [pc, #132]	@ (80010b4 <SystemClock_Config+0xd8>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001034:	603b      	str	r3, [r7, #0]
 8001036:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001038:	2305      	movs	r3, #5
 800103a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800103c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001040:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001042:	2301      	movs	r3, #1
 8001044:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001046:	2302      	movs	r3, #2
 8001048:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800104a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800104e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001050:	2308      	movs	r3, #8
 8001052:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001054:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001058:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800105a:	2302      	movs	r3, #2
 800105c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800105e:	2307      	movs	r3, #7
 8001060:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001062:	2302      	movs	r3, #2
 8001064:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001066:	f107 031c 	add.w	r3, r7, #28
 800106a:	4618      	mov	r0, r3
 800106c:	f003 fca6 	bl	80049bc <HAL_RCC_OscConfig>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001076:	f000 fb41 	bl	80016fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800107a:	230f      	movs	r3, #15
 800107c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800107e:	2302      	movs	r3, #2
 8001080:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001082:	2300      	movs	r3, #0
 8001084:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001086:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800108a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800108c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001090:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001092:	f107 0308 	add.w	r3, r7, #8
 8001096:	2105      	movs	r1, #5
 8001098:	4618      	mov	r0, r3
 800109a:	f002 fbd1 	bl	8003840 <HAL_RCC_ClockConfig>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80010a4:	f000 fb2a 	bl	80016fc <Error_Handler>
  }
}
 80010a8:	bf00      	nop
 80010aa:	3750      	adds	r7, #80	@ 0x50
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	40023800 	.word	0x40023800
 80010b4:	40007000 	.word	0x40007000

080010b8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010be:	463b      	mov	r3, r7
 80010c0:	2200      	movs	r2, #0
 80010c2:	601a      	str	r2, [r3, #0]
 80010c4:	605a      	str	r2, [r3, #4]
 80010c6:	609a      	str	r2, [r3, #8]
 80010c8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80010ca:	4b3d      	ldr	r3, [pc, #244]	@ (80011c0 <MX_ADC1_Init+0x108>)
 80010cc:	4a3d      	ldr	r2, [pc, #244]	@ (80011c4 <MX_ADC1_Init+0x10c>)
 80010ce:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010d0:	4b3b      	ldr	r3, [pc, #236]	@ (80011c0 <MX_ADC1_Init+0x108>)
 80010d2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80010d6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010d8:	4b39      	ldr	r3, [pc, #228]	@ (80011c0 <MX_ADC1_Init+0x108>)
 80010da:	2200      	movs	r2, #0
 80010dc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80010de:	4b38      	ldr	r3, [pc, #224]	@ (80011c0 <MX_ADC1_Init+0x108>)
 80010e0:	2201      	movs	r2, #1
 80010e2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010e4:	4b36      	ldr	r3, [pc, #216]	@ (80011c0 <MX_ADC1_Init+0x108>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010ea:	4b35      	ldr	r3, [pc, #212]	@ (80011c0 <MX_ADC1_Init+0x108>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010f2:	4b33      	ldr	r3, [pc, #204]	@ (80011c0 <MX_ADC1_Init+0x108>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010f8:	4b31      	ldr	r3, [pc, #196]	@ (80011c0 <MX_ADC1_Init+0x108>)
 80010fa:	4a33      	ldr	r2, [pc, #204]	@ (80011c8 <MX_ADC1_Init+0x110>)
 80010fc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010fe:	4b30      	ldr	r3, [pc, #192]	@ (80011c0 <MX_ADC1_Init+0x108>)
 8001100:	2200      	movs	r2, #0
 8001102:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8001104:	4b2e      	ldr	r3, [pc, #184]	@ (80011c0 <MX_ADC1_Init+0x108>)
 8001106:	2205      	movs	r2, #5
 8001108:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800110a:	4b2d      	ldr	r3, [pc, #180]	@ (80011c0 <MX_ADC1_Init+0x108>)
 800110c:	2200      	movs	r2, #0
 800110e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001112:	4b2b      	ldr	r3, [pc, #172]	@ (80011c0 <MX_ADC1_Init+0x108>)
 8001114:	2201      	movs	r2, #1
 8001116:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001118:	4829      	ldr	r0, [pc, #164]	@ (80011c0 <MX_ADC1_Init+0x108>)
 800111a:	f000 ff95 	bl	8002048 <HAL_ADC_Init>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001124:	f000 faea 	bl	80016fc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001128:	2300      	movs	r3, #0
 800112a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800112c:	2301      	movs	r3, #1
 800112e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_112CYCLES;
 8001130:	2305      	movs	r3, #5
 8001132:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001134:	463b      	mov	r3, r7
 8001136:	4619      	mov	r1, r3
 8001138:	4821      	ldr	r0, [pc, #132]	@ (80011c0 <MX_ADC1_Init+0x108>)
 800113a:	f000 ffc9 	bl	80020d0 <HAL_ADC_ConfigChannel>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001144:	f000 fada 	bl	80016fc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001148:	2301      	movs	r3, #1
 800114a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800114c:	2302      	movs	r3, #2
 800114e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001150:	463b      	mov	r3, r7
 8001152:	4619      	mov	r1, r3
 8001154:	481a      	ldr	r0, [pc, #104]	@ (80011c0 <MX_ADC1_Init+0x108>)
 8001156:	f000 ffbb 	bl	80020d0 <HAL_ADC_ConfigChannel>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001160:	f000 facc 	bl	80016fc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001164:	2302      	movs	r3, #2
 8001166:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001168:	2303      	movs	r3, #3
 800116a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800116c:	463b      	mov	r3, r7
 800116e:	4619      	mov	r1, r3
 8001170:	4813      	ldr	r0, [pc, #76]	@ (80011c0 <MX_ADC1_Init+0x108>)
 8001172:	f000 ffad 	bl	80020d0 <HAL_ADC_ConfigChannel>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 800117c:	f000 fabe 	bl	80016fc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001180:	4b12      	ldr	r3, [pc, #72]	@ (80011cc <MX_ADC1_Init+0x114>)
 8001182:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001184:	2304      	movs	r3, #4
 8001186:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001188:	463b      	mov	r3, r7
 800118a:	4619      	mov	r1, r3
 800118c:	480c      	ldr	r0, [pc, #48]	@ (80011c0 <MX_ADC1_Init+0x108>)
 800118e:	f000 ff9f 	bl	80020d0 <HAL_ADC_ConfigChannel>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001198:	f000 fab0 	bl	80016fc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800119c:	2311      	movs	r3, #17
 800119e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80011a0:	2305      	movs	r3, #5
 80011a2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011a4:	463b      	mov	r3, r7
 80011a6:	4619      	mov	r1, r3
 80011a8:	4805      	ldr	r0, [pc, #20]	@ (80011c0 <MX_ADC1_Init+0x108>)
 80011aa:	f000 ff91 	bl	80020d0 <HAL_ADC_ConfigChannel>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 80011b4:	f000 faa2 	bl	80016fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011b8:	bf00      	nop
 80011ba:	3710      	adds	r7, #16
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	2000002c 	.word	0x2000002c
 80011c4:	40012000 	.word	0x40012000
 80011c8:	0f000001 	.word	0x0f000001
 80011cc:	10000012 	.word	0x10000012

080011d0 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80011d4:	4b13      	ldr	r3, [pc, #76]	@ (8001224 <MX_I2S3_Init+0x54>)
 80011d6:	4a14      	ldr	r2, [pc, #80]	@ (8001228 <MX_I2S3_Init+0x58>)
 80011d8:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80011da:	4b12      	ldr	r3, [pc, #72]	@ (8001224 <MX_I2S3_Init+0x54>)
 80011dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011e0:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80011e2:	4b10      	ldr	r3, [pc, #64]	@ (8001224 <MX_I2S3_Init+0x54>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80011e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001224 <MX_I2S3_Init+0x54>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80011ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001224 <MX_I2S3_Init+0x54>)
 80011f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011f4:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 80011f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001224 <MX_I2S3_Init+0x54>)
 80011f8:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80011fc:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80011fe:	4b09      	ldr	r3, [pc, #36]	@ (8001224 <MX_I2S3_Init+0x54>)
 8001200:	2200      	movs	r2, #0
 8001202:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLLR;
 8001204:	4b07      	ldr	r3, [pc, #28]	@ (8001224 <MX_I2S3_Init+0x54>)
 8001206:	2202      	movs	r2, #2
 8001208:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800120a:	4b06      	ldr	r3, [pc, #24]	@ (8001224 <MX_I2S3_Init+0x54>)
 800120c:	2200      	movs	r2, #0
 800120e:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001210:	4804      	ldr	r0, [pc, #16]	@ (8001224 <MX_I2S3_Init+0x54>)
 8001212:	f001 ffdd 	bl	80031d0 <HAL_I2S_Init>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 800121c:	f000 fa6e 	bl	80016fc <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001220:	bf00      	nop
 8001222:	bd80      	pop	{r7, pc}
 8001224:	200000d4 	.word	0x200000d4
 8001228:	40003c00 	.word	0x40003c00

0800122c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b086      	sub	sp, #24
 8001230:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001232:	1d3b      	adds	r3, r7, #4
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	605a      	str	r2, [r3, #4]
 800123a:	609a      	str	r2, [r3, #8]
 800123c:	60da      	str	r2, [r3, #12]
 800123e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001240:	2300      	movs	r3, #0
 8001242:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001244:	4b24      	ldr	r3, [pc, #144]	@ (80012d8 <MX_RTC_Init+0xac>)
 8001246:	4a25      	ldr	r2, [pc, #148]	@ (80012dc <MX_RTC_Init+0xb0>)
 8001248:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800124a:	4b23      	ldr	r3, [pc, #140]	@ (80012d8 <MX_RTC_Init+0xac>)
 800124c:	2200      	movs	r2, #0
 800124e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001250:	4b21      	ldr	r3, [pc, #132]	@ (80012d8 <MX_RTC_Init+0xac>)
 8001252:	227f      	movs	r2, #127	@ 0x7f
 8001254:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001256:	4b20      	ldr	r3, [pc, #128]	@ (80012d8 <MX_RTC_Init+0xac>)
 8001258:	22ff      	movs	r2, #255	@ 0xff
 800125a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800125c:	4b1e      	ldr	r3, [pc, #120]	@ (80012d8 <MX_RTC_Init+0xac>)
 800125e:	2200      	movs	r2, #0
 8001260:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001262:	4b1d      	ldr	r3, [pc, #116]	@ (80012d8 <MX_RTC_Init+0xac>)
 8001264:	2200      	movs	r2, #0
 8001266:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001268:	4b1b      	ldr	r3, [pc, #108]	@ (80012d8 <MX_RTC_Init+0xac>)
 800126a:	2200      	movs	r2, #0
 800126c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800126e:	481a      	ldr	r0, [pc, #104]	@ (80012d8 <MX_RTC_Init+0xac>)
 8001270:	f003 fe42 	bl	8004ef8 <HAL_RTC_Init>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800127a:	f000 fa3f 	bl	80016fc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800127e:	2300      	movs	r3, #0
 8001280:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001282:	2300      	movs	r3, #0
 8001284:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001286:	2300      	movs	r3, #0
 8001288:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800128a:	2300      	movs	r3, #0
 800128c:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800128e:	2300      	movs	r3, #0
 8001290:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001292:	1d3b      	adds	r3, r7, #4
 8001294:	2201      	movs	r2, #1
 8001296:	4619      	mov	r1, r3
 8001298:	480f      	ldr	r0, [pc, #60]	@ (80012d8 <MX_RTC_Init+0xac>)
 800129a:	f003 feae 	bl	8004ffa <HAL_RTC_SetTime>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 80012a4:	f000 fa2a 	bl	80016fc <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80012a8:	2301      	movs	r3, #1
 80012aa:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80012ac:	2301      	movs	r3, #1
 80012ae:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 80012b0:	2301      	movs	r3, #1
 80012b2:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 80012b4:	2300      	movs	r3, #0
 80012b6:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80012b8:	463b      	mov	r3, r7
 80012ba:	2201      	movs	r2, #1
 80012bc:	4619      	mov	r1, r3
 80012be:	4806      	ldr	r0, [pc, #24]	@ (80012d8 <MX_RTC_Init+0xac>)
 80012c0:	f003 ff35 	bl	800512e <HAL_RTC_SetDate>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80012ca:	f000 fa17 	bl	80016fc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80012ce:	bf00      	nop
 80012d0:	3718      	adds	r7, #24
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	2000011c 	.word	0x2000011c
 80012dc:	40002800 	.word	0x40002800

080012e0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80012e4:	4b17      	ldr	r3, [pc, #92]	@ (8001344 <MX_SPI1_Init+0x64>)
 80012e6:	4a18      	ldr	r2, [pc, #96]	@ (8001348 <MX_SPI1_Init+0x68>)
 80012e8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80012ea:	4b16      	ldr	r3, [pc, #88]	@ (8001344 <MX_SPI1_Init+0x64>)
 80012ec:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80012f0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80012f2:	4b14      	ldr	r3, [pc, #80]	@ (8001344 <MX_SPI1_Init+0x64>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80012f8:	4b12      	ldr	r3, [pc, #72]	@ (8001344 <MX_SPI1_Init+0x64>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012fe:	4b11      	ldr	r3, [pc, #68]	@ (8001344 <MX_SPI1_Init+0x64>)
 8001300:	2200      	movs	r2, #0
 8001302:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001304:	4b0f      	ldr	r3, [pc, #60]	@ (8001344 <MX_SPI1_Init+0x64>)
 8001306:	2200      	movs	r2, #0
 8001308:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800130a:	4b0e      	ldr	r3, [pc, #56]	@ (8001344 <MX_SPI1_Init+0x64>)
 800130c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001310:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001312:	4b0c      	ldr	r3, [pc, #48]	@ (8001344 <MX_SPI1_Init+0x64>)
 8001314:	2210      	movs	r2, #16
 8001316:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001318:	4b0a      	ldr	r3, [pc, #40]	@ (8001344 <MX_SPI1_Init+0x64>)
 800131a:	2200      	movs	r2, #0
 800131c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800131e:	4b09      	ldr	r3, [pc, #36]	@ (8001344 <MX_SPI1_Init+0x64>)
 8001320:	2200      	movs	r2, #0
 8001322:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001324:	4b07      	ldr	r3, [pc, #28]	@ (8001344 <MX_SPI1_Init+0x64>)
 8001326:	2200      	movs	r2, #0
 8001328:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800132a:	4b06      	ldr	r3, [pc, #24]	@ (8001344 <MX_SPI1_Init+0x64>)
 800132c:	220a      	movs	r2, #10
 800132e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001330:	4804      	ldr	r0, [pc, #16]	@ (8001344 <MX_SPI1_Init+0x64>)
 8001332:	f004 f821 	bl	8005378 <HAL_SPI_Init>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800133c:	f000 f9de 	bl	80016fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001340:	bf00      	nop
 8001342:	bd80      	pop	{r7, pc}
 8001344:	2000013c 	.word	0x2000013c
 8001348:	40013000 	.word	0x40013000

0800134c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001350:	4b17      	ldr	r3, [pc, #92]	@ (80013b0 <MX_SPI2_Init+0x64>)
 8001352:	4a18      	ldr	r2, [pc, #96]	@ (80013b4 <MX_SPI2_Init+0x68>)
 8001354:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001356:	4b16      	ldr	r3, [pc, #88]	@ (80013b0 <MX_SPI2_Init+0x64>)
 8001358:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800135c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800135e:	4b14      	ldr	r3, [pc, #80]	@ (80013b0 <MX_SPI2_Init+0x64>)
 8001360:	2200      	movs	r2, #0
 8001362:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001364:	4b12      	ldr	r3, [pc, #72]	@ (80013b0 <MX_SPI2_Init+0x64>)
 8001366:	2200      	movs	r2, #0
 8001368:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800136a:	4b11      	ldr	r3, [pc, #68]	@ (80013b0 <MX_SPI2_Init+0x64>)
 800136c:	2200      	movs	r2, #0
 800136e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001370:	4b0f      	ldr	r3, [pc, #60]	@ (80013b0 <MX_SPI2_Init+0x64>)
 8001372:	2200      	movs	r2, #0
 8001374:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001376:	4b0e      	ldr	r3, [pc, #56]	@ (80013b0 <MX_SPI2_Init+0x64>)
 8001378:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800137c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800137e:	4b0c      	ldr	r3, [pc, #48]	@ (80013b0 <MX_SPI2_Init+0x64>)
 8001380:	2208      	movs	r2, #8
 8001382:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001384:	4b0a      	ldr	r3, [pc, #40]	@ (80013b0 <MX_SPI2_Init+0x64>)
 8001386:	2200      	movs	r2, #0
 8001388:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800138a:	4b09      	ldr	r3, [pc, #36]	@ (80013b0 <MX_SPI2_Init+0x64>)
 800138c:	2200      	movs	r2, #0
 800138e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001390:	4b07      	ldr	r3, [pc, #28]	@ (80013b0 <MX_SPI2_Init+0x64>)
 8001392:	2200      	movs	r2, #0
 8001394:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001396:	4b06      	ldr	r3, [pc, #24]	@ (80013b0 <MX_SPI2_Init+0x64>)
 8001398:	220a      	movs	r2, #10
 800139a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800139c:	4804      	ldr	r0, [pc, #16]	@ (80013b0 <MX_SPI2_Init+0x64>)
 800139e:	f003 ffeb 	bl	8005378 <HAL_SPI_Init>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80013a8:	f000 f9a8 	bl	80016fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80013ac:	bf00      	nop
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	20000194 	.word	0x20000194
 80013b4:	40003800 	.word	0x40003800

080013b8 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b088      	sub	sp, #32
 80013bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80013be:	1d3b      	adds	r3, r7, #4
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	605a      	str	r2, [r3, #4]
 80013c6:	609a      	str	r2, [r3, #8]
 80013c8:	60da      	str	r2, [r3, #12]
 80013ca:	611a      	str	r2, [r3, #16]
 80013cc:	615a      	str	r2, [r3, #20]
 80013ce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80013d0:	4b1e      	ldr	r3, [pc, #120]	@ (800144c <MX_TIM11_Init+0x94>)
 80013d2:	4a1f      	ldr	r2, [pc, #124]	@ (8001450 <MX_TIM11_Init+0x98>)
 80013d4:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 1;
 80013d6:	4b1d      	ldr	r3, [pc, #116]	@ (800144c <MX_TIM11_Init+0x94>)
 80013d8:	2201      	movs	r2, #1
 80013da:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013dc:	4b1b      	ldr	r3, [pc, #108]	@ (800144c <MX_TIM11_Init+0x94>)
 80013de:	2200      	movs	r2, #0
 80013e0:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 3000;
 80013e2:	4b1a      	ldr	r3, [pc, #104]	@ (800144c <MX_TIM11_Init+0x94>)
 80013e4:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80013e8:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013ea:	4b18      	ldr	r3, [pc, #96]	@ (800144c <MX_TIM11_Init+0x94>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013f0:	4b16      	ldr	r3, [pc, #88]	@ (800144c <MX_TIM11_Init+0x94>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80013f6:	4815      	ldr	r0, [pc, #84]	@ (800144c <MX_TIM11_Init+0x94>)
 80013f8:	f004 ffec 	bl	80063d4 <HAL_TIM_Base_Init>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8001402:	f000 f97b 	bl	80016fc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8001406:	4811      	ldr	r0, [pc, #68]	@ (800144c <MX_TIM11_Init+0x94>)
 8001408:	f005 f833 	bl	8006472 <HAL_TIM_PWM_Init>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8001412:	f000 f973 	bl	80016fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001416:	2360      	movs	r3, #96	@ 0x60
 8001418:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 50000;
 800141a:	f24c 3350 	movw	r3, #50000	@ 0xc350
 800141e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001420:	2300      	movs	r3, #0
 8001422:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001424:	2300      	movs	r3, #0
 8001426:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001428:	1d3b      	adds	r3, r7, #4
 800142a:	2200      	movs	r2, #0
 800142c:	4619      	mov	r1, r3
 800142e:	4807      	ldr	r0, [pc, #28]	@ (800144c <MX_TIM11_Init+0x94>)
 8001430:	f005 f940 	bl	80066b4 <HAL_TIM_PWM_ConfigChannel>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <MX_TIM11_Init+0x86>
  {
    Error_Handler();
 800143a:	f000 f95f 	bl	80016fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 800143e:	4803      	ldr	r0, [pc, #12]	@ (800144c <MX_TIM11_Init+0x94>)
 8001440:	f000 fba6 	bl	8001b90 <HAL_TIM_MspPostInit>

}
 8001444:	bf00      	nop
 8001446:	3720      	adds	r7, #32
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	2000024c 	.word	0x2000024c
 8001450:	40014800 	.word	0x40014800

08001454 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001458:	4b11      	ldr	r3, [pc, #68]	@ (80014a0 <MX_USART1_UART_Init+0x4c>)
 800145a:	4a12      	ldr	r2, [pc, #72]	@ (80014a4 <MX_USART1_UART_Init+0x50>)
 800145c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800145e:	4b10      	ldr	r3, [pc, #64]	@ (80014a0 <MX_USART1_UART_Init+0x4c>)
 8001460:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001464:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001466:	4b0e      	ldr	r3, [pc, #56]	@ (80014a0 <MX_USART1_UART_Init+0x4c>)
 8001468:	2200      	movs	r2, #0
 800146a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800146c:	4b0c      	ldr	r3, [pc, #48]	@ (80014a0 <MX_USART1_UART_Init+0x4c>)
 800146e:	2200      	movs	r2, #0
 8001470:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001472:	4b0b      	ldr	r3, [pc, #44]	@ (80014a0 <MX_USART1_UART_Init+0x4c>)
 8001474:	2200      	movs	r2, #0
 8001476:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001478:	4b09      	ldr	r3, [pc, #36]	@ (80014a0 <MX_USART1_UART_Init+0x4c>)
 800147a:	220c      	movs	r2, #12
 800147c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800147e:	4b08      	ldr	r3, [pc, #32]	@ (80014a0 <MX_USART1_UART_Init+0x4c>)
 8001480:	2200      	movs	r2, #0
 8001482:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001484:	4b06      	ldr	r3, [pc, #24]	@ (80014a0 <MX_USART1_UART_Init+0x4c>)
 8001486:	2200      	movs	r2, #0
 8001488:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800148a:	4805      	ldr	r0, [pc, #20]	@ (80014a0 <MX_USART1_UART_Init+0x4c>)
 800148c:	f005 fc4f 	bl	8006d2e <HAL_UART_Init>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001496:	f000 f931 	bl	80016fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800149a:	bf00      	nop
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	20000294 	.word	0x20000294
 80014a4:	40011000 	.word	0x40011000

080014a8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80014ac:	4b11      	ldr	r3, [pc, #68]	@ (80014f4 <MX_USART3_UART_Init+0x4c>)
 80014ae:	4a12      	ldr	r2, [pc, #72]	@ (80014f8 <MX_USART3_UART_Init+0x50>)
 80014b0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80014b2:	4b10      	ldr	r3, [pc, #64]	@ (80014f4 <MX_USART3_UART_Init+0x4c>)
 80014b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014b8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80014ba:	4b0e      	ldr	r3, [pc, #56]	@ (80014f4 <MX_USART3_UART_Init+0x4c>)
 80014bc:	2200      	movs	r2, #0
 80014be:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80014c0:	4b0c      	ldr	r3, [pc, #48]	@ (80014f4 <MX_USART3_UART_Init+0x4c>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80014c6:	4b0b      	ldr	r3, [pc, #44]	@ (80014f4 <MX_USART3_UART_Init+0x4c>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80014cc:	4b09      	ldr	r3, [pc, #36]	@ (80014f4 <MX_USART3_UART_Init+0x4c>)
 80014ce:	220c      	movs	r2, #12
 80014d0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014d2:	4b08      	ldr	r3, [pc, #32]	@ (80014f4 <MX_USART3_UART_Init+0x4c>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80014d8:	4b06      	ldr	r3, [pc, #24]	@ (80014f4 <MX_USART3_UART_Init+0x4c>)
 80014da:	2200      	movs	r2, #0
 80014dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80014de:	4805      	ldr	r0, [pc, #20]	@ (80014f4 <MX_USART3_UART_Init+0x4c>)
 80014e0:	f005 fc25 	bl	8006d2e <HAL_UART_Init>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80014ea:	f000 f907 	bl	80016fc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80014ee:	bf00      	nop
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	200002dc 	.word	0x200002dc
 80014f8:	40004800 	.word	0x40004800

080014fc <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001500:	4b14      	ldr	r3, [pc, #80]	@ (8001554 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001502:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001506:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001508:	4b12      	ldr	r3, [pc, #72]	@ (8001554 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800150a:	2206      	movs	r2, #6
 800150c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800150e:	4b11      	ldr	r3, [pc, #68]	@ (8001554 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001510:	2202      	movs	r2, #2
 8001512:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001514:	4b0f      	ldr	r3, [pc, #60]	@ (8001554 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001516:	2200      	movs	r2, #0
 8001518:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800151a:	4b0e      	ldr	r3, [pc, #56]	@ (8001554 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800151c:	2202      	movs	r2, #2
 800151e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001520:	4b0c      	ldr	r3, [pc, #48]	@ (8001554 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001522:	2200      	movs	r2, #0
 8001524:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001526:	4b0b      	ldr	r3, [pc, #44]	@ (8001554 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001528:	2200      	movs	r2, #0
 800152a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800152c:	4b09      	ldr	r3, [pc, #36]	@ (8001554 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800152e:	2200      	movs	r2, #0
 8001530:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8001532:	4b08      	ldr	r3, [pc, #32]	@ (8001554 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001534:	2200      	movs	r2, #0
 8001536:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001538:	4b06      	ldr	r3, [pc, #24]	@ (8001554 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800153a:	2200      	movs	r2, #0
 800153c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800153e:	4805      	ldr	r0, [pc, #20]	@ (8001554 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001540:	f002 f843 	bl	80035ca <HAL_PCD_Init>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800154a:	f000 f8d7 	bl	80016fc <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800154e:	bf00      	nop
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	20000324 	.word	0x20000324

08001558 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800155e:	2300      	movs	r3, #0
 8001560:	607b      	str	r3, [r7, #4]
 8001562:	4b10      	ldr	r3, [pc, #64]	@ (80015a4 <MX_DMA_Init+0x4c>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001566:	4a0f      	ldr	r2, [pc, #60]	@ (80015a4 <MX_DMA_Init+0x4c>)
 8001568:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800156c:	6313      	str	r3, [r2, #48]	@ 0x30
 800156e:	4b0d      	ldr	r3, [pc, #52]	@ (80015a4 <MX_DMA_Init+0x4c>)
 8001570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001572:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001576:	607b      	str	r3, [r7, #4]
 8001578:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 800157a:	2200      	movs	r2, #0
 800157c:	2105      	movs	r1, #5
 800157e:	2038      	movs	r0, #56	@ 0x38
 8001580:	f001 f8af 	bl	80026e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001584:	2038      	movs	r0, #56	@ 0x38
 8001586:	f001 f8c8 	bl	800271a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 800158a:	2200      	movs	r2, #0
 800158c:	2105      	movs	r1, #5
 800158e:	203b      	movs	r0, #59	@ 0x3b
 8001590:	f001 f8a7 	bl	80026e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001594:	203b      	movs	r0, #59	@ 0x3b
 8001596:	f001 f8c0 	bl	800271a <HAL_NVIC_EnableIRQ>

}
 800159a:	bf00      	nop
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	40023800 	.word	0x40023800

080015a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b08a      	sub	sp, #40	@ 0x28
 80015ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ae:	f107 0314 	add.w	r3, r7, #20
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
 80015b6:	605a      	str	r2, [r3, #4]
 80015b8:	609a      	str	r2, [r3, #8]
 80015ba:	60da      	str	r2, [r3, #12]
 80015bc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015be:	2300      	movs	r3, #0
 80015c0:	613b      	str	r3, [r7, #16]
 80015c2:	4b4a      	ldr	r3, [pc, #296]	@ (80016ec <MX_GPIO_Init+0x144>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c6:	4a49      	ldr	r2, [pc, #292]	@ (80016ec <MX_GPIO_Init+0x144>)
 80015c8:	f043 0304 	orr.w	r3, r3, #4
 80015cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ce:	4b47      	ldr	r3, [pc, #284]	@ (80016ec <MX_GPIO_Init+0x144>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d2:	f003 0304 	and.w	r3, r3, #4
 80015d6:	613b      	str	r3, [r7, #16]
 80015d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015da:	2300      	movs	r3, #0
 80015dc:	60fb      	str	r3, [r7, #12]
 80015de:	4b43      	ldr	r3, [pc, #268]	@ (80016ec <MX_GPIO_Init+0x144>)
 80015e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e2:	4a42      	ldr	r2, [pc, #264]	@ (80016ec <MX_GPIO_Init+0x144>)
 80015e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ea:	4b40      	ldr	r3, [pc, #256]	@ (80016ec <MX_GPIO_Init+0x144>)
 80015ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015f2:	60fb      	str	r3, [r7, #12]
 80015f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f6:	2300      	movs	r3, #0
 80015f8:	60bb      	str	r3, [r7, #8]
 80015fa:	4b3c      	ldr	r3, [pc, #240]	@ (80016ec <MX_GPIO_Init+0x144>)
 80015fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fe:	4a3b      	ldr	r2, [pc, #236]	@ (80016ec <MX_GPIO_Init+0x144>)
 8001600:	f043 0301 	orr.w	r3, r3, #1
 8001604:	6313      	str	r3, [r2, #48]	@ 0x30
 8001606:	4b39      	ldr	r3, [pc, #228]	@ (80016ec <MX_GPIO_Init+0x144>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160a:	f003 0301 	and.w	r3, r3, #1
 800160e:	60bb      	str	r3, [r7, #8]
 8001610:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001612:	2300      	movs	r3, #0
 8001614:	607b      	str	r3, [r7, #4]
 8001616:	4b35      	ldr	r3, [pc, #212]	@ (80016ec <MX_GPIO_Init+0x144>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161a:	4a34      	ldr	r2, [pc, #208]	@ (80016ec <MX_GPIO_Init+0x144>)
 800161c:	f043 0302 	orr.w	r3, r3, #2
 8001620:	6313      	str	r3, [r2, #48]	@ 0x30
 8001622:	4b32      	ldr	r3, [pc, #200]	@ (80016ec <MX_GPIO_Init+0x144>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001626:	f003 0302 	and.w	r3, r3, #2
 800162a:	607b      	str	r3, [r7, #4]
 800162c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PWR_OFF_GPIO_Port, PWR_OFF_Pin, GPIO_PIN_SET);
 800162e:	2201      	movs	r2, #1
 8001630:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001634:	482e      	ldr	r0, [pc, #184]	@ (80016f0 <MX_GPIO_Init+0x148>)
 8001636:	f001 fdb1 	bl	800319c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DISP_DC_GPIO_Port, DISP_DC_Pin, GPIO_PIN_RESET);
 800163a:	2200      	movs	r2, #0
 800163c:	2108      	movs	r1, #8
 800163e:	482d      	ldr	r0, [pc, #180]	@ (80016f4 <MX_GPIO_Init+0x14c>)
 8001640:	f001 fdac 	bl	800319c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DISP_RST_GPIO_Port, DISP_RST_Pin, GPIO_PIN_RESET);
 8001644:	2200      	movs	r2, #0
 8001646:	2110      	movs	r1, #16
 8001648:	4829      	ldr	r0, [pc, #164]	@ (80016f0 <MX_GPIO_Init+0x148>)
 800164a:	f001 fda7 	bl	800319c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TOUCH_CS_Pin|DISP_CS_Pin, GPIO_PIN_RESET);
 800164e:	2200      	movs	r2, #0
 8001650:	f44f 5188 	mov.w	r1, #4352	@ 0x1100
 8001654:	4828      	ldr	r0, [pc, #160]	@ (80016f8 <MX_GPIO_Init+0x150>)
 8001656:	f001 fda1 	bl	800319c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PWR_OFF_Pin DISP_RST_Pin */
  GPIO_InitStruct.Pin = PWR_OFF_Pin|DISP_RST_Pin;
 800165a:	f242 0310 	movw	r3, #8208	@ 0x2010
 800165e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001660:	2301      	movs	r3, #1
 8001662:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001664:	2300      	movs	r3, #0
 8001666:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001668:	2300      	movs	r3, #0
 800166a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800166c:	f107 0314 	add.w	r3, r7, #20
 8001670:	4619      	mov	r1, r3
 8001672:	481f      	ldr	r0, [pc, #124]	@ (80016f0 <MX_GPIO_Init+0x148>)
 8001674:	f001 fbfe 	bl	8002e74 <HAL_GPIO_Init>

  /*Configure GPIO pin : DISP_DC_Pin */
  GPIO_InitStruct.Pin = DISP_DC_Pin;
 8001678:	2308      	movs	r3, #8
 800167a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800167c:	2301      	movs	r3, #1
 800167e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001680:	2300      	movs	r3, #0
 8001682:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001684:	2300      	movs	r3, #0
 8001686:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DISP_DC_GPIO_Port, &GPIO_InitStruct);
 8001688:	f107 0314 	add.w	r3, r7, #20
 800168c:	4619      	mov	r1, r3
 800168e:	4819      	ldr	r0, [pc, #100]	@ (80016f4 <MX_GPIO_Init+0x14c>)
 8001690:	f001 fbf0 	bl	8002e74 <HAL_GPIO_Init>

  /*Configure GPIO pins : TOUCH_CS_Pin DISP_CS_Pin */
  GPIO_InitStruct.Pin = TOUCH_CS_Pin|DISP_CS_Pin;
 8001694:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 8001698:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800169a:	2301      	movs	r3, #1
 800169c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169e:	2300      	movs	r3, #0
 80016a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a2:	2300      	movs	r3, #0
 80016a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016a6:	f107 0314 	add.w	r3, r7, #20
 80016aa:	4619      	mov	r1, r3
 80016ac:	4812      	ldr	r0, [pc, #72]	@ (80016f8 <MX_GPIO_Init+0x150>)
 80016ae:	f001 fbe1 	bl	8002e74 <HAL_GPIO_Init>

  /*Configure GPIO pin : TOUCH_IRQ_Pin */
  GPIO_InitStruct.Pin = TOUCH_IRQ_Pin;
 80016b2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80016b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016b8:	2300      	movs	r3, #0
 80016ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016bc:	2300      	movs	r3, #0
 80016be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TOUCH_IRQ_GPIO_Port, &GPIO_InitStruct);
 80016c0:	f107 0314 	add.w	r3, r7, #20
 80016c4:	4619      	mov	r1, r3
 80016c6:	480c      	ldr	r0, [pc, #48]	@ (80016f8 <MX_GPIO_Init+0x150>)
 80016c8:	f001 fbd4 	bl	8002e74 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_1_Pin BTN_2_Pin BTN_3_Pin BTN_4_Pin */
  GPIO_InitStruct.Pin = BTN_1_Pin|BTN_2_Pin|BTN_3_Pin|BTN_4_Pin;
 80016cc:	23f0      	movs	r3, #240	@ 0xf0
 80016ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016d0:	2300      	movs	r3, #0
 80016d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016d4:	2301      	movs	r3, #1
 80016d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016d8:	f107 0314 	add.w	r3, r7, #20
 80016dc:	4619      	mov	r1, r3
 80016de:	4806      	ldr	r0, [pc, #24]	@ (80016f8 <MX_GPIO_Init+0x150>)
 80016e0:	f001 fbc8 	bl	8002e74 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80016e4:	bf00      	nop
 80016e6:	3728      	adds	r7, #40	@ 0x28
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	40023800 	.word	0x40023800
 80016f0:	40020800 	.word	0x40020800
 80016f4:	40020000 	.word	0x40020000
 80016f8:	40020400 	.word	0x40020400

080016fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001700:	b672      	cpsid	i
}
 8001702:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001704:	bf00      	nop
 8001706:	e7fd      	b.n	8001704 <Error_Handler+0x8>

08001708 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800170e:	2300      	movs	r3, #0
 8001710:	607b      	str	r3, [r7, #4]
 8001712:	4b10      	ldr	r3, [pc, #64]	@ (8001754 <HAL_MspInit+0x4c>)
 8001714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001716:	4a0f      	ldr	r2, [pc, #60]	@ (8001754 <HAL_MspInit+0x4c>)
 8001718:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800171c:	6453      	str	r3, [r2, #68]	@ 0x44
 800171e:	4b0d      	ldr	r3, [pc, #52]	@ (8001754 <HAL_MspInit+0x4c>)
 8001720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001722:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001726:	607b      	str	r3, [r7, #4]
 8001728:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800172a:	2300      	movs	r3, #0
 800172c:	603b      	str	r3, [r7, #0]
 800172e:	4b09      	ldr	r3, [pc, #36]	@ (8001754 <HAL_MspInit+0x4c>)
 8001730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001732:	4a08      	ldr	r2, [pc, #32]	@ (8001754 <HAL_MspInit+0x4c>)
 8001734:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001738:	6413      	str	r3, [r2, #64]	@ 0x40
 800173a:	4b06      	ldr	r3, [pc, #24]	@ (8001754 <HAL_MspInit+0x4c>)
 800173c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800173e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001742:	603b      	str	r3, [r7, #0]
 8001744:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001746:	bf00      	nop
 8001748:	370c      	adds	r7, #12
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr
 8001752:	bf00      	nop
 8001754:	40023800 	.word	0x40023800

08001758 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b08a      	sub	sp, #40	@ 0x28
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001760:	f107 0314 	add.w	r3, r7, #20
 8001764:	2200      	movs	r2, #0
 8001766:	601a      	str	r2, [r3, #0]
 8001768:	605a      	str	r2, [r3, #4]
 800176a:	609a      	str	r2, [r3, #8]
 800176c:	60da      	str	r2, [r3, #12]
 800176e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a2e      	ldr	r2, [pc, #184]	@ (8001830 <HAL_ADC_MspInit+0xd8>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d156      	bne.n	8001828 <HAL_ADC_MspInit+0xd0>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800177a:	2300      	movs	r3, #0
 800177c:	613b      	str	r3, [r7, #16]
 800177e:	4b2d      	ldr	r3, [pc, #180]	@ (8001834 <HAL_ADC_MspInit+0xdc>)
 8001780:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001782:	4a2c      	ldr	r2, [pc, #176]	@ (8001834 <HAL_ADC_MspInit+0xdc>)
 8001784:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001788:	6453      	str	r3, [r2, #68]	@ 0x44
 800178a:	4b2a      	ldr	r3, [pc, #168]	@ (8001834 <HAL_ADC_MspInit+0xdc>)
 800178c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800178e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001792:	613b      	str	r3, [r7, #16]
 8001794:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001796:	2300      	movs	r3, #0
 8001798:	60fb      	str	r3, [r7, #12]
 800179a:	4b26      	ldr	r3, [pc, #152]	@ (8001834 <HAL_ADC_MspInit+0xdc>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179e:	4a25      	ldr	r2, [pc, #148]	@ (8001834 <HAL_ADC_MspInit+0xdc>)
 80017a0:	f043 0301 	orr.w	r3, r3, #1
 80017a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017a6:	4b23      	ldr	r3, [pc, #140]	@ (8001834 <HAL_ADC_MspInit+0xdc>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017aa:	f003 0301 	and.w	r3, r3, #1
 80017ae:	60fb      	str	r3, [r7, #12]
 80017b0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = JOY_X_Pin|JOY_Y_Pin|V_BAT_Pin;
 80017b2:	2307      	movs	r3, #7
 80017b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017b6:	2303      	movs	r3, #3
 80017b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ba:	2300      	movs	r3, #0
 80017bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017be:	f107 0314 	add.w	r3, r7, #20
 80017c2:	4619      	mov	r1, r3
 80017c4:	481c      	ldr	r0, [pc, #112]	@ (8001838 <HAL_ADC_MspInit+0xe0>)
 80017c6:	f001 fb55 	bl	8002e74 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80017ca:	4b1c      	ldr	r3, [pc, #112]	@ (800183c <HAL_ADC_MspInit+0xe4>)
 80017cc:	4a1c      	ldr	r2, [pc, #112]	@ (8001840 <HAL_ADC_MspInit+0xe8>)
 80017ce:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80017d0:	4b1a      	ldr	r3, [pc, #104]	@ (800183c <HAL_ADC_MspInit+0xe4>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017d6:	4b19      	ldr	r3, [pc, #100]	@ (800183c <HAL_ADC_MspInit+0xe4>)
 80017d8:	2200      	movs	r2, #0
 80017da:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80017dc:	4b17      	ldr	r3, [pc, #92]	@ (800183c <HAL_ADC_MspInit+0xe4>)
 80017de:	2200      	movs	r2, #0
 80017e0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80017e2:	4b16      	ldr	r3, [pc, #88]	@ (800183c <HAL_ADC_MspInit+0xe4>)
 80017e4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017e8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80017ea:	4b14      	ldr	r3, [pc, #80]	@ (800183c <HAL_ADC_MspInit+0xe4>)
 80017ec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80017f0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80017f2:	4b12      	ldr	r3, [pc, #72]	@ (800183c <HAL_ADC_MspInit+0xe4>)
 80017f4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80017f8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80017fa:	4b10      	ldr	r3, [pc, #64]	@ (800183c <HAL_ADC_MspInit+0xe4>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001800:	4b0e      	ldr	r3, [pc, #56]	@ (800183c <HAL_ADC_MspInit+0xe4>)
 8001802:	2200      	movs	r2, #0
 8001804:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001806:	4b0d      	ldr	r3, [pc, #52]	@ (800183c <HAL_ADC_MspInit+0xe4>)
 8001808:	2200      	movs	r2, #0
 800180a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800180c:	480b      	ldr	r0, [pc, #44]	@ (800183c <HAL_ADC_MspInit+0xe4>)
 800180e:	f000 ff9f 	bl	8002750 <HAL_DMA_Init>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d001      	beq.n	800181c <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8001818:	f7ff ff70 	bl	80016fc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	4a07      	ldr	r2, [pc, #28]	@ (800183c <HAL_ADC_MspInit+0xe4>)
 8001820:	639a      	str	r2, [r3, #56]	@ 0x38
 8001822:	4a06      	ldr	r2, [pc, #24]	@ (800183c <HAL_ADC_MspInit+0xe4>)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001828:	bf00      	nop
 800182a:	3728      	adds	r7, #40	@ 0x28
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	40012000 	.word	0x40012000
 8001834:	40023800 	.word	0x40023800
 8001838:	40020000 	.word	0x40020000
 800183c:	20000074 	.word	0x20000074
 8001840:	40026410 	.word	0x40026410

08001844 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b0a2      	sub	sp, #136	@ 0x88
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800184c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001850:	2200      	movs	r2, #0
 8001852:	601a      	str	r2, [r3, #0]
 8001854:	605a      	str	r2, [r3, #4]
 8001856:	609a      	str	r2, [r3, #8]
 8001858:	60da      	str	r2, [r3, #12]
 800185a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800185c:	f107 0318 	add.w	r3, r7, #24
 8001860:	225c      	movs	r2, #92	@ 0x5c
 8001862:	2100      	movs	r1, #0
 8001864:	4618      	mov	r0, r3
 8001866:	f006 f827 	bl	80078b8 <memset>
  if(hi2s->Instance==SPI3)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a32      	ldr	r2, [pc, #200]	@ (8001938 <HAL_I2S_MspInit+0xf4>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d15d      	bne.n	8001930 <HAL_I2S_MspInit+0xec>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1;
 8001874:	2301      	movs	r3, #1
 8001876:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2sApb1ClockSelection = RCC_I2SAPB1CLKSOURCE_PLLR;
 8001878:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800187c:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800187e:	f107 0318 	add.w	r3, r7, #24
 8001882:	4618      	mov	r0, r3
 8001884:	f002 f8f6 	bl	8003a74 <HAL_RCCEx_PeriphCLKConfig>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d001      	beq.n	8001892 <HAL_I2S_MspInit+0x4e>
    {
      Error_Handler();
 800188e:	f7ff ff35 	bl	80016fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001892:	2300      	movs	r3, #0
 8001894:	617b      	str	r3, [r7, #20]
 8001896:	4b29      	ldr	r3, [pc, #164]	@ (800193c <HAL_I2S_MspInit+0xf8>)
 8001898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800189a:	4a28      	ldr	r2, [pc, #160]	@ (800193c <HAL_I2S_MspInit+0xf8>)
 800189c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80018a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80018a2:	4b26      	ldr	r3, [pc, #152]	@ (800193c <HAL_I2S_MspInit+0xf8>)
 80018a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80018aa:	617b      	str	r3, [r7, #20]
 80018ac:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ae:	2300      	movs	r3, #0
 80018b0:	613b      	str	r3, [r7, #16]
 80018b2:	4b22      	ldr	r3, [pc, #136]	@ (800193c <HAL_I2S_MspInit+0xf8>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b6:	4a21      	ldr	r2, [pc, #132]	@ (800193c <HAL_I2S_MspInit+0xf8>)
 80018b8:	f043 0301 	orr.w	r3, r3, #1
 80018bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80018be:	4b1f      	ldr	r3, [pc, #124]	@ (800193c <HAL_I2S_MspInit+0xf8>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c2:	f003 0301 	and.w	r3, r3, #1
 80018c6:	613b      	str	r3, [r7, #16]
 80018c8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ca:	2300      	movs	r3, #0
 80018cc:	60fb      	str	r3, [r7, #12]
 80018ce:	4b1b      	ldr	r3, [pc, #108]	@ (800193c <HAL_I2S_MspInit+0xf8>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d2:	4a1a      	ldr	r2, [pc, #104]	@ (800193c <HAL_I2S_MspInit+0xf8>)
 80018d4:	f043 0304 	orr.w	r3, r3, #4
 80018d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018da:	4b18      	ldr	r3, [pc, #96]	@ (800193c <HAL_I2S_MspInit+0xf8>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018de:	f003 0304 	and.w	r3, r3, #4
 80018e2:	60fb      	str	r3, [r7, #12]
 80018e4:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = SOUND_WS_Pin;
 80018e6:	2310      	movs	r3, #16
 80018e8:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ea:	2302      	movs	r3, #2
 80018ec:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ee:	2300      	movs	r3, #0
 80018f0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f2:	2300      	movs	r3, #0
 80018f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80018f8:	2306      	movs	r3, #6
 80018fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(SOUND_WS_GPIO_Port, &GPIO_InitStruct);
 80018fe:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001902:	4619      	mov	r1, r3
 8001904:	480e      	ldr	r0, [pc, #56]	@ (8001940 <HAL_I2S_MspInit+0xfc>)
 8001906:	f001 fab5 	bl	8002e74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SOUND_MCK_Pin|SOUND_CK_Pin|SOUND_SD_Pin;
 800190a:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 800190e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001910:	2302      	movs	r3, #2
 8001912:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001914:	2300      	movs	r3, #0
 8001916:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001918:	2300      	movs	r3, #0
 800191a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800191e:	2306      	movs	r3, #6
 8001920:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001924:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001928:	4619      	mov	r1, r3
 800192a:	4806      	ldr	r0, [pc, #24]	@ (8001944 <HAL_I2S_MspInit+0x100>)
 800192c:	f001 faa2 	bl	8002e74 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001930:	bf00      	nop
 8001932:	3788      	adds	r7, #136	@ 0x88
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	40003c00 	.word	0x40003c00
 800193c:	40023800 	.word	0x40023800
 8001940:	40020000 	.word	0x40020000
 8001944:	40020800 	.word	0x40020800

08001948 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b09a      	sub	sp, #104	@ 0x68
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001950:	f107 030c 	add.w	r3, r7, #12
 8001954:	225c      	movs	r2, #92	@ 0x5c
 8001956:	2100      	movs	r1, #0
 8001958:	4618      	mov	r0, r3
 800195a:	f005 ffad 	bl	80078b8 <memset>
  if(hrtc->Instance==RTC)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a0c      	ldr	r2, [pc, #48]	@ (8001994 <HAL_RTC_MspInit+0x4c>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d111      	bne.n	800198c <HAL_RTC_MspInit+0x44>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001968:	2320      	movs	r3, #32
 800196a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800196c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001970:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001972:	f107 030c 	add.w	r3, r7, #12
 8001976:	4618      	mov	r0, r3
 8001978:	f002 f87c 	bl	8003a74 <HAL_RCCEx_PeriphCLKConfig>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001982:	f7ff febb 	bl	80016fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001986:	4b04      	ldr	r3, [pc, #16]	@ (8001998 <HAL_RTC_MspInit+0x50>)
 8001988:	2201      	movs	r2, #1
 800198a:	601a      	str	r2, [r3, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800198c:	bf00      	nop
 800198e:	3768      	adds	r7, #104	@ 0x68
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	40002800 	.word	0x40002800
 8001998:	42470e3c 	.word	0x42470e3c

0800199c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b08c      	sub	sp, #48	@ 0x30
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a4:	f107 031c 	add.w	r3, r7, #28
 80019a8:	2200      	movs	r2, #0
 80019aa:	601a      	str	r2, [r3, #0]
 80019ac:	605a      	str	r2, [r3, #4]
 80019ae:	609a      	str	r2, [r3, #8]
 80019b0:	60da      	str	r2, [r3, #12]
 80019b2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a5c      	ldr	r2, [pc, #368]	@ (8001b2c <HAL_SPI_MspInit+0x190>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d162      	bne.n	8001a84 <HAL_SPI_MspInit+0xe8>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80019be:	2300      	movs	r3, #0
 80019c0:	61bb      	str	r3, [r7, #24]
 80019c2:	4b5b      	ldr	r3, [pc, #364]	@ (8001b30 <HAL_SPI_MspInit+0x194>)
 80019c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019c6:	4a5a      	ldr	r2, [pc, #360]	@ (8001b30 <HAL_SPI_MspInit+0x194>)
 80019c8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80019cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80019ce:	4b58      	ldr	r3, [pc, #352]	@ (8001b30 <HAL_SPI_MspInit+0x194>)
 80019d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019d6:	61bb      	str	r3, [r7, #24]
 80019d8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019da:	2300      	movs	r3, #0
 80019dc:	617b      	str	r3, [r7, #20]
 80019de:	4b54      	ldr	r3, [pc, #336]	@ (8001b30 <HAL_SPI_MspInit+0x194>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e2:	4a53      	ldr	r2, [pc, #332]	@ (8001b30 <HAL_SPI_MspInit+0x194>)
 80019e4:	f043 0301 	orr.w	r3, r3, #1
 80019e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ea:	4b51      	ldr	r3, [pc, #324]	@ (8001b30 <HAL_SPI_MspInit+0x194>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ee:	f003 0301 	and.w	r3, r3, #1
 80019f2:	617b      	str	r3, [r7, #20]
 80019f4:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = DISP_SCK_Pin|DISP_MISO_Pin|DISP_MOSI_Pin;
 80019f6:	23e0      	movs	r3, #224	@ 0xe0
 80019f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fa:	2302      	movs	r3, #2
 80019fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fe:	2300      	movs	r3, #0
 8001a00:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a02:	2303      	movs	r3, #3
 8001a04:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a06:	2305      	movs	r3, #5
 8001a08:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a0a:	f107 031c 	add.w	r3, r7, #28
 8001a0e:	4619      	mov	r1, r3
 8001a10:	4848      	ldr	r0, [pc, #288]	@ (8001b34 <HAL_SPI_MspInit+0x198>)
 8001a12:	f001 fa2f 	bl	8002e74 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001a16:	4b48      	ldr	r3, [pc, #288]	@ (8001b38 <HAL_SPI_MspInit+0x19c>)
 8001a18:	4a48      	ldr	r2, [pc, #288]	@ (8001b3c <HAL_SPI_MspInit+0x1a0>)
 8001a1a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001a1c:	4b46      	ldr	r3, [pc, #280]	@ (8001b38 <HAL_SPI_MspInit+0x19c>)
 8001a1e:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001a22:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a24:	4b44      	ldr	r3, [pc, #272]	@ (8001b38 <HAL_SPI_MspInit+0x19c>)
 8001a26:	2240      	movs	r2, #64	@ 0x40
 8001a28:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a2a:	4b43      	ldr	r3, [pc, #268]	@ (8001b38 <HAL_SPI_MspInit+0x19c>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a30:	4b41      	ldr	r3, [pc, #260]	@ (8001b38 <HAL_SPI_MspInit+0x19c>)
 8001a32:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a36:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a38:	4b3f      	ldr	r3, [pc, #252]	@ (8001b38 <HAL_SPI_MspInit+0x19c>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a3e:	4b3e      	ldr	r3, [pc, #248]	@ (8001b38 <HAL_SPI_MspInit+0x19c>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001a44:	4b3c      	ldr	r3, [pc, #240]	@ (8001b38 <HAL_SPI_MspInit+0x19c>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001a4a:	4b3b      	ldr	r3, [pc, #236]	@ (8001b38 <HAL_SPI_MspInit+0x19c>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a50:	4b39      	ldr	r3, [pc, #228]	@ (8001b38 <HAL_SPI_MspInit+0x19c>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001a56:	4838      	ldr	r0, [pc, #224]	@ (8001b38 <HAL_SPI_MspInit+0x19c>)
 8001a58:	f000 fe7a 	bl	8002750 <HAL_DMA_Init>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 8001a62:	f7ff fe4b 	bl	80016fc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	4a33      	ldr	r2, [pc, #204]	@ (8001b38 <HAL_SPI_MspInit+0x19c>)
 8001a6a:	649a      	str	r2, [r3, #72]	@ 0x48
 8001a6c:	4a32      	ldr	r2, [pc, #200]	@ (8001b38 <HAL_SPI_MspInit+0x19c>)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 2, 0);
 8001a72:	2200      	movs	r2, #0
 8001a74:	2102      	movs	r1, #2
 8001a76:	2023      	movs	r0, #35	@ 0x23
 8001a78:	f000 fe33 	bl	80026e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001a7c:	2023      	movs	r0, #35	@ 0x23
 8001a7e:	f000 fe4c 	bl	800271a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001a82:	e04f      	b.n	8001b24 <HAL_SPI_MspInit+0x188>
  else if(hspi->Instance==SPI2)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a2d      	ldr	r2, [pc, #180]	@ (8001b40 <HAL_SPI_MspInit+0x1a4>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d14a      	bne.n	8001b24 <HAL_SPI_MspInit+0x188>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001a8e:	2300      	movs	r3, #0
 8001a90:	613b      	str	r3, [r7, #16]
 8001a92:	4b27      	ldr	r3, [pc, #156]	@ (8001b30 <HAL_SPI_MspInit+0x194>)
 8001a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a96:	4a26      	ldr	r2, [pc, #152]	@ (8001b30 <HAL_SPI_MspInit+0x194>)
 8001a98:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a9e:	4b24      	ldr	r3, [pc, #144]	@ (8001b30 <HAL_SPI_MspInit+0x194>)
 8001aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aa2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001aa6:	613b      	str	r3, [r7, #16]
 8001aa8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aaa:	2300      	movs	r3, #0
 8001aac:	60fb      	str	r3, [r7, #12]
 8001aae:	4b20      	ldr	r3, [pc, #128]	@ (8001b30 <HAL_SPI_MspInit+0x194>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab2:	4a1f      	ldr	r2, [pc, #124]	@ (8001b30 <HAL_SPI_MspInit+0x194>)
 8001ab4:	f043 0304 	orr.w	r3, r3, #4
 8001ab8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aba:	4b1d      	ldr	r3, [pc, #116]	@ (8001b30 <HAL_SPI_MspInit+0x194>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001abe:	f003 0304 	and.w	r3, r3, #4
 8001ac2:	60fb      	str	r3, [r7, #12]
 8001ac4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	60bb      	str	r3, [r7, #8]
 8001aca:	4b19      	ldr	r3, [pc, #100]	@ (8001b30 <HAL_SPI_MspInit+0x194>)
 8001acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ace:	4a18      	ldr	r2, [pc, #96]	@ (8001b30 <HAL_SPI_MspInit+0x194>)
 8001ad0:	f043 0302 	orr.w	r3, r3, #2
 8001ad4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ad6:	4b16      	ldr	r3, [pc, #88]	@ (8001b30 <HAL_SPI_MspInit+0x194>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ada:	f003 0302 	and.w	r3, r3, #2
 8001ade:	60bb      	str	r3, [r7, #8]
 8001ae0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = TOUCH_MISO_Pin|TOUCH_MOSI_Pin;
 8001ae2:	230c      	movs	r3, #12
 8001ae4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aea:	2300      	movs	r3, #0
 8001aec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aee:	2303      	movs	r3, #3
 8001af0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001af2:	2305      	movs	r3, #5
 8001af4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001af6:	f107 031c 	add.w	r3, r7, #28
 8001afa:	4619      	mov	r1, r3
 8001afc:	4811      	ldr	r0, [pc, #68]	@ (8001b44 <HAL_SPI_MspInit+0x1a8>)
 8001afe:	f001 f9b9 	bl	8002e74 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = TOUCH_SCK_Pin;
 8001b02:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b08:	2302      	movs	r3, #2
 8001b0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b10:	2303      	movs	r3, #3
 8001b12:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001b14:	2305      	movs	r3, #5
 8001b16:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(TOUCH_SCK_GPIO_Port, &GPIO_InitStruct);
 8001b18:	f107 031c 	add.w	r3, r7, #28
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	480a      	ldr	r0, [pc, #40]	@ (8001b48 <HAL_SPI_MspInit+0x1ac>)
 8001b20:	f001 f9a8 	bl	8002e74 <HAL_GPIO_Init>
}
 8001b24:	bf00      	nop
 8001b26:	3730      	adds	r7, #48	@ 0x30
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	40013000 	.word	0x40013000
 8001b30:	40023800 	.word	0x40023800
 8001b34:	40020000 	.word	0x40020000
 8001b38:	200001ec 	.word	0x200001ec
 8001b3c:	40026458 	.word	0x40026458
 8001b40:	40003800 	.word	0x40003800
 8001b44:	40020800 	.word	0x40020800
 8001b48:	40020400 	.word	0x40020400

08001b4c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b085      	sub	sp, #20
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM11)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a0b      	ldr	r2, [pc, #44]	@ (8001b88 <HAL_TIM_Base_MspInit+0x3c>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d10d      	bne.n	8001b7a <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM11_MspInit 0 */

    /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001b5e:	2300      	movs	r3, #0
 8001b60:	60fb      	str	r3, [r7, #12]
 8001b62:	4b0a      	ldr	r3, [pc, #40]	@ (8001b8c <HAL_TIM_Base_MspInit+0x40>)
 8001b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b66:	4a09      	ldr	r2, [pc, #36]	@ (8001b8c <HAL_TIM_Base_MspInit+0x40>)
 8001b68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b6e:	4b07      	ldr	r3, [pc, #28]	@ (8001b8c <HAL_TIM_Base_MspInit+0x40>)
 8001b70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b72:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b76:	60fb      	str	r3, [r7, #12]
 8001b78:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM11_MspInit 1 */

  }

}
 8001b7a:	bf00      	nop
 8001b7c:	3714      	adds	r7, #20
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	40014800 	.word	0x40014800
 8001b8c:	40023800 	.word	0x40023800

08001b90 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b088      	sub	sp, #32
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b98:	f107 030c 	add.w	r3, r7, #12
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	601a      	str	r2, [r3, #0]
 8001ba0:	605a      	str	r2, [r3, #4]
 8001ba2:	609a      	str	r2, [r3, #8]
 8001ba4:	60da      	str	r2, [r3, #12]
 8001ba6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM11)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a12      	ldr	r2, [pc, #72]	@ (8001bf8 <HAL_TIM_MspPostInit+0x68>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d11e      	bne.n	8001bf0 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM11_MspPostInit 0 */

    /* USER CODE END TIM11_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	60bb      	str	r3, [r7, #8]
 8001bb6:	4b11      	ldr	r3, [pc, #68]	@ (8001bfc <HAL_TIM_MspPostInit+0x6c>)
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bba:	4a10      	ldr	r2, [pc, #64]	@ (8001bfc <HAL_TIM_MspPostInit+0x6c>)
 8001bbc:	f043 0302 	orr.w	r3, r3, #2
 8001bc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bc2:	4b0e      	ldr	r3, [pc, #56]	@ (8001bfc <HAL_TIM_MspPostInit+0x6c>)
 8001bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc6:	f003 0302 	and.w	r3, r3, #2
 8001bca:	60bb      	str	r3, [r7, #8]
 8001bcc:	68bb      	ldr	r3, [r7, #8]
    /**TIM11 GPIO Configuration
    PB9     ------> TIM11_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001bce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001bd2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8001be0:	2303      	movs	r3, #3
 8001be2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001be4:	f107 030c 	add.w	r3, r7, #12
 8001be8:	4619      	mov	r1, r3
 8001bea:	4805      	ldr	r0, [pc, #20]	@ (8001c00 <HAL_TIM_MspPostInit+0x70>)
 8001bec:	f001 f942 	bl	8002e74 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM11_MspPostInit 1 */

    /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8001bf0:	bf00      	nop
 8001bf2:	3720      	adds	r7, #32
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	40014800 	.word	0x40014800
 8001bfc:	40023800 	.word	0x40023800
 8001c00:	40020400 	.word	0x40020400

08001c04 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b08c      	sub	sp, #48	@ 0x30
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c0c:	f107 031c 	add.w	r3, r7, #28
 8001c10:	2200      	movs	r2, #0
 8001c12:	601a      	str	r2, [r3, #0]
 8001c14:	605a      	str	r2, [r3, #4]
 8001c16:	609a      	str	r2, [r3, #8]
 8001c18:	60da      	str	r2, [r3, #12]
 8001c1a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a42      	ldr	r2, [pc, #264]	@ (8001d2c <HAL_UART_MspInit+0x128>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d12d      	bne.n	8001c82 <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c26:	2300      	movs	r3, #0
 8001c28:	61bb      	str	r3, [r7, #24]
 8001c2a:	4b41      	ldr	r3, [pc, #260]	@ (8001d30 <HAL_UART_MspInit+0x12c>)
 8001c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c2e:	4a40      	ldr	r2, [pc, #256]	@ (8001d30 <HAL_UART_MspInit+0x12c>)
 8001c30:	f043 0310 	orr.w	r3, r3, #16
 8001c34:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c36:	4b3e      	ldr	r3, [pc, #248]	@ (8001d30 <HAL_UART_MspInit+0x12c>)
 8001c38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c3a:	f003 0310 	and.w	r3, r3, #16
 8001c3e:	61bb      	str	r3, [r7, #24]
 8001c40:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c42:	2300      	movs	r3, #0
 8001c44:	617b      	str	r3, [r7, #20]
 8001c46:	4b3a      	ldr	r3, [pc, #232]	@ (8001d30 <HAL_UART_MspInit+0x12c>)
 8001c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4a:	4a39      	ldr	r2, [pc, #228]	@ (8001d30 <HAL_UART_MspInit+0x12c>)
 8001c4c:	f043 0301 	orr.w	r3, r3, #1
 8001c50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c52:	4b37      	ldr	r3, [pc, #220]	@ (8001d30 <HAL_UART_MspInit+0x12c>)
 8001c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c56:	f003 0301 	and.w	r3, r3, #1
 8001c5a:	617b      	str	r3, [r7, #20]
 8001c5c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = EU_TX_Pin|EU_RX_Pin;
 8001c5e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001c62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c64:	2302      	movs	r3, #2
 8001c66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c70:	2307      	movs	r3, #7
 8001c72:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c74:	f107 031c 	add.w	r3, r7, #28
 8001c78:	4619      	mov	r1, r3
 8001c7a:	482e      	ldr	r0, [pc, #184]	@ (8001d34 <HAL_UART_MspInit+0x130>)
 8001c7c:	f001 f8fa 	bl	8002e74 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001c80:	e04f      	b.n	8001d22 <HAL_UART_MspInit+0x11e>
  else if(huart->Instance==USART3)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a2c      	ldr	r2, [pc, #176]	@ (8001d38 <HAL_UART_MspInit+0x134>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d14a      	bne.n	8001d22 <HAL_UART_MspInit+0x11e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	613b      	str	r3, [r7, #16]
 8001c90:	4b27      	ldr	r3, [pc, #156]	@ (8001d30 <HAL_UART_MspInit+0x12c>)
 8001c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c94:	4a26      	ldr	r2, [pc, #152]	@ (8001d30 <HAL_UART_MspInit+0x12c>)
 8001c96:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c9a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c9c:	4b24      	ldr	r3, [pc, #144]	@ (8001d30 <HAL_UART_MspInit+0x12c>)
 8001c9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ca4:	613b      	str	r3, [r7, #16]
 8001ca6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ca8:	2300      	movs	r3, #0
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	4b20      	ldr	r3, [pc, #128]	@ (8001d30 <HAL_UART_MspInit+0x12c>)
 8001cae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb0:	4a1f      	ldr	r2, [pc, #124]	@ (8001d30 <HAL_UART_MspInit+0x12c>)
 8001cb2:	f043 0304 	orr.w	r3, r3, #4
 8001cb6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cb8:	4b1d      	ldr	r3, [pc, #116]	@ (8001d30 <HAL_UART_MspInit+0x12c>)
 8001cba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cbc:	f003 0304 	and.w	r3, r3, #4
 8001cc0:	60fb      	str	r3, [r7, #12]
 8001cc2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	60bb      	str	r3, [r7, #8]
 8001cc8:	4b19      	ldr	r3, [pc, #100]	@ (8001d30 <HAL_UART_MspInit+0x12c>)
 8001cca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ccc:	4a18      	ldr	r2, [pc, #96]	@ (8001d30 <HAL_UART_MspInit+0x12c>)
 8001cce:	f043 0302 	orr.w	r3, r3, #2
 8001cd2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cd4:	4b16      	ldr	r3, [pc, #88]	@ (8001d30 <HAL_UART_MspInit+0x12c>)
 8001cd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd8:	f003 0302 	and.w	r3, r3, #2
 8001cdc:	60bb      	str	r3, [r7, #8]
 8001cde:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = IU_RX_Pin;
 8001ce0:	2320      	movs	r3, #32
 8001ce2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cec:	2303      	movs	r3, #3
 8001cee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001cf0:	2307      	movs	r3, #7
 8001cf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(IU_RX_GPIO_Port, &GPIO_InitStruct);
 8001cf4:	f107 031c 	add.w	r3, r7, #28
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	4810      	ldr	r0, [pc, #64]	@ (8001d3c <HAL_UART_MspInit+0x138>)
 8001cfc:	f001 f8ba 	bl	8002e74 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = IU_TX_Pin;
 8001d00:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d06:	2302      	movs	r3, #2
 8001d08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d0e:	2303      	movs	r3, #3
 8001d10:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d12:	2307      	movs	r3, #7
 8001d14:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(IU_TX_GPIO_Port, &GPIO_InitStruct);
 8001d16:	f107 031c 	add.w	r3, r7, #28
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	4808      	ldr	r0, [pc, #32]	@ (8001d40 <HAL_UART_MspInit+0x13c>)
 8001d1e:	f001 f8a9 	bl	8002e74 <HAL_GPIO_Init>
}
 8001d22:	bf00      	nop
 8001d24:	3730      	adds	r7, #48	@ 0x30
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	40011000 	.word	0x40011000
 8001d30:	40023800 	.word	0x40023800
 8001d34:	40020000 	.word	0x40020000
 8001d38:	40004800 	.word	0x40004800
 8001d3c:	40020800 	.word	0x40020800
 8001d40:	40020400 	.word	0x40020400

08001d44 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b0a0      	sub	sp, #128	@ 0x80
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d4c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]
 8001d54:	605a      	str	r2, [r3, #4]
 8001d56:	609a      	str	r2, [r3, #8]
 8001d58:	60da      	str	r2, [r3, #12]
 8001d5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d5c:	f107 0310 	add.w	r3, r7, #16
 8001d60:	225c      	movs	r2, #92	@ 0x5c
 8001d62:	2100      	movs	r1, #0
 8001d64:	4618      	mov	r0, r3
 8001d66:	f005 fda7 	bl	80078b8 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001d72:	d141      	bne.n	8001df8 <HAL_PCD_MspInit+0xb4>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001d74:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d78:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d7e:	f107 0310 	add.w	r3, r7, #16
 8001d82:	4618      	mov	r0, r3
 8001d84:	f001 fe76 	bl	8003a74 <HAL_RCCEx_PeriphCLKConfig>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d001      	beq.n	8001d92 <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 8001d8e:	f7ff fcb5 	bl	80016fc <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d92:	2300      	movs	r3, #0
 8001d94:	60fb      	str	r3, [r7, #12]
 8001d96:	4b1a      	ldr	r3, [pc, #104]	@ (8001e00 <HAL_PCD_MspInit+0xbc>)
 8001d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d9a:	4a19      	ldr	r2, [pc, #100]	@ (8001e00 <HAL_PCD_MspInit+0xbc>)
 8001d9c:	f043 0301 	orr.w	r3, r3, #1
 8001da0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001da2:	4b17      	ldr	r3, [pc, #92]	@ (8001e00 <HAL_PCD_MspInit+0xbc>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da6:	f003 0301 	and.w	r3, r3, #1
 8001daa:	60fb      	str	r3, [r7, #12]
 8001dac:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001dae:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001db2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db4:	2302      	movs	r3, #2
 8001db6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db8:	2300      	movs	r3, #0
 8001dba:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001dc0:	230a      	movs	r3, #10
 8001dc2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dc4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001dc8:	4619      	mov	r1, r3
 8001dca:	480e      	ldr	r0, [pc, #56]	@ (8001e04 <HAL_PCD_MspInit+0xc0>)
 8001dcc:	f001 f852 	bl	8002e74 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001dd0:	4b0b      	ldr	r3, [pc, #44]	@ (8001e00 <HAL_PCD_MspInit+0xbc>)
 8001dd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dd4:	4a0a      	ldr	r2, [pc, #40]	@ (8001e00 <HAL_PCD_MspInit+0xbc>)
 8001dd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001dda:	6353      	str	r3, [r2, #52]	@ 0x34
 8001ddc:	2300      	movs	r3, #0
 8001dde:	60bb      	str	r3, [r7, #8]
 8001de0:	4b07      	ldr	r3, [pc, #28]	@ (8001e00 <HAL_PCD_MspInit+0xbc>)
 8001de2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001de4:	4a06      	ldr	r2, [pc, #24]	@ (8001e00 <HAL_PCD_MspInit+0xbc>)
 8001de6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001dea:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dec:	4b04      	ldr	r3, [pc, #16]	@ (8001e00 <HAL_PCD_MspInit+0xbc>)
 8001dee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001df0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001df4:	60bb      	str	r3, [r7, #8]
 8001df6:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001df8:	bf00      	nop
 8001dfa:	3780      	adds	r7, #128	@ 0x80
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	40023800 	.word	0x40023800
 8001e04:	40020000 	.word	0x40020000

08001e08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e0c:	bf00      	nop
 8001e0e:	e7fd      	b.n	8001e0c <NMI_Handler+0x4>

08001e10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e14:	bf00      	nop
 8001e16:	e7fd      	b.n	8001e14 <HardFault_Handler+0x4>

08001e18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e1c:	bf00      	nop
 8001e1e:	e7fd      	b.n	8001e1c <MemManage_Handler+0x4>

08001e20 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e24:	bf00      	nop
 8001e26:	e7fd      	b.n	8001e24 <BusFault_Handler+0x4>

08001e28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e2c:	bf00      	nop
 8001e2e:	e7fd      	b.n	8001e2c <UsageFault_Handler+0x4>

08001e30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e34:	bf00      	nop
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr

08001e3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e3e:	b480      	push	{r7}
 8001e40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e42:	bf00      	nop
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e50:	bf00      	nop
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr

08001e5a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e5a:	b580      	push	{r7, lr}
 8001e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e5e:	f000 f8af 	bl	8001fc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e62:	bf00      	nop
 8001e64:	bd80      	pop	{r7, pc}
	...

08001e68 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001e6c:	4802      	ldr	r0, [pc, #8]	@ (8001e78 <SPI1_IRQHandler+0x10>)
 8001e6e:	f003 ffc5 	bl	8005dfc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001e72:	bf00      	nop
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	2000013c 	.word	0x2000013c

08001e7c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001e80:	4802      	ldr	r0, [pc, #8]	@ (8001e8c <DMA2_Stream0_IRQHandler+0x10>)
 8001e82:	f000 fd8d 	bl	80029a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001e86:	bf00      	nop
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	20000074 	.word	0x20000074

08001e90 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001e94:	4802      	ldr	r0, [pc, #8]	@ (8001ea0 <DMA2_Stream3_IRQHandler+0x10>)
 8001e96:	f000 fd83 	bl	80029a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001e9a:	bf00      	nop
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	200001ec 	.word	0x200001ec

08001ea4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ea8:	4b06      	ldr	r3, [pc, #24]	@ (8001ec4 <SystemInit+0x20>)
 8001eaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001eae:	4a05      	ldr	r2, [pc, #20]	@ (8001ec4 <SystemInit+0x20>)
 8001eb0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001eb4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001eb8:	bf00      	nop
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr
 8001ec2:	bf00      	nop
 8001ec4:	e000ed00 	.word	0xe000ed00

08001ec8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001ec8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f00 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001ecc:	f7ff ffea 	bl	8001ea4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ed0:	480c      	ldr	r0, [pc, #48]	@ (8001f04 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ed2:	490d      	ldr	r1, [pc, #52]	@ (8001f08 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ed4:	4a0d      	ldr	r2, [pc, #52]	@ (8001f0c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ed6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ed8:	e002      	b.n	8001ee0 <LoopCopyDataInit>

08001eda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001eda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001edc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ede:	3304      	adds	r3, #4

08001ee0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ee0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ee2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ee4:	d3f9      	bcc.n	8001eda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ee6:	4a0a      	ldr	r2, [pc, #40]	@ (8001f10 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ee8:	4c0a      	ldr	r4, [pc, #40]	@ (8001f14 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001eea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001eec:	e001      	b.n	8001ef2 <LoopFillZerobss>

08001eee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ef0:	3204      	adds	r2, #4

08001ef2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ef2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ef4:	d3fb      	bcc.n	8001eee <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001ef6:	f005 fce7 	bl	80078c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001efa:	f7fe ffe5 	bl	8000ec8 <main>
  bx  lr    
 8001efe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f00:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f08:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001f0c:	08008aa8 	.word	0x08008aa8
  ldr r2, =_sbss
 8001f10:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001f14:	2000080c 	.word	0x2000080c

08001f18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f18:	e7fe      	b.n	8001f18 <ADC_IRQHandler>
	...

08001f1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f20:	4b0e      	ldr	r3, [pc, #56]	@ (8001f5c <HAL_Init+0x40>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a0d      	ldr	r2, [pc, #52]	@ (8001f5c <HAL_Init+0x40>)
 8001f26:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f2a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f2c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f5c <HAL_Init+0x40>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a0a      	ldr	r2, [pc, #40]	@ (8001f5c <HAL_Init+0x40>)
 8001f32:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f36:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f38:	4b08      	ldr	r3, [pc, #32]	@ (8001f5c <HAL_Init+0x40>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a07      	ldr	r2, [pc, #28]	@ (8001f5c <HAL_Init+0x40>)
 8001f3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f42:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f44:	2003      	movs	r0, #3
 8001f46:	f000 fbc1 	bl	80026cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f4a:	200f      	movs	r0, #15
 8001f4c:	f000 f808 	bl	8001f60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f50:	f7ff fbda 	bl	8001708 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f54:	2300      	movs	r3, #0
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	40023c00 	.word	0x40023c00

08001f60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f68:	4b12      	ldr	r3, [pc, #72]	@ (8001fb4 <HAL_InitTick+0x54>)
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	4b12      	ldr	r3, [pc, #72]	@ (8001fb8 <HAL_InitTick+0x58>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	4619      	mov	r1, r3
 8001f72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f76:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f000 fbd9 	bl	8002736 <HAL_SYSTICK_Config>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e00e      	b.n	8001fac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2b0f      	cmp	r3, #15
 8001f92:	d80a      	bhi.n	8001faa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f94:	2200      	movs	r2, #0
 8001f96:	6879      	ldr	r1, [r7, #4]
 8001f98:	f04f 30ff 	mov.w	r0, #4294967295
 8001f9c:	f000 fba1 	bl	80026e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fa0:	4a06      	ldr	r2, [pc, #24]	@ (8001fbc <HAL_InitTick+0x5c>)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	e000      	b.n	8001fac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3708      	adds	r7, #8
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	20000004 	.word	0x20000004
 8001fb8:	2000000c 	.word	0x2000000c
 8001fbc:	20000008 	.word	0x20000008

08001fc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fc4:	4b06      	ldr	r3, [pc, #24]	@ (8001fe0 <HAL_IncTick+0x20>)
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	461a      	mov	r2, r3
 8001fca:	4b06      	ldr	r3, [pc, #24]	@ (8001fe4 <HAL_IncTick+0x24>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4413      	add	r3, r2
 8001fd0:	4a04      	ldr	r2, [pc, #16]	@ (8001fe4 <HAL_IncTick+0x24>)
 8001fd2:	6013      	str	r3, [r2, #0]
}
 8001fd4:	bf00      	nop
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	2000000c 	.word	0x2000000c
 8001fe4:	20000808 	.word	0x20000808

08001fe8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  return uwTick;
 8001fec:	4b03      	ldr	r3, [pc, #12]	@ (8001ffc <HAL_GetTick+0x14>)
 8001fee:	681b      	ldr	r3, [r3, #0]
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop
 8001ffc:	20000808 	.word	0x20000808

08002000 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002008:	f7ff ffee 	bl	8001fe8 <HAL_GetTick>
 800200c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002018:	d005      	beq.n	8002026 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800201a:	4b0a      	ldr	r3, [pc, #40]	@ (8002044 <HAL_Delay+0x44>)
 800201c:	781b      	ldrb	r3, [r3, #0]
 800201e:	461a      	mov	r2, r3
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	4413      	add	r3, r2
 8002024:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002026:	bf00      	nop
 8002028:	f7ff ffde 	bl	8001fe8 <HAL_GetTick>
 800202c:	4602      	mov	r2, r0
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	1ad3      	subs	r3, r2, r3
 8002032:	68fa      	ldr	r2, [r7, #12]
 8002034:	429a      	cmp	r2, r3
 8002036:	d8f7      	bhi.n	8002028 <HAL_Delay+0x28>
  {
  }
}
 8002038:	bf00      	nop
 800203a:	bf00      	nop
 800203c:	3710      	adds	r7, #16
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	2000000c 	.word	0x2000000c

08002048 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b084      	sub	sp, #16
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002050:	2300      	movs	r3, #0
 8002052:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d101      	bne.n	800205e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	e033      	b.n	80020c6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002062:	2b00      	cmp	r3, #0
 8002064:	d109      	bne.n	800207a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002066:	6878      	ldr	r0, [r7, #4]
 8002068:	f7ff fb76 	bl	8001758 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2200      	movs	r2, #0
 8002070:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2200      	movs	r2, #0
 8002076:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207e:	f003 0310 	and.w	r3, r3, #16
 8002082:	2b00      	cmp	r3, #0
 8002084:	d118      	bne.n	80020b8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800208a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800208e:	f023 0302 	bic.w	r3, r3, #2
 8002092:	f043 0202 	orr.w	r2, r3, #2
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800209a:	6878      	ldr	r0, [r7, #4]
 800209c:	f000 f94a 	bl	8002334 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2200      	movs	r2, #0
 80020a4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020aa:	f023 0303 	bic.w	r3, r3, #3
 80020ae:	f043 0201 	orr.w	r2, r3, #1
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	641a      	str	r2, [r3, #64]	@ 0x40
 80020b6:	e001      	b.n	80020bc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80020b8:	2301      	movs	r3, #1
 80020ba:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2200      	movs	r2, #0
 80020c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80020c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3710      	adds	r7, #16
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
	...

080020d0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b085      	sub	sp, #20
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
 80020d8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80020da:	2300      	movs	r3, #0
 80020dc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d101      	bne.n	80020ec <HAL_ADC_ConfigChannel+0x1c>
 80020e8:	2302      	movs	r3, #2
 80020ea:	e113      	b.n	8002314 <HAL_ADC_ConfigChannel+0x244>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2201      	movs	r2, #1
 80020f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	2b09      	cmp	r3, #9
 80020fa:	d925      	bls.n	8002148 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	68d9      	ldr	r1, [r3, #12]
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	b29b      	uxth	r3, r3
 8002108:	461a      	mov	r2, r3
 800210a:	4613      	mov	r3, r2
 800210c:	005b      	lsls	r3, r3, #1
 800210e:	4413      	add	r3, r2
 8002110:	3b1e      	subs	r3, #30
 8002112:	2207      	movs	r2, #7
 8002114:	fa02 f303 	lsl.w	r3, r2, r3
 8002118:	43da      	mvns	r2, r3
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	400a      	ands	r2, r1
 8002120:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	68d9      	ldr	r1, [r3, #12]
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	689a      	ldr	r2, [r3, #8]
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	b29b      	uxth	r3, r3
 8002132:	4618      	mov	r0, r3
 8002134:	4603      	mov	r3, r0
 8002136:	005b      	lsls	r3, r3, #1
 8002138:	4403      	add	r3, r0
 800213a:	3b1e      	subs	r3, #30
 800213c:	409a      	lsls	r2, r3
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	430a      	orrs	r2, r1
 8002144:	60da      	str	r2, [r3, #12]
 8002146:	e022      	b.n	800218e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	6919      	ldr	r1, [r3, #16]
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	b29b      	uxth	r3, r3
 8002154:	461a      	mov	r2, r3
 8002156:	4613      	mov	r3, r2
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	4413      	add	r3, r2
 800215c:	2207      	movs	r2, #7
 800215e:	fa02 f303 	lsl.w	r3, r2, r3
 8002162:	43da      	mvns	r2, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	400a      	ands	r2, r1
 800216a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	6919      	ldr	r1, [r3, #16]
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	689a      	ldr	r2, [r3, #8]
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	b29b      	uxth	r3, r3
 800217c:	4618      	mov	r0, r3
 800217e:	4603      	mov	r3, r0
 8002180:	005b      	lsls	r3, r3, #1
 8002182:	4403      	add	r3, r0
 8002184:	409a      	lsls	r2, r3
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	430a      	orrs	r2, r1
 800218c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	2b06      	cmp	r3, #6
 8002194:	d824      	bhi.n	80021e0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	685a      	ldr	r2, [r3, #4]
 80021a0:	4613      	mov	r3, r2
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	4413      	add	r3, r2
 80021a6:	3b05      	subs	r3, #5
 80021a8:	221f      	movs	r2, #31
 80021aa:	fa02 f303 	lsl.w	r3, r2, r3
 80021ae:	43da      	mvns	r2, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	400a      	ands	r2, r1
 80021b6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	b29b      	uxth	r3, r3
 80021c4:	4618      	mov	r0, r3
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	685a      	ldr	r2, [r3, #4]
 80021ca:	4613      	mov	r3, r2
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	4413      	add	r3, r2
 80021d0:	3b05      	subs	r3, #5
 80021d2:	fa00 f203 	lsl.w	r2, r0, r3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	430a      	orrs	r2, r1
 80021dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80021de:	e04c      	b.n	800227a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	2b0c      	cmp	r3, #12
 80021e6:	d824      	bhi.n	8002232 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685a      	ldr	r2, [r3, #4]
 80021f2:	4613      	mov	r3, r2
 80021f4:	009b      	lsls	r3, r3, #2
 80021f6:	4413      	add	r3, r2
 80021f8:	3b23      	subs	r3, #35	@ 0x23
 80021fa:	221f      	movs	r2, #31
 80021fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002200:	43da      	mvns	r2, r3
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	400a      	ands	r2, r1
 8002208:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	b29b      	uxth	r3, r3
 8002216:	4618      	mov	r0, r3
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	685a      	ldr	r2, [r3, #4]
 800221c:	4613      	mov	r3, r2
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	4413      	add	r3, r2
 8002222:	3b23      	subs	r3, #35	@ 0x23
 8002224:	fa00 f203 	lsl.w	r2, r0, r3
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	430a      	orrs	r2, r1
 800222e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002230:	e023      	b.n	800227a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	685a      	ldr	r2, [r3, #4]
 800223c:	4613      	mov	r3, r2
 800223e:	009b      	lsls	r3, r3, #2
 8002240:	4413      	add	r3, r2
 8002242:	3b41      	subs	r3, #65	@ 0x41
 8002244:	221f      	movs	r2, #31
 8002246:	fa02 f303 	lsl.w	r3, r2, r3
 800224a:	43da      	mvns	r2, r3
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	400a      	ands	r2, r1
 8002252:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	b29b      	uxth	r3, r3
 8002260:	4618      	mov	r0, r3
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	685a      	ldr	r2, [r3, #4]
 8002266:	4613      	mov	r3, r2
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	4413      	add	r3, r2
 800226c:	3b41      	subs	r3, #65	@ 0x41
 800226e:	fa00 f203 	lsl.w	r2, r0, r3
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	430a      	orrs	r2, r1
 8002278:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800227a:	4b29      	ldr	r3, [pc, #164]	@ (8002320 <HAL_ADC_ConfigChannel+0x250>)
 800227c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a28      	ldr	r2, [pc, #160]	@ (8002324 <HAL_ADC_ConfigChannel+0x254>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d10f      	bne.n	80022a8 <HAL_ADC_ConfigChannel+0x1d8>
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	2b12      	cmp	r3, #18
 800228e:	d10b      	bne.n	80022a8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a1d      	ldr	r2, [pc, #116]	@ (8002324 <HAL_ADC_ConfigChannel+0x254>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d12b      	bne.n	800230a <HAL_ADC_ConfigChannel+0x23a>
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a1c      	ldr	r2, [pc, #112]	@ (8002328 <HAL_ADC_ConfigChannel+0x258>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d003      	beq.n	80022c4 <HAL_ADC_ConfigChannel+0x1f4>
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2b11      	cmp	r3, #17
 80022c2:	d122      	bne.n	800230a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a11      	ldr	r2, [pc, #68]	@ (8002328 <HAL_ADC_ConfigChannel+0x258>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d111      	bne.n	800230a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80022e6:	4b11      	ldr	r3, [pc, #68]	@ (800232c <HAL_ADC_ConfigChannel+0x25c>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a11      	ldr	r2, [pc, #68]	@ (8002330 <HAL_ADC_ConfigChannel+0x260>)
 80022ec:	fba2 2303 	umull	r2, r3, r2, r3
 80022f0:	0c9a      	lsrs	r2, r3, #18
 80022f2:	4613      	mov	r3, r2
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	4413      	add	r3, r2
 80022f8:	005b      	lsls	r3, r3, #1
 80022fa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80022fc:	e002      	b.n	8002304 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	3b01      	subs	r3, #1
 8002302:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d1f9      	bne.n	80022fe <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2200      	movs	r2, #0
 800230e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002312:	2300      	movs	r3, #0
}
 8002314:	4618      	mov	r0, r3
 8002316:	3714      	adds	r7, #20
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr
 8002320:	40012300 	.word	0x40012300
 8002324:	40012000 	.word	0x40012000
 8002328:	10000012 	.word	0x10000012
 800232c:	20000004 	.word	0x20000004
 8002330:	431bde83 	.word	0x431bde83

08002334 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002334:	b480      	push	{r7}
 8002336:	b085      	sub	sp, #20
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800233c:	4b79      	ldr	r3, [pc, #484]	@ (8002524 <ADC_Init+0x1f0>)
 800233e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	685a      	ldr	r2, [r3, #4]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	431a      	orrs	r2, r3
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	685a      	ldr	r2, [r3, #4]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002368:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	6859      	ldr	r1, [r3, #4]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	691b      	ldr	r3, [r3, #16]
 8002374:	021a      	lsls	r2, r3, #8
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	430a      	orrs	r2, r1
 800237c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	685a      	ldr	r2, [r3, #4]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800238c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	6859      	ldr	r1, [r3, #4]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	689a      	ldr	r2, [r3, #8]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	430a      	orrs	r2, r1
 800239e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	689a      	ldr	r2, [r3, #8]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023ae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	6899      	ldr	r1, [r3, #8]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	68da      	ldr	r2, [r3, #12]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	430a      	orrs	r2, r1
 80023c0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023c6:	4a58      	ldr	r2, [pc, #352]	@ (8002528 <ADC_Init+0x1f4>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d022      	beq.n	8002412 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	689a      	ldr	r2, [r3, #8]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80023da:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	6899      	ldr	r1, [r3, #8]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	430a      	orrs	r2, r1
 80023ec:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	689a      	ldr	r2, [r3, #8]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80023fc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	6899      	ldr	r1, [r3, #8]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	430a      	orrs	r2, r1
 800240e:	609a      	str	r2, [r3, #8]
 8002410:	e00f      	b.n	8002432 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	689a      	ldr	r2, [r3, #8]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002420:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	689a      	ldr	r2, [r3, #8]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002430:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	689a      	ldr	r2, [r3, #8]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f022 0202 	bic.w	r2, r2, #2
 8002440:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	6899      	ldr	r1, [r3, #8]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	7e1b      	ldrb	r3, [r3, #24]
 800244c:	005a      	lsls	r2, r3, #1
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	430a      	orrs	r2, r1
 8002454:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	f893 3020 	ldrb.w	r3, [r3, #32]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d01b      	beq.n	8002498 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	685a      	ldr	r2, [r3, #4]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800246e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	685a      	ldr	r2, [r3, #4]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800247e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	6859      	ldr	r1, [r3, #4]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800248a:	3b01      	subs	r3, #1
 800248c:	035a      	lsls	r2, r3, #13
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	430a      	orrs	r2, r1
 8002494:	605a      	str	r2, [r3, #4]
 8002496:	e007      	b.n	80024a8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	685a      	ldr	r2, [r3, #4]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80024a6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80024b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	69db      	ldr	r3, [r3, #28]
 80024c2:	3b01      	subs	r3, #1
 80024c4:	051a      	lsls	r2, r3, #20
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	430a      	orrs	r2, r1
 80024cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	689a      	ldr	r2, [r3, #8]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80024dc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	6899      	ldr	r1, [r3, #8]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80024ea:	025a      	lsls	r2, r3, #9
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	430a      	orrs	r2, r1
 80024f2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	689a      	ldr	r2, [r3, #8]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002502:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	6899      	ldr	r1, [r3, #8]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	695b      	ldr	r3, [r3, #20]
 800250e:	029a      	lsls	r2, r3, #10
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	430a      	orrs	r2, r1
 8002516:	609a      	str	r2, [r3, #8]
}
 8002518:	bf00      	nop
 800251a:	3714      	adds	r7, #20
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr
 8002524:	40012300 	.word	0x40012300
 8002528:	0f000001 	.word	0x0f000001

0800252c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800252c:	b480      	push	{r7}
 800252e:	b085      	sub	sp, #20
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	f003 0307 	and.w	r3, r3, #7
 800253a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800253c:	4b0c      	ldr	r3, [pc, #48]	@ (8002570 <__NVIC_SetPriorityGrouping+0x44>)
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002542:	68ba      	ldr	r2, [r7, #8]
 8002544:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002548:	4013      	ands	r3, r2
 800254a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002554:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002558:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800255c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800255e:	4a04      	ldr	r2, [pc, #16]	@ (8002570 <__NVIC_SetPriorityGrouping+0x44>)
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	60d3      	str	r3, [r2, #12]
}
 8002564:	bf00      	nop
 8002566:	3714      	adds	r7, #20
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr
 8002570:	e000ed00 	.word	0xe000ed00

08002574 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002574:	b480      	push	{r7}
 8002576:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002578:	4b04      	ldr	r3, [pc, #16]	@ (800258c <__NVIC_GetPriorityGrouping+0x18>)
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	0a1b      	lsrs	r3, r3, #8
 800257e:	f003 0307 	and.w	r3, r3, #7
}
 8002582:	4618      	mov	r0, r3
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr
 800258c:	e000ed00 	.word	0xe000ed00

08002590 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	4603      	mov	r3, r0
 8002598:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800259a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	db0b      	blt.n	80025ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025a2:	79fb      	ldrb	r3, [r7, #7]
 80025a4:	f003 021f 	and.w	r2, r3, #31
 80025a8:	4907      	ldr	r1, [pc, #28]	@ (80025c8 <__NVIC_EnableIRQ+0x38>)
 80025aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ae:	095b      	lsrs	r3, r3, #5
 80025b0:	2001      	movs	r0, #1
 80025b2:	fa00 f202 	lsl.w	r2, r0, r2
 80025b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80025ba:	bf00      	nop
 80025bc:	370c      	adds	r7, #12
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	e000e100 	.word	0xe000e100

080025cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	4603      	mov	r3, r0
 80025d4:	6039      	str	r1, [r7, #0]
 80025d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	db0a      	blt.n	80025f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	b2da      	uxtb	r2, r3
 80025e4:	490c      	ldr	r1, [pc, #48]	@ (8002618 <__NVIC_SetPriority+0x4c>)
 80025e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ea:	0112      	lsls	r2, r2, #4
 80025ec:	b2d2      	uxtb	r2, r2
 80025ee:	440b      	add	r3, r1
 80025f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025f4:	e00a      	b.n	800260c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	b2da      	uxtb	r2, r3
 80025fa:	4908      	ldr	r1, [pc, #32]	@ (800261c <__NVIC_SetPriority+0x50>)
 80025fc:	79fb      	ldrb	r3, [r7, #7]
 80025fe:	f003 030f 	and.w	r3, r3, #15
 8002602:	3b04      	subs	r3, #4
 8002604:	0112      	lsls	r2, r2, #4
 8002606:	b2d2      	uxtb	r2, r2
 8002608:	440b      	add	r3, r1
 800260a:	761a      	strb	r2, [r3, #24]
}
 800260c:	bf00      	nop
 800260e:	370c      	adds	r7, #12
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr
 8002618:	e000e100 	.word	0xe000e100
 800261c:	e000ed00 	.word	0xe000ed00

08002620 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002620:	b480      	push	{r7}
 8002622:	b089      	sub	sp, #36	@ 0x24
 8002624:	af00      	add	r7, sp, #0
 8002626:	60f8      	str	r0, [r7, #12]
 8002628:	60b9      	str	r1, [r7, #8]
 800262a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f003 0307 	and.w	r3, r3, #7
 8002632:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002634:	69fb      	ldr	r3, [r7, #28]
 8002636:	f1c3 0307 	rsb	r3, r3, #7
 800263a:	2b04      	cmp	r3, #4
 800263c:	bf28      	it	cs
 800263e:	2304      	movcs	r3, #4
 8002640:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002642:	69fb      	ldr	r3, [r7, #28]
 8002644:	3304      	adds	r3, #4
 8002646:	2b06      	cmp	r3, #6
 8002648:	d902      	bls.n	8002650 <NVIC_EncodePriority+0x30>
 800264a:	69fb      	ldr	r3, [r7, #28]
 800264c:	3b03      	subs	r3, #3
 800264e:	e000      	b.n	8002652 <NVIC_EncodePriority+0x32>
 8002650:	2300      	movs	r3, #0
 8002652:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002654:	f04f 32ff 	mov.w	r2, #4294967295
 8002658:	69bb      	ldr	r3, [r7, #24]
 800265a:	fa02 f303 	lsl.w	r3, r2, r3
 800265e:	43da      	mvns	r2, r3
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	401a      	ands	r2, r3
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002668:	f04f 31ff 	mov.w	r1, #4294967295
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	fa01 f303 	lsl.w	r3, r1, r3
 8002672:	43d9      	mvns	r1, r3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002678:	4313      	orrs	r3, r2
         );
}
 800267a:	4618      	mov	r0, r3
 800267c:	3724      	adds	r7, #36	@ 0x24
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr
	...

08002688 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	3b01      	subs	r3, #1
 8002694:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002698:	d301      	bcc.n	800269e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800269a:	2301      	movs	r3, #1
 800269c:	e00f      	b.n	80026be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800269e:	4a0a      	ldr	r2, [pc, #40]	@ (80026c8 <SysTick_Config+0x40>)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	3b01      	subs	r3, #1
 80026a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026a6:	210f      	movs	r1, #15
 80026a8:	f04f 30ff 	mov.w	r0, #4294967295
 80026ac:	f7ff ff8e 	bl	80025cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026b0:	4b05      	ldr	r3, [pc, #20]	@ (80026c8 <SysTick_Config+0x40>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026b6:	4b04      	ldr	r3, [pc, #16]	@ (80026c8 <SysTick_Config+0x40>)
 80026b8:	2207      	movs	r2, #7
 80026ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026bc:	2300      	movs	r3, #0
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3708      	adds	r7, #8
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	e000e010 	.word	0xe000e010

080026cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b082      	sub	sp, #8
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026d4:	6878      	ldr	r0, [r7, #4]
 80026d6:	f7ff ff29 	bl	800252c <__NVIC_SetPriorityGrouping>
}
 80026da:	bf00      	nop
 80026dc:	3708      	adds	r7, #8
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}

080026e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026e2:	b580      	push	{r7, lr}
 80026e4:	b086      	sub	sp, #24
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	4603      	mov	r3, r0
 80026ea:	60b9      	str	r1, [r7, #8]
 80026ec:	607a      	str	r2, [r7, #4]
 80026ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026f0:	2300      	movs	r3, #0
 80026f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026f4:	f7ff ff3e 	bl	8002574 <__NVIC_GetPriorityGrouping>
 80026f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026fa:	687a      	ldr	r2, [r7, #4]
 80026fc:	68b9      	ldr	r1, [r7, #8]
 80026fe:	6978      	ldr	r0, [r7, #20]
 8002700:	f7ff ff8e 	bl	8002620 <NVIC_EncodePriority>
 8002704:	4602      	mov	r2, r0
 8002706:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800270a:	4611      	mov	r1, r2
 800270c:	4618      	mov	r0, r3
 800270e:	f7ff ff5d 	bl	80025cc <__NVIC_SetPriority>
}
 8002712:	bf00      	nop
 8002714:	3718      	adds	r7, #24
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}

0800271a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800271a:	b580      	push	{r7, lr}
 800271c:	b082      	sub	sp, #8
 800271e:	af00      	add	r7, sp, #0
 8002720:	4603      	mov	r3, r0
 8002722:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002724:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002728:	4618      	mov	r0, r3
 800272a:	f7ff ff31 	bl	8002590 <__NVIC_EnableIRQ>
}
 800272e:	bf00      	nop
 8002730:	3708      	adds	r7, #8
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}

08002736 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002736:	b580      	push	{r7, lr}
 8002738:	b082      	sub	sp, #8
 800273a:	af00      	add	r7, sp, #0
 800273c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	f7ff ffa2 	bl	8002688 <SysTick_Config>
 8002744:	4603      	mov	r3, r0
}
 8002746:	4618      	mov	r0, r3
 8002748:	3708      	adds	r7, #8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
	...

08002750 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b086      	sub	sp, #24
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002758:	2300      	movs	r3, #0
 800275a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800275c:	f7ff fc44 	bl	8001fe8 <HAL_GetTick>
 8002760:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d101      	bne.n	800276c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	e099      	b.n	80028a0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2202      	movs	r2, #2
 8002770:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2200      	movs	r2, #0
 8002778:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f022 0201 	bic.w	r2, r2, #1
 800278a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800278c:	e00f      	b.n	80027ae <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800278e:	f7ff fc2b 	bl	8001fe8 <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	2b05      	cmp	r3, #5
 800279a:	d908      	bls.n	80027ae <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2220      	movs	r2, #32
 80027a0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2203      	movs	r2, #3
 80027a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80027aa:	2303      	movs	r3, #3
 80027ac:	e078      	b.n	80028a0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 0301 	and.w	r3, r3, #1
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d1e8      	bne.n	800278e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80027c4:	697a      	ldr	r2, [r7, #20]
 80027c6:	4b38      	ldr	r3, [pc, #224]	@ (80028a8 <HAL_DMA_Init+0x158>)
 80027c8:	4013      	ands	r3, r2
 80027ca:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	685a      	ldr	r2, [r3, #4]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027da:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	691b      	ldr	r3, [r3, #16]
 80027e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	699b      	ldr	r3, [r3, #24]
 80027ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6a1b      	ldr	r3, [r3, #32]
 80027f8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027fa:	697a      	ldr	r2, [r7, #20]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002804:	2b04      	cmp	r3, #4
 8002806:	d107      	bne.n	8002818 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002810:	4313      	orrs	r3, r2
 8002812:	697a      	ldr	r2, [r7, #20]
 8002814:	4313      	orrs	r3, r2
 8002816:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	697a      	ldr	r2, [r7, #20]
 800281e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	695b      	ldr	r3, [r3, #20]
 8002826:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	f023 0307 	bic.w	r3, r3, #7
 800282e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002834:	697a      	ldr	r2, [r7, #20]
 8002836:	4313      	orrs	r3, r2
 8002838:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800283e:	2b04      	cmp	r3, #4
 8002840:	d117      	bne.n	8002872 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002846:	697a      	ldr	r2, [r7, #20]
 8002848:	4313      	orrs	r3, r2
 800284a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002850:	2b00      	cmp	r3, #0
 8002852:	d00e      	beq.n	8002872 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002854:	6878      	ldr	r0, [r7, #4]
 8002856:	f000 fa91 	bl	8002d7c <DMA_CheckFifoParam>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d008      	beq.n	8002872 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2240      	movs	r2, #64	@ 0x40
 8002864:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2201      	movs	r2, #1
 800286a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800286e:	2301      	movs	r3, #1
 8002870:	e016      	b.n	80028a0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	697a      	ldr	r2, [r7, #20]
 8002878:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f000 fa48 	bl	8002d10 <DMA_CalcBaseAndBitshift>
 8002880:	4603      	mov	r3, r0
 8002882:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002888:	223f      	movs	r2, #63	@ 0x3f
 800288a:	409a      	lsls	r2, r3
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2200      	movs	r2, #0
 8002894:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2201      	movs	r2, #1
 800289a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800289e:	2300      	movs	r3, #0
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	3718      	adds	r7, #24
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	f010803f 	.word	0xf010803f

080028ac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b086      	sub	sp, #24
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	60f8      	str	r0, [r7, #12]
 80028b4:	60b9      	str	r1, [r7, #8]
 80028b6:	607a      	str	r2, [r7, #4]
 80028b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028ba:	2300      	movs	r3, #0
 80028bc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028c2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d101      	bne.n	80028d2 <HAL_DMA_Start_IT+0x26>
 80028ce:	2302      	movs	r3, #2
 80028d0:	e040      	b.n	8002954 <HAL_DMA_Start_IT+0xa8>
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2201      	movs	r2, #1
 80028d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d12f      	bne.n	8002946 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2202      	movs	r2, #2
 80028ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2200      	movs	r2, #0
 80028f2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	687a      	ldr	r2, [r7, #4]
 80028f8:	68b9      	ldr	r1, [r7, #8]
 80028fa:	68f8      	ldr	r0, [r7, #12]
 80028fc:	f000 f9da 	bl	8002cb4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002904:	223f      	movs	r2, #63	@ 0x3f
 8002906:	409a      	lsls	r2, r3
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f042 0216 	orr.w	r2, r2, #22
 800291a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002920:	2b00      	cmp	r3, #0
 8002922:	d007      	beq.n	8002934 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f042 0208 	orr.w	r2, r2, #8
 8002932:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f042 0201 	orr.w	r2, r2, #1
 8002942:	601a      	str	r2, [r3, #0]
 8002944:	e005      	b.n	8002952 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	2200      	movs	r2, #0
 800294a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800294e:	2302      	movs	r3, #2
 8002950:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002952:	7dfb      	ldrb	r3, [r7, #23]
}
 8002954:	4618      	mov	r0, r3
 8002956:	3718      	adds	r7, #24
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}

0800295c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800296a:	b2db      	uxtb	r3, r3
 800296c:	2b02      	cmp	r3, #2
 800296e:	d004      	beq.n	800297a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2280      	movs	r2, #128	@ 0x80
 8002974:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e00c      	b.n	8002994 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2205      	movs	r2, #5
 800297e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f022 0201 	bic.w	r2, r2, #1
 8002990:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002992:	2300      	movs	r3, #0
}
 8002994:	4618      	mov	r0, r3
 8002996:	370c      	adds	r7, #12
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr

080029a0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b086      	sub	sp, #24
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80029a8:	2300      	movs	r3, #0
 80029aa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80029ac:	4b8e      	ldr	r3, [pc, #568]	@ (8002be8 <HAL_DMA_IRQHandler+0x248>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a8e      	ldr	r2, [pc, #568]	@ (8002bec <HAL_DMA_IRQHandler+0x24c>)
 80029b2:	fba2 2303 	umull	r2, r3, r2, r3
 80029b6:	0a9b      	lsrs	r3, r3, #10
 80029b8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029be:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029ca:	2208      	movs	r2, #8
 80029cc:	409a      	lsls	r2, r3
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	4013      	ands	r3, r2
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d01a      	beq.n	8002a0c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f003 0304 	and.w	r3, r3, #4
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d013      	beq.n	8002a0c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f022 0204 	bic.w	r2, r2, #4
 80029f2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029f8:	2208      	movs	r2, #8
 80029fa:	409a      	lsls	r2, r3
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a04:	f043 0201 	orr.w	r2, r3, #1
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a10:	2201      	movs	r2, #1
 8002a12:	409a      	lsls	r2, r3
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	4013      	ands	r3, r2
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d012      	beq.n	8002a42 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	695b      	ldr	r3, [r3, #20]
 8002a22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d00b      	beq.n	8002a42 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a2e:	2201      	movs	r2, #1
 8002a30:	409a      	lsls	r2, r3
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a3a:	f043 0202 	orr.w	r2, r3, #2
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a46:	2204      	movs	r2, #4
 8002a48:	409a      	lsls	r2, r3
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d012      	beq.n	8002a78 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 0302 	and.w	r3, r3, #2
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d00b      	beq.n	8002a78 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a64:	2204      	movs	r2, #4
 8002a66:	409a      	lsls	r2, r3
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a70:	f043 0204 	orr.w	r2, r3, #4
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a7c:	2210      	movs	r2, #16
 8002a7e:	409a      	lsls	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	4013      	ands	r3, r2
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d043      	beq.n	8002b10 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0308 	and.w	r3, r3, #8
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d03c      	beq.n	8002b10 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a9a:	2210      	movs	r2, #16
 8002a9c:	409a      	lsls	r2, r3
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d018      	beq.n	8002ae2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d108      	bne.n	8002ad0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d024      	beq.n	8002b10 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	4798      	blx	r3
 8002ace:	e01f      	b.n	8002b10 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d01b      	beq.n	8002b10 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	4798      	blx	r3
 8002ae0:	e016      	b.n	8002b10 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d107      	bne.n	8002b00 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f022 0208 	bic.w	r2, r2, #8
 8002afe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d003      	beq.n	8002b10 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b0c:	6878      	ldr	r0, [r7, #4]
 8002b0e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b14:	2220      	movs	r2, #32
 8002b16:	409a      	lsls	r2, r3
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	f000 808f 	beq.w	8002c40 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0310 	and.w	r3, r3, #16
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	f000 8087 	beq.w	8002c40 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b36:	2220      	movs	r2, #32
 8002b38:	409a      	lsls	r2, r3
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	2b05      	cmp	r3, #5
 8002b48:	d136      	bne.n	8002bb8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f022 0216 	bic.w	r2, r2, #22
 8002b58:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	695a      	ldr	r2, [r3, #20]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002b68:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d103      	bne.n	8002b7a <HAL_DMA_IRQHandler+0x1da>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d007      	beq.n	8002b8a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f022 0208 	bic.w	r2, r2, #8
 8002b88:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b8e:	223f      	movs	r2, #63	@ 0x3f
 8002b90:	409a      	lsls	r2, r3
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2201      	movs	r2, #1
 8002b9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d07e      	beq.n	8002cac <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	4798      	blx	r3
        }
        return;
 8002bb6:	e079      	b.n	8002cac <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d01d      	beq.n	8002c02 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d10d      	bne.n	8002bf0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d031      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	4798      	blx	r3
 8002be4:	e02c      	b.n	8002c40 <HAL_DMA_IRQHandler+0x2a0>
 8002be6:	bf00      	nop
 8002be8:	20000004 	.word	0x20000004
 8002bec:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d023      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bfc:	6878      	ldr	r0, [r7, #4]
 8002bfe:	4798      	blx	r3
 8002c00:	e01e      	b.n	8002c40 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d10f      	bne.n	8002c30 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f022 0210 	bic.w	r2, r2, #16
 8002c1e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2201      	movs	r2, #1
 8002c24:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d003      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d032      	beq.n	8002cae <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c4c:	f003 0301 	and.w	r3, r3, #1
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d022      	beq.n	8002c9a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2205      	movs	r2, #5
 8002c58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f022 0201 	bic.w	r2, r2, #1
 8002c6a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	3301      	adds	r3, #1
 8002c70:	60bb      	str	r3, [r7, #8]
 8002c72:	697a      	ldr	r2, [r7, #20]
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d307      	bcc.n	8002c88 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0301 	and.w	r3, r3, #1
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d1f2      	bne.n	8002c6c <HAL_DMA_IRQHandler+0x2cc>
 8002c86:	e000      	b.n	8002c8a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002c88:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d005      	beq.n	8002cae <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	4798      	blx	r3
 8002caa:	e000      	b.n	8002cae <HAL_DMA_IRQHandler+0x30e>
        return;
 8002cac:	bf00      	nop
    }
  }
}
 8002cae:	3718      	adds	r7, #24
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b085      	sub	sp, #20
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	60f8      	str	r0, [r7, #12]
 8002cbc:	60b9      	str	r1, [r7, #8]
 8002cbe:	607a      	str	r2, [r7, #4]
 8002cc0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002cd0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	683a      	ldr	r2, [r7, #0]
 8002cd8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	2b40      	cmp	r3, #64	@ 0x40
 8002ce0:	d108      	bne.n	8002cf4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	687a      	ldr	r2, [r7, #4]
 8002ce8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	68ba      	ldr	r2, [r7, #8]
 8002cf0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002cf2:	e007      	b.n	8002d04 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	68ba      	ldr	r2, [r7, #8]
 8002cfa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	687a      	ldr	r2, [r7, #4]
 8002d02:	60da      	str	r2, [r3, #12]
}
 8002d04:	bf00      	nop
 8002d06:	3714      	adds	r7, #20
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0e:	4770      	bx	lr

08002d10 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b085      	sub	sp, #20
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	3b10      	subs	r3, #16
 8002d20:	4a14      	ldr	r2, [pc, #80]	@ (8002d74 <DMA_CalcBaseAndBitshift+0x64>)
 8002d22:	fba2 2303 	umull	r2, r3, r2, r3
 8002d26:	091b      	lsrs	r3, r3, #4
 8002d28:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002d2a:	4a13      	ldr	r2, [pc, #76]	@ (8002d78 <DMA_CalcBaseAndBitshift+0x68>)
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	4413      	add	r3, r2
 8002d30:	781b      	ldrb	r3, [r3, #0]
 8002d32:	461a      	mov	r2, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2b03      	cmp	r3, #3
 8002d3c:	d909      	bls.n	8002d52 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002d46:	f023 0303 	bic.w	r3, r3, #3
 8002d4a:	1d1a      	adds	r2, r3, #4
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002d50:	e007      	b.n	8002d62 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002d5a:	f023 0303 	bic.w	r3, r3, #3
 8002d5e:	687a      	ldr	r2, [r7, #4]
 8002d60:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	3714      	adds	r7, #20
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr
 8002d72:	bf00      	nop
 8002d74:	aaaaaaab 	.word	0xaaaaaaab
 8002d78:	08008a90 	.word	0x08008a90

08002d7c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b085      	sub	sp, #20
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d84:	2300      	movs	r3, #0
 8002d86:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d8c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	699b      	ldr	r3, [r3, #24]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d11f      	bne.n	8002dd6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	2b03      	cmp	r3, #3
 8002d9a:	d856      	bhi.n	8002e4a <DMA_CheckFifoParam+0xce>
 8002d9c:	a201      	add	r2, pc, #4	@ (adr r2, 8002da4 <DMA_CheckFifoParam+0x28>)
 8002d9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002da2:	bf00      	nop
 8002da4:	08002db5 	.word	0x08002db5
 8002da8:	08002dc7 	.word	0x08002dc7
 8002dac:	08002db5 	.word	0x08002db5
 8002db0:	08002e4b 	.word	0x08002e4b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002db8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d046      	beq.n	8002e4e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002dc4:	e043      	b.n	8002e4e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dca:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002dce:	d140      	bne.n	8002e52 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002dd4:	e03d      	b.n	8002e52 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	699b      	ldr	r3, [r3, #24]
 8002dda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002dde:	d121      	bne.n	8002e24 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	2b03      	cmp	r3, #3
 8002de4:	d837      	bhi.n	8002e56 <DMA_CheckFifoParam+0xda>
 8002de6:	a201      	add	r2, pc, #4	@ (adr r2, 8002dec <DMA_CheckFifoParam+0x70>)
 8002de8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dec:	08002dfd 	.word	0x08002dfd
 8002df0:	08002e03 	.word	0x08002e03
 8002df4:	08002dfd 	.word	0x08002dfd
 8002df8:	08002e15 	.word	0x08002e15
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	73fb      	strb	r3, [r7, #15]
      break;
 8002e00:	e030      	b.n	8002e64 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e06:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d025      	beq.n	8002e5a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e12:	e022      	b.n	8002e5a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e18:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002e1c:	d11f      	bne.n	8002e5e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002e22:	e01c      	b.n	8002e5e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d903      	bls.n	8002e32 <DMA_CheckFifoParam+0xb6>
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	2b03      	cmp	r3, #3
 8002e2e:	d003      	beq.n	8002e38 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002e30:	e018      	b.n	8002e64 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	73fb      	strb	r3, [r7, #15]
      break;
 8002e36:	e015      	b.n	8002e64 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e3c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d00e      	beq.n	8002e62 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002e44:	2301      	movs	r3, #1
 8002e46:	73fb      	strb	r3, [r7, #15]
      break;
 8002e48:	e00b      	b.n	8002e62 <DMA_CheckFifoParam+0xe6>
      break;
 8002e4a:	bf00      	nop
 8002e4c:	e00a      	b.n	8002e64 <DMA_CheckFifoParam+0xe8>
      break;
 8002e4e:	bf00      	nop
 8002e50:	e008      	b.n	8002e64 <DMA_CheckFifoParam+0xe8>
      break;
 8002e52:	bf00      	nop
 8002e54:	e006      	b.n	8002e64 <DMA_CheckFifoParam+0xe8>
      break;
 8002e56:	bf00      	nop
 8002e58:	e004      	b.n	8002e64 <DMA_CheckFifoParam+0xe8>
      break;
 8002e5a:	bf00      	nop
 8002e5c:	e002      	b.n	8002e64 <DMA_CheckFifoParam+0xe8>
      break;   
 8002e5e:	bf00      	nop
 8002e60:	e000      	b.n	8002e64 <DMA_CheckFifoParam+0xe8>
      break;
 8002e62:	bf00      	nop
    }
  } 
  
  return status; 
 8002e64:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	3714      	adds	r7, #20
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e70:	4770      	bx	lr
 8002e72:	bf00      	nop

08002e74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b089      	sub	sp, #36	@ 0x24
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e82:	2300      	movs	r3, #0
 8002e84:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e86:	2300      	movs	r3, #0
 8002e88:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	61fb      	str	r3, [r7, #28]
 8002e8e:	e165      	b.n	800315c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e90:	2201      	movs	r2, #1
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	fa02 f303 	lsl.w	r3, r2, r3
 8002e98:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	697a      	ldr	r2, [r7, #20]
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ea4:	693a      	ldr	r2, [r7, #16]
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	f040 8154 	bne.w	8003156 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f003 0303 	and.w	r3, r3, #3
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d005      	beq.n	8002ec6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ec2:	2b02      	cmp	r3, #2
 8002ec4:	d130      	bne.n	8002f28 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ecc:	69fb      	ldr	r3, [r7, #28]
 8002ece:	005b      	lsls	r3, r3, #1
 8002ed0:	2203      	movs	r2, #3
 8002ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed6:	43db      	mvns	r3, r3
 8002ed8:	69ba      	ldr	r2, [r7, #24]
 8002eda:	4013      	ands	r3, r2
 8002edc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	68da      	ldr	r2, [r3, #12]
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	005b      	lsls	r3, r3, #1
 8002ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eea:	69ba      	ldr	r2, [r7, #24]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	69ba      	ldr	r2, [r7, #24]
 8002ef4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002efc:	2201      	movs	r2, #1
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	fa02 f303 	lsl.w	r3, r2, r3
 8002f04:	43db      	mvns	r3, r3
 8002f06:	69ba      	ldr	r2, [r7, #24]
 8002f08:	4013      	ands	r3, r2
 8002f0a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	091b      	lsrs	r3, r3, #4
 8002f12:	f003 0201 	and.w	r2, r3, #1
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1c:	69ba      	ldr	r2, [r7, #24]
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	69ba      	ldr	r2, [r7, #24]
 8002f26:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	f003 0303 	and.w	r3, r3, #3
 8002f30:	2b03      	cmp	r3, #3
 8002f32:	d017      	beq.n	8002f64 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	68db      	ldr	r3, [r3, #12]
 8002f38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	005b      	lsls	r3, r3, #1
 8002f3e:	2203      	movs	r2, #3
 8002f40:	fa02 f303 	lsl.w	r3, r2, r3
 8002f44:	43db      	mvns	r3, r3
 8002f46:	69ba      	ldr	r2, [r7, #24]
 8002f48:	4013      	ands	r3, r2
 8002f4a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	689a      	ldr	r2, [r3, #8]
 8002f50:	69fb      	ldr	r3, [r7, #28]
 8002f52:	005b      	lsls	r3, r3, #1
 8002f54:	fa02 f303 	lsl.w	r3, r2, r3
 8002f58:	69ba      	ldr	r2, [r7, #24]
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	69ba      	ldr	r2, [r7, #24]
 8002f62:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	f003 0303 	and.w	r3, r3, #3
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d123      	bne.n	8002fb8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	08da      	lsrs	r2, r3, #3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	3208      	adds	r2, #8
 8002f78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f7e:	69fb      	ldr	r3, [r7, #28]
 8002f80:	f003 0307 	and.w	r3, r3, #7
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	220f      	movs	r2, #15
 8002f88:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8c:	43db      	mvns	r3, r3
 8002f8e:	69ba      	ldr	r2, [r7, #24]
 8002f90:	4013      	ands	r3, r2
 8002f92:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	691a      	ldr	r2, [r3, #16]
 8002f98:	69fb      	ldr	r3, [r7, #28]
 8002f9a:	f003 0307 	and.w	r3, r3, #7
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa4:	69ba      	ldr	r2, [r7, #24]
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002faa:	69fb      	ldr	r3, [r7, #28]
 8002fac:	08da      	lsrs	r2, r3, #3
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	3208      	adds	r2, #8
 8002fb2:	69b9      	ldr	r1, [r7, #24]
 8002fb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002fbe:	69fb      	ldr	r3, [r7, #28]
 8002fc0:	005b      	lsls	r3, r3, #1
 8002fc2:	2203      	movs	r2, #3
 8002fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc8:	43db      	mvns	r3, r3
 8002fca:	69ba      	ldr	r2, [r7, #24]
 8002fcc:	4013      	ands	r3, r2
 8002fce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	f003 0203 	and.w	r2, r3, #3
 8002fd8:	69fb      	ldr	r3, [r7, #28]
 8002fda:	005b      	lsls	r3, r3, #1
 8002fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe0:	69ba      	ldr	r2, [r7, #24]
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	69ba      	ldr	r2, [r7, #24]
 8002fea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	f000 80ae 	beq.w	8003156 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	60fb      	str	r3, [r7, #12]
 8002ffe:	4b5d      	ldr	r3, [pc, #372]	@ (8003174 <HAL_GPIO_Init+0x300>)
 8003000:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003002:	4a5c      	ldr	r2, [pc, #368]	@ (8003174 <HAL_GPIO_Init+0x300>)
 8003004:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003008:	6453      	str	r3, [r2, #68]	@ 0x44
 800300a:	4b5a      	ldr	r3, [pc, #360]	@ (8003174 <HAL_GPIO_Init+0x300>)
 800300c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800300e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003012:	60fb      	str	r3, [r7, #12]
 8003014:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003016:	4a58      	ldr	r2, [pc, #352]	@ (8003178 <HAL_GPIO_Init+0x304>)
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	089b      	lsrs	r3, r3, #2
 800301c:	3302      	adds	r3, #2
 800301e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003022:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003024:	69fb      	ldr	r3, [r7, #28]
 8003026:	f003 0303 	and.w	r3, r3, #3
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	220f      	movs	r2, #15
 800302e:	fa02 f303 	lsl.w	r3, r2, r3
 8003032:	43db      	mvns	r3, r3
 8003034:	69ba      	ldr	r2, [r7, #24]
 8003036:	4013      	ands	r3, r2
 8003038:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	4a4f      	ldr	r2, [pc, #316]	@ (800317c <HAL_GPIO_Init+0x308>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d025      	beq.n	800308e <HAL_GPIO_Init+0x21a>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	4a4e      	ldr	r2, [pc, #312]	@ (8003180 <HAL_GPIO_Init+0x30c>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d01f      	beq.n	800308a <HAL_GPIO_Init+0x216>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4a4d      	ldr	r2, [pc, #308]	@ (8003184 <HAL_GPIO_Init+0x310>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d019      	beq.n	8003086 <HAL_GPIO_Init+0x212>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	4a4c      	ldr	r2, [pc, #304]	@ (8003188 <HAL_GPIO_Init+0x314>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d013      	beq.n	8003082 <HAL_GPIO_Init+0x20e>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	4a4b      	ldr	r2, [pc, #300]	@ (800318c <HAL_GPIO_Init+0x318>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d00d      	beq.n	800307e <HAL_GPIO_Init+0x20a>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4a4a      	ldr	r2, [pc, #296]	@ (8003190 <HAL_GPIO_Init+0x31c>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d007      	beq.n	800307a <HAL_GPIO_Init+0x206>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a49      	ldr	r2, [pc, #292]	@ (8003194 <HAL_GPIO_Init+0x320>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d101      	bne.n	8003076 <HAL_GPIO_Init+0x202>
 8003072:	2306      	movs	r3, #6
 8003074:	e00c      	b.n	8003090 <HAL_GPIO_Init+0x21c>
 8003076:	2307      	movs	r3, #7
 8003078:	e00a      	b.n	8003090 <HAL_GPIO_Init+0x21c>
 800307a:	2305      	movs	r3, #5
 800307c:	e008      	b.n	8003090 <HAL_GPIO_Init+0x21c>
 800307e:	2304      	movs	r3, #4
 8003080:	e006      	b.n	8003090 <HAL_GPIO_Init+0x21c>
 8003082:	2303      	movs	r3, #3
 8003084:	e004      	b.n	8003090 <HAL_GPIO_Init+0x21c>
 8003086:	2302      	movs	r3, #2
 8003088:	e002      	b.n	8003090 <HAL_GPIO_Init+0x21c>
 800308a:	2301      	movs	r3, #1
 800308c:	e000      	b.n	8003090 <HAL_GPIO_Init+0x21c>
 800308e:	2300      	movs	r3, #0
 8003090:	69fa      	ldr	r2, [r7, #28]
 8003092:	f002 0203 	and.w	r2, r2, #3
 8003096:	0092      	lsls	r2, r2, #2
 8003098:	4093      	lsls	r3, r2
 800309a:	69ba      	ldr	r2, [r7, #24]
 800309c:	4313      	orrs	r3, r2
 800309e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030a0:	4935      	ldr	r1, [pc, #212]	@ (8003178 <HAL_GPIO_Init+0x304>)
 80030a2:	69fb      	ldr	r3, [r7, #28]
 80030a4:	089b      	lsrs	r3, r3, #2
 80030a6:	3302      	adds	r3, #2
 80030a8:	69ba      	ldr	r2, [r7, #24]
 80030aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030ae:	4b3a      	ldr	r3, [pc, #232]	@ (8003198 <HAL_GPIO_Init+0x324>)
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030b4:	693b      	ldr	r3, [r7, #16]
 80030b6:	43db      	mvns	r3, r3
 80030b8:	69ba      	ldr	r2, [r7, #24]
 80030ba:	4013      	ands	r3, r2
 80030bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d003      	beq.n	80030d2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80030ca:	69ba      	ldr	r2, [r7, #24]
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	4313      	orrs	r3, r2
 80030d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030d2:	4a31      	ldr	r2, [pc, #196]	@ (8003198 <HAL_GPIO_Init+0x324>)
 80030d4:	69bb      	ldr	r3, [r7, #24]
 80030d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030d8:	4b2f      	ldr	r3, [pc, #188]	@ (8003198 <HAL_GPIO_Init+0x324>)
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	43db      	mvns	r3, r3
 80030e2:	69ba      	ldr	r2, [r7, #24]
 80030e4:	4013      	ands	r3, r2
 80030e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d003      	beq.n	80030fc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80030f4:	69ba      	ldr	r2, [r7, #24]
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	4313      	orrs	r3, r2
 80030fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030fc:	4a26      	ldr	r2, [pc, #152]	@ (8003198 <HAL_GPIO_Init+0x324>)
 80030fe:	69bb      	ldr	r3, [r7, #24]
 8003100:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003102:	4b25      	ldr	r3, [pc, #148]	@ (8003198 <HAL_GPIO_Init+0x324>)
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	43db      	mvns	r3, r3
 800310c:	69ba      	ldr	r2, [r7, #24]
 800310e:	4013      	ands	r3, r2
 8003110:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800311a:	2b00      	cmp	r3, #0
 800311c:	d003      	beq.n	8003126 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800311e:	69ba      	ldr	r2, [r7, #24]
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	4313      	orrs	r3, r2
 8003124:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003126:	4a1c      	ldr	r2, [pc, #112]	@ (8003198 <HAL_GPIO_Init+0x324>)
 8003128:	69bb      	ldr	r3, [r7, #24]
 800312a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800312c:	4b1a      	ldr	r3, [pc, #104]	@ (8003198 <HAL_GPIO_Init+0x324>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	43db      	mvns	r3, r3
 8003136:	69ba      	ldr	r2, [r7, #24]
 8003138:	4013      	ands	r3, r2
 800313a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003144:	2b00      	cmp	r3, #0
 8003146:	d003      	beq.n	8003150 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003148:	69ba      	ldr	r2, [r7, #24]
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	4313      	orrs	r3, r2
 800314e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003150:	4a11      	ldr	r2, [pc, #68]	@ (8003198 <HAL_GPIO_Init+0x324>)
 8003152:	69bb      	ldr	r3, [r7, #24]
 8003154:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	3301      	adds	r3, #1
 800315a:	61fb      	str	r3, [r7, #28]
 800315c:	69fb      	ldr	r3, [r7, #28]
 800315e:	2b0f      	cmp	r3, #15
 8003160:	f67f ae96 	bls.w	8002e90 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003164:	bf00      	nop
 8003166:	bf00      	nop
 8003168:	3724      	adds	r7, #36	@ 0x24
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr
 8003172:	bf00      	nop
 8003174:	40023800 	.word	0x40023800
 8003178:	40013800 	.word	0x40013800
 800317c:	40020000 	.word	0x40020000
 8003180:	40020400 	.word	0x40020400
 8003184:	40020800 	.word	0x40020800
 8003188:	40020c00 	.word	0x40020c00
 800318c:	40021000 	.word	0x40021000
 8003190:	40021400 	.word	0x40021400
 8003194:	40021800 	.word	0x40021800
 8003198:	40013c00 	.word	0x40013c00

0800319c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800319c:	b480      	push	{r7}
 800319e:	b083      	sub	sp, #12
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
 80031a4:	460b      	mov	r3, r1
 80031a6:	807b      	strh	r3, [r7, #2]
 80031a8:	4613      	mov	r3, r2
 80031aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031ac:	787b      	ldrb	r3, [r7, #1]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d003      	beq.n	80031ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031b2:	887a      	ldrh	r2, [r7, #2]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80031b8:	e003      	b.n	80031c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80031ba:	887b      	ldrh	r3, [r7, #2]
 80031bc:	041a      	lsls	r2, r3, #16
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	619a      	str	r2, [r3, #24]
}
 80031c2:	bf00      	nop
 80031c4:	370c      	adds	r7, #12
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr
	...

080031d0 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b088      	sub	sp, #32
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d101      	bne.n	80031e2 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e0e1      	b.n	80033a6 <HAL_I2S_Init+0x1d6>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d109      	bne.n	8003202 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2200      	movs	r2, #0
 80031f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	4a6d      	ldr	r2, [pc, #436]	@ (80033b0 <HAL_I2S_Init+0x1e0>)
 80031fa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	f7fe fb21 	bl	8001844 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2202      	movs	r2, #2
 8003206:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	69db      	ldr	r3, [r3, #28]
 8003210:	687a      	ldr	r2, [r7, #4]
 8003212:	6812      	ldr	r2, [r2, #0]
 8003214:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003218:	f023 030f 	bic.w	r3, r3, #15
 800321c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	2202      	movs	r2, #2
 8003224:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	695b      	ldr	r3, [r3, #20]
 800322a:	2b02      	cmp	r3, #2
 800322c:	d06f      	beq.n	800330e <HAL_I2S_Init+0x13e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	68db      	ldr	r3, [r3, #12]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d102      	bne.n	800323c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003236:	2310      	movs	r3, #16
 8003238:	617b      	str	r3, [r7, #20]
 800323a:	e001      	b.n	8003240 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800323c:	2320      	movs	r3, #32
 800323e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	689b      	ldr	r3, [r3, #8]
 8003244:	2b20      	cmp	r3, #32
 8003246:	d802      	bhi.n	800324e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	005b      	lsls	r3, r3, #1
 800324c:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value **********************************************/
#if defined(I2S_APB1_APB2_FEATURE)
    if (IS_I2S_APB1_INSTANCE(hi2s->Instance))
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a58      	ldr	r2, [pc, #352]	@ (80033b4 <HAL_I2S_Init+0x1e4>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d004      	beq.n	8003262 <HAL_I2S_Init+0x92>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a56      	ldr	r2, [pc, #344]	@ (80033b8 <HAL_I2S_Init+0x1e8>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d104      	bne.n	800326c <HAL_I2S_Init+0x9c>
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB1);
 8003262:	2001      	movs	r0, #1
 8003264:	f000 ff30 	bl	80040c8 <HAL_RCCEx_GetPeriphCLKFreq>
 8003268:	60f8      	str	r0, [r7, #12]
 800326a:	e003      	b.n	8003274 <HAL_I2S_Init+0xa4>
    }
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
 800326c:	2002      	movs	r0, #2
 800326e:	f000 ff2b 	bl	80040c8 <HAL_RCCEx_GetPeriphCLKFreq>
 8003272:	60f8      	str	r0, [r7, #12]
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	691b      	ldr	r3, [r3, #16]
 8003278:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800327c:	d125      	bne.n	80032ca <HAL_I2S_Init+0xfa>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d010      	beq.n	80032a8 <HAL_I2S_Init+0xd8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	009b      	lsls	r3, r3, #2
 800328a:	68fa      	ldr	r2, [r7, #12]
 800328c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003290:	4613      	mov	r3, r2
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	4413      	add	r3, r2
 8003296:	005b      	lsls	r3, r3, #1
 8003298:	461a      	mov	r2, r3
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	695b      	ldr	r3, [r3, #20]
 800329e:	fbb2 f3f3 	udiv	r3, r2, r3
 80032a2:	3305      	adds	r3, #5
 80032a4:	613b      	str	r3, [r7, #16]
 80032a6:	e01f      	b.n	80032e8 <HAL_I2S_Init+0x118>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	00db      	lsls	r3, r3, #3
 80032ac:	68fa      	ldr	r2, [r7, #12]
 80032ae:	fbb2 f2f3 	udiv	r2, r2, r3
 80032b2:	4613      	mov	r3, r2
 80032b4:	009b      	lsls	r3, r3, #2
 80032b6:	4413      	add	r3, r2
 80032b8:	005b      	lsls	r3, r3, #1
 80032ba:	461a      	mov	r2, r3
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	695b      	ldr	r3, [r3, #20]
 80032c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80032c4:	3305      	adds	r3, #5
 80032c6:	613b      	str	r3, [r7, #16]
 80032c8:	e00e      	b.n	80032e8 <HAL_I2S_Init+0x118>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80032ca:	68fa      	ldr	r2, [r7, #12]
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	fbb2 f2f3 	udiv	r2, r2, r3
 80032d2:	4613      	mov	r3, r2
 80032d4:	009b      	lsls	r3, r3, #2
 80032d6:	4413      	add	r3, r2
 80032d8:	005b      	lsls	r3, r3, #1
 80032da:	461a      	mov	r2, r3
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	695b      	ldr	r3, [r3, #20]
 80032e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e4:	3305      	adds	r3, #5
 80032e6:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	4a34      	ldr	r2, [pc, #208]	@ (80033bc <HAL_I2S_Init+0x1ec>)
 80032ec:	fba2 2303 	umull	r2, r3, r2, r3
 80032f0:	08db      	lsrs	r3, r3, #3
 80032f2:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	f003 0301 	and.w	r3, r3, #1
 80032fa:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80032fc:	693a      	ldr	r2, [r7, #16]
 80032fe:	69bb      	ldr	r3, [r7, #24]
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	085b      	lsrs	r3, r3, #1
 8003304:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003306:	69bb      	ldr	r3, [r7, #24]
 8003308:	021b      	lsls	r3, r3, #8
 800330a:	61bb      	str	r3, [r7, #24]
 800330c:	e003      	b.n	8003316 <HAL_I2S_Init+0x146>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800330e:	2302      	movs	r3, #2
 8003310:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003312:	2300      	movs	r3, #0
 8003314:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	2b01      	cmp	r3, #1
 800331a:	d902      	bls.n	8003322 <HAL_I2S_Init+0x152>
 800331c:	69fb      	ldr	r3, [r7, #28]
 800331e:	2bff      	cmp	r3, #255	@ 0xff
 8003320:	d907      	bls.n	8003332 <HAL_I2S_Init+0x162>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003326:	f043 0210 	orr.w	r2, r3, #16
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e039      	b.n	80033a6 <HAL_I2S_Init+0x1d6>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	691a      	ldr	r2, [r3, #16]
 8003336:	69bb      	ldr	r3, [r7, #24]
 8003338:	ea42 0103 	orr.w	r1, r2, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	69fa      	ldr	r2, [r7, #28]
 8003342:	430a      	orrs	r2, r1
 8003344:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	69db      	ldr	r3, [r3, #28]
 800334c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003350:	f023 030f 	bic.w	r3, r3, #15
 8003354:	687a      	ldr	r2, [r7, #4]
 8003356:	6851      	ldr	r1, [r2, #4]
 8003358:	687a      	ldr	r2, [r7, #4]
 800335a:	6892      	ldr	r2, [r2, #8]
 800335c:	4311      	orrs	r1, r2
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	68d2      	ldr	r2, [r2, #12]
 8003362:	4311      	orrs	r1, r2
 8003364:	687a      	ldr	r2, [r7, #4]
 8003366:	6992      	ldr	r2, [r2, #24]
 8003368:	430a      	orrs	r2, r1
 800336a:	431a      	orrs	r2, r3
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003374:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	2b30      	cmp	r3, #48	@ 0x30
 800337c:	d003      	beq.n	8003386 <HAL_I2S_Init+0x1b6>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	2bb0      	cmp	r3, #176	@ 0xb0
 8003384:	d107      	bne.n	8003396 <HAL_I2S_Init+0x1c6>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	69da      	ldr	r2, [r3, #28]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003394:	61da      	str	r2, [r3, #28]
    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2200      	movs	r2, #0
 800339a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2201      	movs	r2, #1
 80033a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80033a4:	2300      	movs	r3, #0
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3720      	adds	r7, #32
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	bf00      	nop
 80033b0:	080034b7 	.word	0x080034b7
 80033b4:	40003800 	.word	0x40003800
 80033b8:	40003c00 	.word	0x40003c00
 80033bc:	cccccccd 	.word	0xcccccccd

080033c0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80033c8:	bf00      	nop
 80033ca:	370c      	adds	r7, #12
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr

080033d4 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b083      	sub	sp, #12
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80033dc:	bf00      	nop
 80033de:	370c      	adds	r7, #12
 80033e0:	46bd      	mov	sp, r7
 80033e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e6:	4770      	bx	lr

080033e8 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b083      	sub	sp, #12
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80033f0:	bf00      	nop
 80033f2:	370c      	adds	r7, #12
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr

080033fc <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b082      	sub	sp, #8
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003408:	881a      	ldrh	r2, [r3, #0]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003414:	1c9a      	adds	r2, r3, #2
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800341e:	b29b      	uxth	r3, r3
 8003420:	3b01      	subs	r3, #1
 8003422:	b29a      	uxth	r2, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800342c:	b29b      	uxth	r3, r3
 800342e:	2b00      	cmp	r3, #0
 8003430:	d10e      	bne.n	8003450 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	685a      	ldr	r2, [r3, #4]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003440:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2201      	movs	r2, #1
 8003446:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f7ff ffb8 	bl	80033c0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003450:	bf00      	nop
 8003452:	3708      	adds	r7, #8
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}

08003458 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b082      	sub	sp, #8
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	68da      	ldr	r2, [r3, #12]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800346a:	b292      	uxth	r2, r2
 800346c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003472:	1c9a      	adds	r2, r3, #2
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800347c:	b29b      	uxth	r3, r3
 800347e:	3b01      	subs	r3, #1
 8003480:	b29a      	uxth	r2, r3
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800348a:	b29b      	uxth	r3, r3
 800348c:	2b00      	cmp	r3, #0
 800348e:	d10e      	bne.n	80034ae <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	685a      	ldr	r2, [r3, #4]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800349e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2201      	movs	r2, #1
 80034a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80034a8:	6878      	ldr	r0, [r7, #4]
 80034aa:	f7ff ff93 	bl	80033d4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80034ae:	bf00      	nop
 80034b0:	3708      	adds	r7, #8
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}

080034b6 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80034b6:	b580      	push	{r7, lr}
 80034b8:	b086      	sub	sp, #24
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034cc:	b2db      	uxtb	r3, r3
 80034ce:	2b04      	cmp	r3, #4
 80034d0:	d13a      	bne.n	8003548 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	f003 0301 	and.w	r3, r3, #1
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d109      	bne.n	80034f0 <I2S_IRQHandler+0x3a>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034e6:	2b40      	cmp	r3, #64	@ 0x40
 80034e8:	d102      	bne.n	80034f0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f7ff ffb4 	bl	8003458 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034f6:	2b40      	cmp	r3, #64	@ 0x40
 80034f8:	d126      	bne.n	8003548 <I2S_IRQHandler+0x92>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f003 0320 	and.w	r3, r3, #32
 8003504:	2b20      	cmp	r3, #32
 8003506:	d11f      	bne.n	8003548 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	685a      	ldr	r2, [r3, #4]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003516:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003518:	2300      	movs	r3, #0
 800351a:	613b      	str	r3, [r7, #16]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	68db      	ldr	r3, [r3, #12]
 8003522:	613b      	str	r3, [r7, #16]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	613b      	str	r3, [r7, #16]
 800352c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2201      	movs	r2, #1
 8003532:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800353a:	f043 0202 	orr.w	r2, r3, #2
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f7ff ff50 	bl	80033e8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800354e:	b2db      	uxtb	r3, r3
 8003550:	2b03      	cmp	r3, #3
 8003552:	d136      	bne.n	80035c2 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	f003 0302 	and.w	r3, r3, #2
 800355a:	2b02      	cmp	r3, #2
 800355c:	d109      	bne.n	8003572 <I2S_IRQHandler+0xbc>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003568:	2b80      	cmp	r3, #128	@ 0x80
 800356a:	d102      	bne.n	8003572 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800356c:	6878      	ldr	r0, [r7, #4]
 800356e:	f7ff ff45 	bl	80033fc <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	f003 0308 	and.w	r3, r3, #8
 8003578:	2b08      	cmp	r3, #8
 800357a:	d122      	bne.n	80035c2 <I2S_IRQHandler+0x10c>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	f003 0320 	and.w	r3, r3, #32
 8003586:	2b20      	cmp	r3, #32
 8003588:	d11b      	bne.n	80035c2 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	685a      	ldr	r2, [r3, #4]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003598:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800359a:	2300      	movs	r3, #0
 800359c:	60fb      	str	r3, [r7, #12]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	60fb      	str	r3, [r7, #12]
 80035a6:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2201      	movs	r2, #1
 80035ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035b4:	f043 0204 	orr.w	r2, r3, #4
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	f7ff ff13 	bl	80033e8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80035c2:	bf00      	nop
 80035c4:	3718      	adds	r7, #24
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}

080035ca <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80035ca:	b580      	push	{r7, lr}
 80035cc:	b086      	sub	sp, #24
 80035ce:	af02      	add	r7, sp, #8
 80035d0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d101      	bne.n	80035dc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e108      	b.n	80037ee <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d106      	bne.n	80035fc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2200      	movs	r2, #0
 80035f2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f7fe fba4 	bl	8001d44 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2203      	movs	r2, #3
 8003600:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800360a:	d102      	bne.n	8003612 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2200      	movs	r2, #0
 8003610:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4618      	mov	r0, r3
 8003618:	f003 feb2 	bl	8007380 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6818      	ldr	r0, [r3, #0]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	7c1a      	ldrb	r2, [r3, #16]
 8003624:	f88d 2000 	strb.w	r2, [sp]
 8003628:	3304      	adds	r3, #4
 800362a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800362c:	f003 fe44 	bl	80072b8 <USB_CoreInit>
 8003630:	4603      	mov	r3, r0
 8003632:	2b00      	cmp	r3, #0
 8003634:	d005      	beq.n	8003642 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2202      	movs	r2, #2
 800363a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e0d5      	b.n	80037ee <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	2100      	movs	r1, #0
 8003648:	4618      	mov	r0, r3
 800364a:	f003 feaa 	bl	80073a2 <USB_SetCurrentMode>
 800364e:	4603      	mov	r3, r0
 8003650:	2b00      	cmp	r3, #0
 8003652:	d005      	beq.n	8003660 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2202      	movs	r2, #2
 8003658:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e0c6      	b.n	80037ee <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003660:	2300      	movs	r3, #0
 8003662:	73fb      	strb	r3, [r7, #15]
 8003664:	e04a      	b.n	80036fc <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003666:	7bfa      	ldrb	r2, [r7, #15]
 8003668:	6879      	ldr	r1, [r7, #4]
 800366a:	4613      	mov	r3, r2
 800366c:	00db      	lsls	r3, r3, #3
 800366e:	4413      	add	r3, r2
 8003670:	009b      	lsls	r3, r3, #2
 8003672:	440b      	add	r3, r1
 8003674:	3315      	adds	r3, #21
 8003676:	2201      	movs	r2, #1
 8003678:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800367a:	7bfa      	ldrb	r2, [r7, #15]
 800367c:	6879      	ldr	r1, [r7, #4]
 800367e:	4613      	mov	r3, r2
 8003680:	00db      	lsls	r3, r3, #3
 8003682:	4413      	add	r3, r2
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	440b      	add	r3, r1
 8003688:	3314      	adds	r3, #20
 800368a:	7bfa      	ldrb	r2, [r7, #15]
 800368c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800368e:	7bfa      	ldrb	r2, [r7, #15]
 8003690:	7bfb      	ldrb	r3, [r7, #15]
 8003692:	b298      	uxth	r0, r3
 8003694:	6879      	ldr	r1, [r7, #4]
 8003696:	4613      	mov	r3, r2
 8003698:	00db      	lsls	r3, r3, #3
 800369a:	4413      	add	r3, r2
 800369c:	009b      	lsls	r3, r3, #2
 800369e:	440b      	add	r3, r1
 80036a0:	332e      	adds	r3, #46	@ 0x2e
 80036a2:	4602      	mov	r2, r0
 80036a4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80036a6:	7bfa      	ldrb	r2, [r7, #15]
 80036a8:	6879      	ldr	r1, [r7, #4]
 80036aa:	4613      	mov	r3, r2
 80036ac:	00db      	lsls	r3, r3, #3
 80036ae:	4413      	add	r3, r2
 80036b0:	009b      	lsls	r3, r3, #2
 80036b2:	440b      	add	r3, r1
 80036b4:	3318      	adds	r3, #24
 80036b6:	2200      	movs	r2, #0
 80036b8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80036ba:	7bfa      	ldrb	r2, [r7, #15]
 80036bc:	6879      	ldr	r1, [r7, #4]
 80036be:	4613      	mov	r3, r2
 80036c0:	00db      	lsls	r3, r3, #3
 80036c2:	4413      	add	r3, r2
 80036c4:	009b      	lsls	r3, r3, #2
 80036c6:	440b      	add	r3, r1
 80036c8:	331c      	adds	r3, #28
 80036ca:	2200      	movs	r2, #0
 80036cc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80036ce:	7bfa      	ldrb	r2, [r7, #15]
 80036d0:	6879      	ldr	r1, [r7, #4]
 80036d2:	4613      	mov	r3, r2
 80036d4:	00db      	lsls	r3, r3, #3
 80036d6:	4413      	add	r3, r2
 80036d8:	009b      	lsls	r3, r3, #2
 80036da:	440b      	add	r3, r1
 80036dc:	3320      	adds	r3, #32
 80036de:	2200      	movs	r2, #0
 80036e0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80036e2:	7bfa      	ldrb	r2, [r7, #15]
 80036e4:	6879      	ldr	r1, [r7, #4]
 80036e6:	4613      	mov	r3, r2
 80036e8:	00db      	lsls	r3, r3, #3
 80036ea:	4413      	add	r3, r2
 80036ec:	009b      	lsls	r3, r3, #2
 80036ee:	440b      	add	r3, r1
 80036f0:	3324      	adds	r3, #36	@ 0x24
 80036f2:	2200      	movs	r2, #0
 80036f4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036f6:	7bfb      	ldrb	r3, [r7, #15]
 80036f8:	3301      	adds	r3, #1
 80036fa:	73fb      	strb	r3, [r7, #15]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	791b      	ldrb	r3, [r3, #4]
 8003700:	7bfa      	ldrb	r2, [r7, #15]
 8003702:	429a      	cmp	r2, r3
 8003704:	d3af      	bcc.n	8003666 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003706:	2300      	movs	r3, #0
 8003708:	73fb      	strb	r3, [r7, #15]
 800370a:	e044      	b.n	8003796 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800370c:	7bfa      	ldrb	r2, [r7, #15]
 800370e:	6879      	ldr	r1, [r7, #4]
 8003710:	4613      	mov	r3, r2
 8003712:	00db      	lsls	r3, r3, #3
 8003714:	4413      	add	r3, r2
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	440b      	add	r3, r1
 800371a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800371e:	2200      	movs	r2, #0
 8003720:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003722:	7bfa      	ldrb	r2, [r7, #15]
 8003724:	6879      	ldr	r1, [r7, #4]
 8003726:	4613      	mov	r3, r2
 8003728:	00db      	lsls	r3, r3, #3
 800372a:	4413      	add	r3, r2
 800372c:	009b      	lsls	r3, r3, #2
 800372e:	440b      	add	r3, r1
 8003730:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003734:	7bfa      	ldrb	r2, [r7, #15]
 8003736:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003738:	7bfa      	ldrb	r2, [r7, #15]
 800373a:	6879      	ldr	r1, [r7, #4]
 800373c:	4613      	mov	r3, r2
 800373e:	00db      	lsls	r3, r3, #3
 8003740:	4413      	add	r3, r2
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	440b      	add	r3, r1
 8003746:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800374a:	2200      	movs	r2, #0
 800374c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800374e:	7bfa      	ldrb	r2, [r7, #15]
 8003750:	6879      	ldr	r1, [r7, #4]
 8003752:	4613      	mov	r3, r2
 8003754:	00db      	lsls	r3, r3, #3
 8003756:	4413      	add	r3, r2
 8003758:	009b      	lsls	r3, r3, #2
 800375a:	440b      	add	r3, r1
 800375c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003760:	2200      	movs	r2, #0
 8003762:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003764:	7bfa      	ldrb	r2, [r7, #15]
 8003766:	6879      	ldr	r1, [r7, #4]
 8003768:	4613      	mov	r3, r2
 800376a:	00db      	lsls	r3, r3, #3
 800376c:	4413      	add	r3, r2
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	440b      	add	r3, r1
 8003772:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003776:	2200      	movs	r2, #0
 8003778:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800377a:	7bfa      	ldrb	r2, [r7, #15]
 800377c:	6879      	ldr	r1, [r7, #4]
 800377e:	4613      	mov	r3, r2
 8003780:	00db      	lsls	r3, r3, #3
 8003782:	4413      	add	r3, r2
 8003784:	009b      	lsls	r3, r3, #2
 8003786:	440b      	add	r3, r1
 8003788:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800378c:	2200      	movs	r2, #0
 800378e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003790:	7bfb      	ldrb	r3, [r7, #15]
 8003792:	3301      	adds	r3, #1
 8003794:	73fb      	strb	r3, [r7, #15]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	791b      	ldrb	r3, [r3, #4]
 800379a:	7bfa      	ldrb	r2, [r7, #15]
 800379c:	429a      	cmp	r2, r3
 800379e:	d3b5      	bcc.n	800370c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6818      	ldr	r0, [r3, #0]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	7c1a      	ldrb	r2, [r3, #16]
 80037a8:	f88d 2000 	strb.w	r2, [sp]
 80037ac:	3304      	adds	r3, #4
 80037ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80037b0:	f003 fe44 	bl	800743c <USB_DevInit>
 80037b4:	4603      	mov	r3, r0
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d005      	beq.n	80037c6 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2202      	movs	r2, #2
 80037be:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e013      	b.n	80037ee <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2200      	movs	r2, #0
 80037ca:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2201      	movs	r2, #1
 80037d0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	7b1b      	ldrb	r3, [r3, #12]
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d102      	bne.n	80037e2 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80037dc:	6878      	ldr	r0, [r7, #4]
 80037de:	f000 f80a 	bl	80037f6 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4618      	mov	r0, r3
 80037e8:	f003 ffff 	bl	80077ea <USB_DevDisconnect>

  return HAL_OK;
 80037ec:	2300      	movs	r3, #0
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	3710      	adds	r7, #16
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}

080037f6 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80037f6:	b480      	push	{r7}
 80037f8:	b085      	sub	sp, #20
 80037fa:	af00      	add	r7, sp, #0
 80037fc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2201      	movs	r2, #1
 8003808:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2200      	movs	r2, #0
 8003810:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	699b      	ldr	r3, [r3, #24]
 8003818:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003824:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003828:	f043 0303 	orr.w	r3, r3, #3
 800382c:	68fa      	ldr	r2, [r7, #12]
 800382e:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8003830:	2300      	movs	r3, #0
}
 8003832:	4618      	mov	r0, r3
 8003834:	3714      	adds	r7, #20
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
	...

08003840 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b084      	sub	sp, #16
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d101      	bne.n	8003854 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	e0cc      	b.n	80039ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003854:	4b68      	ldr	r3, [pc, #416]	@ (80039f8 <HAL_RCC_ClockConfig+0x1b8>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f003 030f 	and.w	r3, r3, #15
 800385c:	683a      	ldr	r2, [r7, #0]
 800385e:	429a      	cmp	r2, r3
 8003860:	d90c      	bls.n	800387c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003862:	4b65      	ldr	r3, [pc, #404]	@ (80039f8 <HAL_RCC_ClockConfig+0x1b8>)
 8003864:	683a      	ldr	r2, [r7, #0]
 8003866:	b2d2      	uxtb	r2, r2
 8003868:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800386a:	4b63      	ldr	r3, [pc, #396]	@ (80039f8 <HAL_RCC_ClockConfig+0x1b8>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f003 030f 	and.w	r3, r3, #15
 8003872:	683a      	ldr	r2, [r7, #0]
 8003874:	429a      	cmp	r2, r3
 8003876:	d001      	beq.n	800387c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	e0b8      	b.n	80039ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f003 0302 	and.w	r3, r3, #2
 8003884:	2b00      	cmp	r3, #0
 8003886:	d020      	beq.n	80038ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 0304 	and.w	r3, r3, #4
 8003890:	2b00      	cmp	r3, #0
 8003892:	d005      	beq.n	80038a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003894:	4b59      	ldr	r3, [pc, #356]	@ (80039fc <HAL_RCC_ClockConfig+0x1bc>)
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	4a58      	ldr	r2, [pc, #352]	@ (80039fc <HAL_RCC_ClockConfig+0x1bc>)
 800389a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800389e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 0308 	and.w	r3, r3, #8
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d005      	beq.n	80038b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80038ac:	4b53      	ldr	r3, [pc, #332]	@ (80039fc <HAL_RCC_ClockConfig+0x1bc>)
 80038ae:	689b      	ldr	r3, [r3, #8]
 80038b0:	4a52      	ldr	r2, [pc, #328]	@ (80039fc <HAL_RCC_ClockConfig+0x1bc>)
 80038b2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80038b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038b8:	4b50      	ldr	r3, [pc, #320]	@ (80039fc <HAL_RCC_ClockConfig+0x1bc>)
 80038ba:	689b      	ldr	r3, [r3, #8]
 80038bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	494d      	ldr	r1, [pc, #308]	@ (80039fc <HAL_RCC_ClockConfig+0x1bc>)
 80038c6:	4313      	orrs	r3, r2
 80038c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 0301 	and.w	r3, r3, #1
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d044      	beq.n	8003960 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	2b01      	cmp	r3, #1
 80038dc:	d107      	bne.n	80038ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038de:	4b47      	ldr	r3, [pc, #284]	@ (80039fc <HAL_RCC_ClockConfig+0x1bc>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d119      	bne.n	800391e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e07f      	b.n	80039ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	2b02      	cmp	r3, #2
 80038f4:	d003      	beq.n	80038fe <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80038fa:	2b03      	cmp	r3, #3
 80038fc:	d107      	bne.n	800390e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038fe:	4b3f      	ldr	r3, [pc, #252]	@ (80039fc <HAL_RCC_ClockConfig+0x1bc>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d109      	bne.n	800391e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e06f      	b.n	80039ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800390e:	4b3b      	ldr	r3, [pc, #236]	@ (80039fc <HAL_RCC_ClockConfig+0x1bc>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f003 0302 	and.w	r3, r3, #2
 8003916:	2b00      	cmp	r3, #0
 8003918:	d101      	bne.n	800391e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e067      	b.n	80039ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800391e:	4b37      	ldr	r3, [pc, #220]	@ (80039fc <HAL_RCC_ClockConfig+0x1bc>)
 8003920:	689b      	ldr	r3, [r3, #8]
 8003922:	f023 0203 	bic.w	r2, r3, #3
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	4934      	ldr	r1, [pc, #208]	@ (80039fc <HAL_RCC_ClockConfig+0x1bc>)
 800392c:	4313      	orrs	r3, r2
 800392e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003930:	f7fe fb5a 	bl	8001fe8 <HAL_GetTick>
 8003934:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003936:	e00a      	b.n	800394e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003938:	f7fe fb56 	bl	8001fe8 <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003946:	4293      	cmp	r3, r2
 8003948:	d901      	bls.n	800394e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800394a:	2303      	movs	r3, #3
 800394c:	e04f      	b.n	80039ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800394e:	4b2b      	ldr	r3, [pc, #172]	@ (80039fc <HAL_RCC_ClockConfig+0x1bc>)
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	f003 020c 	and.w	r2, r3, #12
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	429a      	cmp	r2, r3
 800395e:	d1eb      	bne.n	8003938 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003960:	4b25      	ldr	r3, [pc, #148]	@ (80039f8 <HAL_RCC_ClockConfig+0x1b8>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 030f 	and.w	r3, r3, #15
 8003968:	683a      	ldr	r2, [r7, #0]
 800396a:	429a      	cmp	r2, r3
 800396c:	d20c      	bcs.n	8003988 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800396e:	4b22      	ldr	r3, [pc, #136]	@ (80039f8 <HAL_RCC_ClockConfig+0x1b8>)
 8003970:	683a      	ldr	r2, [r7, #0]
 8003972:	b2d2      	uxtb	r2, r2
 8003974:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003976:	4b20      	ldr	r3, [pc, #128]	@ (80039f8 <HAL_RCC_ClockConfig+0x1b8>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 030f 	and.w	r3, r3, #15
 800397e:	683a      	ldr	r2, [r7, #0]
 8003980:	429a      	cmp	r2, r3
 8003982:	d001      	beq.n	8003988 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e032      	b.n	80039ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 0304 	and.w	r3, r3, #4
 8003990:	2b00      	cmp	r3, #0
 8003992:	d008      	beq.n	80039a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003994:	4b19      	ldr	r3, [pc, #100]	@ (80039fc <HAL_RCC_ClockConfig+0x1bc>)
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	4916      	ldr	r1, [pc, #88]	@ (80039fc <HAL_RCC_ClockConfig+0x1bc>)
 80039a2:	4313      	orrs	r3, r2
 80039a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 0308 	and.w	r3, r3, #8
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d009      	beq.n	80039c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80039b2:	4b12      	ldr	r3, [pc, #72]	@ (80039fc <HAL_RCC_ClockConfig+0x1bc>)
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	691b      	ldr	r3, [r3, #16]
 80039be:	00db      	lsls	r3, r3, #3
 80039c0:	490e      	ldr	r1, [pc, #56]	@ (80039fc <HAL_RCC_ClockConfig+0x1bc>)
 80039c2:	4313      	orrs	r3, r2
 80039c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80039c6:	f000 fdc9 	bl	800455c <HAL_RCC_GetSysClockFreq>
 80039ca:	4602      	mov	r2, r0
 80039cc:	4b0b      	ldr	r3, [pc, #44]	@ (80039fc <HAL_RCC_ClockConfig+0x1bc>)
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	091b      	lsrs	r3, r3, #4
 80039d2:	f003 030f 	and.w	r3, r3, #15
 80039d6:	490a      	ldr	r1, [pc, #40]	@ (8003a00 <HAL_RCC_ClockConfig+0x1c0>)
 80039d8:	5ccb      	ldrb	r3, [r1, r3]
 80039da:	fa22 f303 	lsr.w	r3, r2, r3
 80039de:	4a09      	ldr	r2, [pc, #36]	@ (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 80039e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80039e2:	4b09      	ldr	r3, [pc, #36]	@ (8003a08 <HAL_RCC_ClockConfig+0x1c8>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4618      	mov	r0, r3
 80039e8:	f7fe faba 	bl	8001f60 <HAL_InitTick>

  return HAL_OK;
 80039ec:	2300      	movs	r3, #0
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	3710      	adds	r7, #16
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}
 80039f6:	bf00      	nop
 80039f8:	40023c00 	.word	0x40023c00
 80039fc:	40023800 	.word	0x40023800
 8003a00:	08008a78 	.word	0x08008a78
 8003a04:	20000004 	.word	0x20000004
 8003a08:	20000008 	.word	0x20000008

08003a0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a10:	4b03      	ldr	r3, [pc, #12]	@ (8003a20 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a12:	681b      	ldr	r3, [r3, #0]
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr
 8003a1e:	bf00      	nop
 8003a20:	20000004 	.word	0x20000004

08003a24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003a28:	f7ff fff0 	bl	8003a0c <HAL_RCC_GetHCLKFreq>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	4b05      	ldr	r3, [pc, #20]	@ (8003a44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	0a9b      	lsrs	r3, r3, #10
 8003a34:	f003 0307 	and.w	r3, r3, #7
 8003a38:	4903      	ldr	r1, [pc, #12]	@ (8003a48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a3a:	5ccb      	ldrb	r3, [r1, r3]
 8003a3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a40:	4618      	mov	r0, r3
 8003a42:	bd80      	pop	{r7, pc}
 8003a44:	40023800 	.word	0x40023800
 8003a48:	08008a88 	.word	0x08008a88

08003a4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003a50:	f7ff ffdc 	bl	8003a0c <HAL_RCC_GetHCLKFreq>
 8003a54:	4602      	mov	r2, r0
 8003a56:	4b05      	ldr	r3, [pc, #20]	@ (8003a6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	0b5b      	lsrs	r3, r3, #13
 8003a5c:	f003 0307 	and.w	r3, r3, #7
 8003a60:	4903      	ldr	r1, [pc, #12]	@ (8003a70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a62:	5ccb      	ldrb	r3, [r1, r3]
 8003a64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	bd80      	pop	{r7, pc}
 8003a6c:	40023800 	.word	0x40023800
 8003a70:	08008a88 	.word	0x08008a88

08003a74 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b08c      	sub	sp, #48	@ 0x30
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8003a80:	2300      	movs	r3, #0
 8003a82:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8003a84:	2300      	movs	r3, #0
 8003a86:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8003a90:	2300      	movs	r3, #0
 8003a92:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8003a94:	2300      	movs	r3, #0
 8003a96:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 0301 	and.w	r3, r3, #1
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d010      	beq.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8003aac:	4b6f      	ldr	r3, [pc, #444]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003aae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ab2:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aba:	496c      	ldr	r1, [pc, #432]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003abc:	4313      	orrs	r3, r2
 8003abe:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d101      	bne.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8003aca:	2301      	movs	r3, #1
 8003acc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0302 	and.w	r3, r3, #2
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d010      	beq.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8003ada:	4b64      	ldr	r3, [pc, #400]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003adc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ae0:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ae8:	4960      	ldr	r1, [pc, #384]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003aea:	4313      	orrs	r3, r2
 8003aec:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d101      	bne.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8003af8:	2301      	movs	r3, #1
 8003afa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 0304 	and.w	r3, r3, #4
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d017      	beq.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003b08:	4b58      	ldr	r3, [pc, #352]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003b0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b0e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b16:	4955      	ldr	r1, [pc, #340]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b26:	d101      	bne.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d101      	bne.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8003b34:	2301      	movs	r3, #1
 8003b36:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f003 0308 	and.w	r3, r3, #8
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d017      	beq.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003b44:	4b49      	ldr	r3, [pc, #292]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003b46:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b4a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b52:	4946      	ldr	r1, [pc, #280]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003b54:	4313      	orrs	r3, r2
 8003b56:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b5e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b62:	d101      	bne.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8003b64:	2301      	movs	r3, #1
 8003b66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d101      	bne.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8003b70:	2301      	movs	r3, #1
 8003b72:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f003 0320 	and.w	r3, r3, #32
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	f000 808a 	beq.w	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003b82:	2300      	movs	r3, #0
 8003b84:	60bb      	str	r3, [r7, #8]
 8003b86:	4b39      	ldr	r3, [pc, #228]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b8a:	4a38      	ldr	r2, [pc, #224]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003b8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b90:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b92:	4b36      	ldr	r3, [pc, #216]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b9a:	60bb      	str	r3, [r7, #8]
 8003b9c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003b9e:	4b34      	ldr	r3, [pc, #208]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a33      	ldr	r2, [pc, #204]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003ba4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ba8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003baa:	f7fe fa1d 	bl	8001fe8 <HAL_GetTick>
 8003bae:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003bb0:	e008      	b.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bb2:	f7fe fa19 	bl	8001fe8 <HAL_GetTick>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bba:	1ad3      	subs	r3, r2, r3
 8003bbc:	2b02      	cmp	r3, #2
 8003bbe:	d901      	bls.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8003bc0:	2303      	movs	r3, #3
 8003bc2:	e278      	b.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003bc4:	4b2a      	ldr	r3, [pc, #168]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d0f0      	beq.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003bd0:	4b26      	ldr	r3, [pc, #152]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003bd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bd4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bd8:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003bda:	6a3b      	ldr	r3, [r7, #32]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d02f      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003be4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003be8:	6a3a      	ldr	r2, [r7, #32]
 8003bea:	429a      	cmp	r2, r3
 8003bec:	d028      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003bee:	4b1f      	ldr	r3, [pc, #124]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003bf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bf2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bf6:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003bf8:	4b1e      	ldr	r3, [pc, #120]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003bfe:	4b1d      	ldr	r3, [pc, #116]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8003c00:	2200      	movs	r2, #0
 8003c02:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003c04:	4a19      	ldr	r2, [pc, #100]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003c06:	6a3b      	ldr	r3, [r7, #32]
 8003c08:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003c0a:	4b18      	ldr	r3, [pc, #96]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003c0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c0e:	f003 0301 	and.w	r3, r3, #1
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d114      	bne.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003c16:	f7fe f9e7 	bl	8001fe8 <HAL_GetTick>
 8003c1a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c1c:	e00a      	b.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c1e:	f7fe f9e3 	bl	8001fe8 <HAL_GetTick>
 8003c22:	4602      	mov	r2, r0
 8003c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c26:	1ad3      	subs	r3, r2, r3
 8003c28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d901      	bls.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8003c30:	2303      	movs	r3, #3
 8003c32:	e240      	b.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c34:	4b0d      	ldr	r3, [pc, #52]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003c36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c38:	f003 0302 	and.w	r3, r3, #2
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d0ee      	beq.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c44:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c48:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003c4c:	d114      	bne.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8003c4e:	4b07      	ldr	r3, [pc, #28]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c5a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003c5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c62:	4902      	ldr	r1, [pc, #8]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003c64:	4313      	orrs	r3, r2
 8003c66:	608b      	str	r3, [r1, #8]
 8003c68:	e00c      	b.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8003c6a:	bf00      	nop
 8003c6c:	40023800 	.word	0x40023800
 8003c70:	40007000 	.word	0x40007000
 8003c74:	42470e40 	.word	0x42470e40
 8003c78:	4b4a      	ldr	r3, [pc, #296]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003c7a:	689b      	ldr	r3, [r3, #8]
 8003c7c:	4a49      	ldr	r2, [pc, #292]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003c7e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003c82:	6093      	str	r3, [r2, #8]
 8003c84:	4b47      	ldr	r3, [pc, #284]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003c86:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c90:	4944      	ldr	r1, [pc, #272]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003c92:	4313      	orrs	r3, r2
 8003c94:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 0310 	and.w	r3, r3, #16
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d004      	beq.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8003ca8:	4b3f      	ldr	r3, [pc, #252]	@ (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8003caa:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d00a      	beq.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8003cb8:	4b3a      	ldr	r3, [pc, #232]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003cba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003cbe:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cc6:	4937      	ldr	r1, [pc, #220]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d00a      	beq.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003cda:	4b32      	ldr	r3, [pc, #200]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003cdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ce0:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ce8:	492e      	ldr	r1, [pc, #184]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003cea:	4313      	orrs	r3, r2
 8003cec:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d011      	beq.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003cfc:	4b29      	ldr	r3, [pc, #164]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003cfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d02:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d0a:	4926      	ldr	r1, [pc, #152]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d16:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d1a:	d101      	bne.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d00a      	beq.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8003d2c:	4b1d      	ldr	r3, [pc, #116]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003d2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d32:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d3a:	491a      	ldr	r1, [pc, #104]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d011      	beq.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8003d4e:	4b15      	ldr	r3, [pc, #84]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003d50:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d54:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d5c:	4911      	ldr	r1, [pc, #68]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d6c:	d101      	bne.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8003d72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	d005      	beq.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d80:	f040 80ff 	bne.w	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003d84:	4b09      	ldr	r3, [pc, #36]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d86:	2200      	movs	r2, #0
 8003d88:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003d8a:	f7fe f92d 	bl	8001fe8 <HAL_GetTick>
 8003d8e:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003d90:	e00e      	b.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003d92:	f7fe f929 	bl	8001fe8 <HAL_GetTick>
 8003d96:	4602      	mov	r2, r0
 8003d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d9a:	1ad3      	subs	r3, r2, r3
 8003d9c:	2b02      	cmp	r3, #2
 8003d9e:	d907      	bls.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003da0:	2303      	movs	r3, #3
 8003da2:	e188      	b.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003da4:	40023800 	.word	0x40023800
 8003da8:	424711e0 	.word	0x424711e0
 8003dac:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003db0:	4b7e      	ldr	r3, [pc, #504]	@ (8003fac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d1ea      	bne.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 0301 	and.w	r3, r3, #1
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d003      	beq.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d009      	beq.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d028      	beq.n	8003e2e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d124      	bne.n	8003e2e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003de4:	4b71      	ldr	r3, [pc, #452]	@ (8003fac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003de6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003dea:	0c1b      	lsrs	r3, r3, #16
 8003dec:	f003 0303 	and.w	r3, r3, #3
 8003df0:	3301      	adds	r3, #1
 8003df2:	005b      	lsls	r3, r3, #1
 8003df4:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003df6:	4b6d      	ldr	r3, [pc, #436]	@ (8003fac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003df8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003dfc:	0e1b      	lsrs	r3, r3, #24
 8003dfe:	f003 030f 	and.w	r3, r3, #15
 8003e02:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	685a      	ldr	r2, [r3, #4]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	019b      	lsls	r3, r3, #6
 8003e0e:	431a      	orrs	r2, r3
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	085b      	lsrs	r3, r3, #1
 8003e14:	3b01      	subs	r3, #1
 8003e16:	041b      	lsls	r3, r3, #16
 8003e18:	431a      	orrs	r2, r3
 8003e1a:	69bb      	ldr	r3, [r7, #24]
 8003e1c:	061b      	lsls	r3, r3, #24
 8003e1e:	431a      	orrs	r2, r3
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	695b      	ldr	r3, [r3, #20]
 8003e24:	071b      	lsls	r3, r3, #28
 8003e26:	4961      	ldr	r1, [pc, #388]	@ (8003fac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 0304 	and.w	r3, r3, #4
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d004      	beq.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e42:	d00a      	beq.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d035      	beq.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e54:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e58:	d130      	bne.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003e5a:	4b54      	ldr	r3, [pc, #336]	@ (8003fac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003e5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e60:	0c1b      	lsrs	r3, r3, #16
 8003e62:	f003 0303 	and.w	r3, r3, #3
 8003e66:	3301      	adds	r3, #1
 8003e68:	005b      	lsls	r3, r3, #1
 8003e6a:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003e6c:	4b4f      	ldr	r3, [pc, #316]	@ (8003fac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003e6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e72:	0f1b      	lsrs	r3, r3, #28
 8003e74:	f003 0307 	and.w	r3, r3, #7
 8003e78:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685a      	ldr	r2, [r3, #4]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	019b      	lsls	r3, r3, #6
 8003e84:	431a      	orrs	r2, r3
 8003e86:	69fb      	ldr	r3, [r7, #28]
 8003e88:	085b      	lsrs	r3, r3, #1
 8003e8a:	3b01      	subs	r3, #1
 8003e8c:	041b      	lsls	r3, r3, #16
 8003e8e:	431a      	orrs	r2, r3
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	691b      	ldr	r3, [r3, #16]
 8003e94:	061b      	lsls	r3, r3, #24
 8003e96:	431a      	orrs	r2, r3
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	071b      	lsls	r3, r3, #28
 8003e9c:	4943      	ldr	r1, [pc, #268]	@ (8003fac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003ea4:	4b41      	ldr	r3, [pc, #260]	@ (8003fac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003ea6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003eaa:	f023 021f 	bic.w	r2, r3, #31
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eb2:	3b01      	subs	r3, #1
 8003eb4:	493d      	ldr	r1, [pc, #244]	@ (8003fac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d029      	beq.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ecc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ed0:	d124      	bne.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003ed2:	4b36      	ldr	r3, [pc, #216]	@ (8003fac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003ed4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ed8:	0c1b      	lsrs	r3, r3, #16
 8003eda:	f003 0303 	and.w	r3, r3, #3
 8003ede:	3301      	adds	r3, #1
 8003ee0:	005b      	lsls	r3, r3, #1
 8003ee2:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003ee4:	4b31      	ldr	r3, [pc, #196]	@ (8003fac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003ee6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003eea:	0f1b      	lsrs	r3, r3, #28
 8003eec:	f003 0307 	and.w	r3, r3, #7
 8003ef0:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	685a      	ldr	r2, [r3, #4]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	019b      	lsls	r3, r3, #6
 8003efc:	431a      	orrs	r2, r3
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	085b      	lsrs	r3, r3, #1
 8003f04:	3b01      	subs	r3, #1
 8003f06:	041b      	lsls	r3, r3, #16
 8003f08:	431a      	orrs	r2, r3
 8003f0a:	69bb      	ldr	r3, [r7, #24]
 8003f0c:	061b      	lsls	r3, r3, #24
 8003f0e:	431a      	orrs	r2, r3
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	071b      	lsls	r3, r3, #28
 8003f14:	4925      	ldr	r1, [pc, #148]	@ (8003fac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003f16:	4313      	orrs	r3, r2
 8003f18:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d016      	beq.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	685a      	ldr	r2, [r3, #4]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	019b      	lsls	r3, r3, #6
 8003f32:	431a      	orrs	r2, r3
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	68db      	ldr	r3, [r3, #12]
 8003f38:	085b      	lsrs	r3, r3, #1
 8003f3a:	3b01      	subs	r3, #1
 8003f3c:	041b      	lsls	r3, r3, #16
 8003f3e:	431a      	orrs	r2, r3
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	691b      	ldr	r3, [r3, #16]
 8003f44:	061b      	lsls	r3, r3, #24
 8003f46:	431a      	orrs	r2, r3
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	695b      	ldr	r3, [r3, #20]
 8003f4c:	071b      	lsls	r3, r3, #28
 8003f4e:	4917      	ldr	r1, [pc, #92]	@ (8003fac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003f50:	4313      	orrs	r3, r2
 8003f52:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003f56:	4b16      	ldr	r3, [pc, #88]	@ (8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8003f58:	2201      	movs	r2, #1
 8003f5a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003f5c:	f7fe f844 	bl	8001fe8 <HAL_GetTick>
 8003f60:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003f62:	e008      	b.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003f64:	f7fe f840 	bl	8001fe8 <HAL_GetTick>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f6c:	1ad3      	subs	r3, r2, r3
 8003f6e:	2b02      	cmp	r3, #2
 8003f70:	d901      	bls.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	e09f      	b.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003f76:	4b0d      	ldr	r3, [pc, #52]	@ (8003fac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d0f0      	beq.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 8003f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	f040 8095 	bne.w	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003f8a:	4b0a      	ldr	r3, [pc, #40]	@ (8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003f90:	f7fe f82a 	bl	8001fe8 <HAL_GetTick>
 8003f94:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003f96:	e00f      	b.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003f98:	f7fe f826 	bl	8001fe8 <HAL_GetTick>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa0:	1ad3      	subs	r3, r2, r3
 8003fa2:	2b02      	cmp	r3, #2
 8003fa4:	d908      	bls.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003fa6:	2303      	movs	r3, #3
 8003fa8:	e085      	b.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003faa:	bf00      	nop
 8003fac:	40023800 	.word	0x40023800
 8003fb0:	42470068 	.word	0x42470068
 8003fb4:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003fb8:	4b41      	ldr	r3, [pc, #260]	@ (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003fc0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003fc4:	d0e8      	beq.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0304 	and.w	r3, r3, #4
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d003      	beq.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d009      	beq.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d02b      	beq.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d127      	bne.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8003fee:	4b34      	ldr	r3, [pc, #208]	@ (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003ff0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ff4:	0c1b      	lsrs	r3, r3, #16
 8003ff6:	f003 0303 	and.w	r3, r3, #3
 8003ffa:	3301      	adds	r3, #1
 8003ffc:	005b      	lsls	r3, r3, #1
 8003ffe:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	699a      	ldr	r2, [r3, #24]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	69db      	ldr	r3, [r3, #28]
 8004008:	019b      	lsls	r3, r3, #6
 800400a:	431a      	orrs	r2, r3
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	085b      	lsrs	r3, r3, #1
 8004010:	3b01      	subs	r3, #1
 8004012:	041b      	lsls	r3, r3, #16
 8004014:	431a      	orrs	r2, r3
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800401a:	061b      	lsls	r3, r3, #24
 800401c:	4928      	ldr	r1, [pc, #160]	@ (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800401e:	4313      	orrs	r3, r2
 8004020:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004024:	4b26      	ldr	r3, [pc, #152]	@ (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004026:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800402a:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004032:	3b01      	subs	r3, #1
 8004034:	021b      	lsls	r3, r3, #8
 8004036:	4922      	ldr	r1, [pc, #136]	@ (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004038:	4313      	orrs	r3, r2
 800403a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004046:	2b00      	cmp	r3, #0
 8004048:	d01d      	beq.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800404e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004052:	d118      	bne.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004054:	4b1a      	ldr	r3, [pc, #104]	@ (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004056:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800405a:	0e1b      	lsrs	r3, r3, #24
 800405c:	f003 030f 	and.w	r3, r3, #15
 8004060:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	699a      	ldr	r2, [r3, #24]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	69db      	ldr	r3, [r3, #28]
 800406a:	019b      	lsls	r3, r3, #6
 800406c:	431a      	orrs	r2, r3
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6a1b      	ldr	r3, [r3, #32]
 8004072:	085b      	lsrs	r3, r3, #1
 8004074:	3b01      	subs	r3, #1
 8004076:	041b      	lsls	r3, r3, #16
 8004078:	431a      	orrs	r2, r3
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	061b      	lsls	r3, r3, #24
 800407e:	4910      	ldr	r1, [pc, #64]	@ (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004080:	4313      	orrs	r3, r2
 8004082:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004086:	4b0f      	ldr	r3, [pc, #60]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8004088:	2201      	movs	r2, #1
 800408a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800408c:	f7fd ffac 	bl	8001fe8 <HAL_GetTick>
 8004090:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004092:	e008      	b.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004094:	f7fd ffa8 	bl	8001fe8 <HAL_GetTick>
 8004098:	4602      	mov	r2, r0
 800409a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800409c:	1ad3      	subs	r3, r2, r3
 800409e:	2b02      	cmp	r3, #2
 80040a0:	d901      	bls.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80040a2:	2303      	movs	r3, #3
 80040a4:	e007      	b.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80040a6:	4b06      	ldr	r3, [pc, #24]	@ (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80040ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80040b2:	d1ef      	bne.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 80040b4:	2300      	movs	r3, #0
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	3730      	adds	r7, #48	@ 0x30
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}
 80040be:	bf00      	nop
 80040c0:	40023800 	.word	0x40023800
 80040c4:	42470070 	.word	0x42470070

080040c8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b089      	sub	sp, #36	@ 0x24
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U;
 80040d0:	2300      	movs	r3, #0
 80040d2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80040d4:	2300      	movs	r3, #0
 80040d6:	61fb      	str	r3, [r7, #28]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80040d8:	2300      	movs	r3, #0
 80040da:	61bb      	str	r3, [r7, #24]
  /* This variable used to store the SAI clock source */
  uint32_t saiclocksource = 0U;
 80040dc:	2300      	movs	r3, #0
 80040de:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80040e0:	2300      	movs	r3, #0
 80040e2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80040e4:	2300      	movs	r3, #0
 80040e6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	3b01      	subs	r3, #1
 80040ec:	2b07      	cmp	r3, #7
 80040ee:	f200 8224 	bhi.w	800453a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80040f2:	a201      	add	r2, pc, #4	@ (adr r2, 80040f8 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80040f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040f8:	080042fb 	.word	0x080042fb
 80040fc:	08004425 	.word	0x08004425
 8004100:	0800453b 	.word	0x0800453b
 8004104:	08004119 	.word	0x08004119
 8004108:	0800453b 	.word	0x0800453b
 800410c:	0800453b 	.word	0x0800453b
 8004110:	0800453b 	.word	0x0800453b
 8004114:	08004119 	.word	0x08004119
  {
    case RCC_PERIPHCLK_SAI1:
    case RCC_PERIPHCLK_SAI2:
    {
      saiclocksource = RCC->DCKCFGR;
 8004118:	4ba8      	ldr	r3, [pc, #672]	@ (80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800411a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800411e:	613b      	str	r3, [r7, #16]
      saiclocksource &= (RCC_DCKCFGR_SAI1SRC | RCC_DCKCFGR_SAI2SRC);
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
 8004126:	613b      	str	r3, [r7, #16]
      switch (saiclocksource)
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800412e:	f000 80d6 	beq.w	80042de <HAL_RCCEx_GetPeriphCLKFreq+0x216>
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004138:	f200 80dd 	bhi.w	80042f6 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 800413c:	693b      	ldr	r3, [r7, #16]
 800413e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004142:	f000 809f 	beq.w	8004284 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8004146:	693b      	ldr	r3, [r7, #16]
 8004148:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800414c:	f200 80d3 	bhi.w	80042f6 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004156:	d05b      	beq.n	8004210 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800415e:	f200 80ca 	bhi.w	80042f6 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004168:	f000 80b6 	beq.w	80042d8 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004172:	f200 80c0 	bhi.w	80042f6 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800417c:	f000 8082 	beq.w	8004284 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004186:	f200 80b6 	bhi.w	80042f6 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d004      	beq.n	800419a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8004190:	693b      	ldr	r3, [r7, #16]
 8004192:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004196:	d03b      	beq.n	8004210 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
          }
          break;
        }
        default :
        {
          break;
 8004198:	e0ad      	b.n	80042f6 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800419a:	4b88      	ldr	r3, [pc, #544]	@ (80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d109      	bne.n	80041ba <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM));
 80041a6:	4b85      	ldr	r3, [pc, #532]	@ (80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80041a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80041b0:	4a83      	ldr	r2, [pc, #524]	@ (80043c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80041b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80041b6:	61bb      	str	r3, [r7, #24]
 80041b8:	e008      	b.n	80041cc <HAL_RCCEx_GetPeriphCLKFreq+0x104>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM)));
 80041ba:	4b80      	ldr	r3, [pc, #512]	@ (80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80041bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80041c4:	4a7f      	ldr	r2, [pc, #508]	@ (80043c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80041c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ca:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24U;
 80041cc:	4b7b      	ldr	r3, [pc, #492]	@ (80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80041ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041d2:	0e1b      	lsrs	r3, r3, #24
 80041d4:	f003 030f 	and.w	r3, r3, #15
 80041d8:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6U)) / (tmpreg1);
 80041da:	4b78      	ldr	r3, [pc, #480]	@ (80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80041dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041e0:	099b      	lsrs	r3, r3, #6
 80041e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041e6:	69ba      	ldr	r2, [r7, #24]
 80041e8:	fb03 f202 	mul.w	r2, r3, r2
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80041f2:	61fb      	str	r3, [r7, #28]
          tmpreg1 = (((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> 8U) + 1U);
 80041f4:	4b71      	ldr	r3, [pc, #452]	@ (80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80041f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80041fa:	0a1b      	lsrs	r3, r3, #8
 80041fc:	f003 031f 	and.w	r3, r3, #31
 8004200:	3301      	adds	r3, #1
 8004202:	617b      	str	r3, [r7, #20]
          frequency = frequency / (tmpreg1);
 8004204:	69fa      	ldr	r2, [r7, #28]
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	fbb2 f3f3 	udiv	r3, r2, r3
 800420c:	61fb      	str	r3, [r7, #28]
          break;
 800420e:	e073      	b.n	80042f8 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8004210:	4b6a      	ldr	r3, [pc, #424]	@ (80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004218:	2b00      	cmp	r3, #0
 800421a:	d109      	bne.n	8004230 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800421c:	4b67      	ldr	r3, [pc, #412]	@ (80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800421e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004222:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004226:	4a66      	ldr	r2, [pc, #408]	@ (80043c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8004228:	fbb2 f3f3 	udiv	r3, r2, r3
 800422c:	61bb      	str	r3, [r7, #24]
 800422e:	e008      	b.n	8004242 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM)));
 8004230:	4b62      	ldr	r3, [pc, #392]	@ (80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004232:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004236:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800423a:	4a62      	ldr	r2, [pc, #392]	@ (80043c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800423c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004240:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24U;
 8004242:	4b5e      	ldr	r3, [pc, #376]	@ (80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004244:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004248:	0e1b      	lsrs	r3, r3, #24
 800424a:	f003 030f 	and.w	r3, r3, #15
 800424e:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U)) / (tmpreg1);
 8004250:	4b5a      	ldr	r3, [pc, #360]	@ (80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004252:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004256:	099b      	lsrs	r3, r3, #6
 8004258:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800425c:	69ba      	ldr	r2, [r7, #24]
 800425e:	fb03 f202 	mul.w	r2, r3, r2
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	fbb2 f3f3 	udiv	r3, r2, r3
 8004268:	61fb      	str	r3, [r7, #28]
          tmpreg1 = ((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) + 1U);
 800426a:	4b54      	ldr	r3, [pc, #336]	@ (80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800426c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004270:	f003 031f 	and.w	r3, r3, #31
 8004274:	3301      	adds	r3, #1
 8004276:	617b      	str	r3, [r7, #20]
          frequency = frequency / (tmpreg1);
 8004278:	69fa      	ldr	r2, [r7, #28]
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004280:	61fb      	str	r3, [r7, #28]
          break;
 8004282:	e039      	b.n	80042f8 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8004284:	4b4d      	ldr	r3, [pc, #308]	@ (80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800428c:	2b00      	cmp	r3, #0
 800428e:	d108      	bne.n	80042a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004290:	4b4a      	ldr	r3, [pc, #296]	@ (80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004298:	4a49      	ldr	r2, [pc, #292]	@ (80043c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800429a:	fbb2 f3f3 	udiv	r3, r2, r3
 800429e:	61bb      	str	r3, [r7, #24]
 80042a0:	e007      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80042a2:	4b46      	ldr	r3, [pc, #280]	@ (80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80042aa:	4a46      	ldr	r2, [pc, #280]	@ (80043c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80042ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80042b0:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U;
 80042b2:	4b42      	ldr	r3, [pc, #264]	@ (80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	0f1b      	lsrs	r3, r3, #28
 80042b8:	f003 0307 	and.w	r3, r3, #7
 80042bc:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U)) / (tmpreg1);
 80042be:	4b3f      	ldr	r3, [pc, #252]	@ (80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	099b      	lsrs	r3, r3, #6
 80042c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042c8:	69ba      	ldr	r2, [r7, #24]
 80042ca:	fb03 f202 	mul.w	r2, r3, r2
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80042d4:	61fb      	str	r3, [r7, #28]
          break;
 80042d6:	e00f      	b.n	80042f8 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          frequency = EXTERNAL_CLOCK_VALUE;
 80042d8:	4b3b      	ldr	r3, [pc, #236]	@ (80043c8 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 80042da:	61fb      	str	r3, [r7, #28]
          break;
 80042dc:	e00c      	b.n	80042f8 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80042de:	4b37      	ldr	r3, [pc, #220]	@ (80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d102      	bne.n	80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
            frequency = (uint32_t)(HSI_VALUE);
 80042ea:	4b35      	ldr	r3, [pc, #212]	@ (80043c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80042ec:	61fb      	str	r3, [r7, #28]
          break;
 80042ee:	e003      	b.n	80042f8 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
            frequency = (uint32_t)(HSE_VALUE);
 80042f0:	4b34      	ldr	r3, [pc, #208]	@ (80043c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80042f2:	61fb      	str	r3, [r7, #28]
          break;
 80042f4:	e000      	b.n	80042f8 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          break;
 80042f6:	bf00      	nop
        }
      }
      break;
 80042f8:	e120      	b.n	800453c <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    }
    case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 80042fa:	4b30      	ldr	r3, [pc, #192]	@ (80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80042fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004300:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8004304:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 800430c:	d079      	beq.n	8004402 <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 8004314:	f200 8082 	bhi.w	800441c <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800431e:	d03c      	beq.n	800439a <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004326:	d879      	bhi.n	800441c <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d006      	beq.n	800433c <HAL_RCCEx_GetPeriphCLKFreq+0x274>
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004334:	d172      	bne.n	800441c <HAL_RCCEx_GetPeriphCLKFreq+0x354>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004336:	4b24      	ldr	r3, [pc, #144]	@ (80043c8 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8004338:	61fb      	str	r3, [r7, #28]
          break;
 800433a:	e072      	b.n	8004422 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800433c:	4b1f      	ldr	r3, [pc, #124]	@ (80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004344:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004348:	d109      	bne.n	800435e <HAL_RCCEx_GetPeriphCLKFreq+0x296>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800434a:	4b1c      	ldr	r3, [pc, #112]	@ (80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800434c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004350:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004354:	4a1b      	ldr	r2, [pc, #108]	@ (80043c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8004356:	fbb2 f3f3 	udiv	r3, r2, r3
 800435a:	61bb      	str	r3, [r7, #24]
 800435c:	e008      	b.n	8004370 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800435e:	4b17      	ldr	r3, [pc, #92]	@ (80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004360:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004364:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004368:	4a15      	ldr	r2, [pc, #84]	@ (80043c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800436a:	fbb2 f3f3 	udiv	r3, r2, r3
 800436e:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004370:	4b12      	ldr	r3, [pc, #72]	@ (80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004372:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004376:	099b      	lsrs	r3, r3, #6
 8004378:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800437c:	69bb      	ldr	r3, [r7, #24]
 800437e:	fb02 f303 	mul.w	r3, r2, r3
 8004382:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004384:	4b0d      	ldr	r3, [pc, #52]	@ (80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004386:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800438a:	0f1b      	lsrs	r3, r3, #28
 800438c:	f003 0307 	and.w	r3, r3, #7
 8004390:	68ba      	ldr	r2, [r7, #8]
 8004392:	fbb2 f3f3 	udiv	r3, r2, r3
 8004396:	61fb      	str	r3, [r7, #28]
          break;
 8004398:	e043      	b.n	8004422 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
        case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800439a:	4b08      	ldr	r3, [pc, #32]	@ (80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80043a6:	d111      	bne.n	80043cc <HAL_RCCEx_GetPeriphCLKFreq+0x304>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80043a8:	4b04      	ldr	r3, [pc, #16]	@ (80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80043b0:	4a04      	ldr	r2, [pc, #16]	@ (80043c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80043b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80043b6:	61bb      	str	r3, [r7, #24]
 80043b8:	e010      	b.n	80043dc <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 80043ba:	bf00      	nop
 80043bc:	40023800 	.word	0x40023800
 80043c0:	00f42400 	.word	0x00f42400
 80043c4:	007a1200 	.word	0x007a1200
 80043c8:	00bb8000 	.word	0x00bb8000
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80043cc:	4b5f      	ldr	r3, [pc, #380]	@ (800454c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80043d4:	4a5e      	ldr	r2, [pc, #376]	@ (8004550 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 80043d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80043da:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 80043dc:	4b5b      	ldr	r3, [pc, #364]	@ (800454c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	099b      	lsrs	r3, r3, #6
 80043e2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80043e6:	69bb      	ldr	r3, [r7, #24]
 80043e8:	fb02 f303 	mul.w	r3, r2, r3
 80043ec:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 80043ee:	4b57      	ldr	r3, [pc, #348]	@ (800454c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	0f1b      	lsrs	r3, r3, #28
 80043f4:	f003 0307 	and.w	r3, r3, #7
 80043f8:	68ba      	ldr	r2, [r7, #8]
 80043fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80043fe:	61fb      	str	r3, [r7, #28]
          break;
 8004400:	e00f      	b.n	8004422 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
        case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004402:	4b52      	ldr	r3, [pc, #328]	@ (800454c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800440a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800440e:	d102      	bne.n	8004416 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
          {
            frequency = HSE_VALUE;
 8004410:	4b50      	ldr	r3, [pc, #320]	@ (8004554 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 8004412:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 8004414:	e005      	b.n	8004422 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
            frequency = HSI_VALUE;
 8004416:	4b4e      	ldr	r3, [pc, #312]	@ (8004550 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8004418:	61fb      	str	r3, [r7, #28]
          break;
 800441a:	e002      	b.n	8004422 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 800441c:	2300      	movs	r3, #0
 800441e:	61fb      	str	r3, [r7, #28]
          break;
 8004420:	bf00      	nop
        }
      }
      break;
 8004422:	e08b      	b.n	800453c <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    }
    case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 8004424:	4b49      	ldr	r3, [pc, #292]	@ (800454c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004426:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800442a:	f003 53c0 	and.w	r3, r3, #402653184	@ 0x18000000
 800442e:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8004436:	d06f      	beq.n	8004518 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800443e:	d878      	bhi.n	8004532 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004446:	d03c      	beq.n	80044c2 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800444e:	d870      	bhi.n	8004532 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d006      	beq.n	8004464 <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800445c:	d169      	bne.n	8004532 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800445e:	4b3e      	ldr	r3, [pc, #248]	@ (8004558 <HAL_RCCEx_GetPeriphCLKFreq+0x490>)
 8004460:	61fb      	str	r3, [r7, #28]
          break;
 8004462:	e069      	b.n	8004538 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004464:	4b39      	ldr	r3, [pc, #228]	@ (800454c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800446c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004470:	d109      	bne.n	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004472:	4b36      	ldr	r3, [pc, #216]	@ (800454c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004474:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004478:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800447c:	4a35      	ldr	r2, [pc, #212]	@ (8004554 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 800447e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004482:	61bb      	str	r3, [r7, #24]
 8004484:	e008      	b.n	8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004486:	4b31      	ldr	r3, [pc, #196]	@ (800454c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004488:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800448c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004490:	4a2f      	ldr	r2, [pc, #188]	@ (8004550 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8004492:	fbb2 f3f3 	udiv	r3, r2, r3
 8004496:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004498:	4b2c      	ldr	r3, [pc, #176]	@ (800454c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 800449a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800449e:	099b      	lsrs	r3, r3, #6
 80044a0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80044a4:	69bb      	ldr	r3, [r7, #24]
 80044a6:	fb02 f303 	mul.w	r3, r2, r3
 80044aa:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80044ac:	4b27      	ldr	r3, [pc, #156]	@ (800454c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80044ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044b2:	0f1b      	lsrs	r3, r3, #28
 80044b4:	f003 0307 	and.w	r3, r3, #7
 80044b8:	68ba      	ldr	r2, [r7, #8]
 80044ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80044be:	61fb      	str	r3, [r7, #28]
          break;
 80044c0:	e03a      	b.n	8004538 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
        case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80044c2:	4b22      	ldr	r3, [pc, #136]	@ (800454c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044ce:	d108      	bne.n	80044e2 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80044d0:	4b1e      	ldr	r3, [pc, #120]	@ (800454c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80044d8:	4a1e      	ldr	r2, [pc, #120]	@ (8004554 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 80044da:	fbb2 f3f3 	udiv	r3, r2, r3
 80044de:	61bb      	str	r3, [r7, #24]
 80044e0:	e007      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x42a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80044e2:	4b1a      	ldr	r3, [pc, #104]	@ (800454c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80044ea:	4a19      	ldr	r2, [pc, #100]	@ (8004550 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 80044ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80044f0:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 80044f2:	4b16      	ldr	r3, [pc, #88]	@ (800454c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	099b      	lsrs	r3, r3, #6
 80044f8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80044fc:	69bb      	ldr	r3, [r7, #24]
 80044fe:	fb02 f303 	mul.w	r3, r2, r3
 8004502:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8004504:	4b11      	ldr	r3, [pc, #68]	@ (800454c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	0f1b      	lsrs	r3, r3, #28
 800450a:	f003 0307 	and.w	r3, r3, #7
 800450e:	68ba      	ldr	r2, [r7, #8]
 8004510:	fbb2 f3f3 	udiv	r3, r2, r3
 8004514:	61fb      	str	r3, [r7, #28]
          break;
 8004516:	e00f      	b.n	8004538 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
        case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004518:	4b0c      	ldr	r3, [pc, #48]	@ (800454c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004520:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004524:	d102      	bne.n	800452c <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          {
            frequency = HSE_VALUE;
 8004526:	4b0b      	ldr	r3, [pc, #44]	@ (8004554 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 8004528:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 800452a:	e005      	b.n	8004538 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
            frequency = HSI_VALUE;
 800452c:	4b08      	ldr	r3, [pc, #32]	@ (8004550 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 800452e:	61fb      	str	r3, [r7, #28]
          break;
 8004530:	e002      	b.n	8004538 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8004532:	2300      	movs	r3, #0
 8004534:	61fb      	str	r3, [r7, #28]
          break;
 8004536:	bf00      	nop
        }
      }
      break;
 8004538:	e000      	b.n	800453c <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    }
    default:
    {
      break;
 800453a:	bf00      	nop
    }
  }
  return frequency;
 800453c:	69fb      	ldr	r3, [r7, #28]
}
 800453e:	4618      	mov	r0, r3
 8004540:	3724      	adds	r7, #36	@ 0x24
 8004542:	46bd      	mov	sp, r7
 8004544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004548:	4770      	bx	lr
 800454a:	bf00      	nop
 800454c:	40023800 	.word	0x40023800
 8004550:	00f42400 	.word	0x00f42400
 8004554:	007a1200 	.word	0x007a1200
 8004558:	00bb8000 	.word	0x00bb8000

0800455c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800455c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004560:	b0ae      	sub	sp, #184	@ 0xb8
 8004562:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004564:	2300      	movs	r3, #0
 8004566:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800456a:	2300      	movs	r3, #0
 800456c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8004570:	2300      	movs	r3, #0
 8004572:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8004576:	2300      	movs	r3, #0
 8004578:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800457c:	2300      	movs	r3, #0
 800457e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004582:	4bcb      	ldr	r3, [pc, #812]	@ (80048b0 <HAL_RCC_GetSysClockFreq+0x354>)
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	f003 030c 	and.w	r3, r3, #12
 800458a:	2b0c      	cmp	r3, #12
 800458c:	f200 8206 	bhi.w	800499c <HAL_RCC_GetSysClockFreq+0x440>
 8004590:	a201      	add	r2, pc, #4	@ (adr r2, 8004598 <HAL_RCC_GetSysClockFreq+0x3c>)
 8004592:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004596:	bf00      	nop
 8004598:	080045cd 	.word	0x080045cd
 800459c:	0800499d 	.word	0x0800499d
 80045a0:	0800499d 	.word	0x0800499d
 80045a4:	0800499d 	.word	0x0800499d
 80045a8:	080045d5 	.word	0x080045d5
 80045ac:	0800499d 	.word	0x0800499d
 80045b0:	0800499d 	.word	0x0800499d
 80045b4:	0800499d 	.word	0x0800499d
 80045b8:	080045dd 	.word	0x080045dd
 80045bc:	0800499d 	.word	0x0800499d
 80045c0:	0800499d 	.word	0x0800499d
 80045c4:	0800499d 	.word	0x0800499d
 80045c8:	080047cd 	.word	0x080047cd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80045cc:	4bb9      	ldr	r3, [pc, #740]	@ (80048b4 <HAL_RCC_GetSysClockFreq+0x358>)
 80045ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80045d2:	e1e7      	b.n	80049a4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80045d4:	4bb8      	ldr	r3, [pc, #736]	@ (80048b8 <HAL_RCC_GetSysClockFreq+0x35c>)
 80045d6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80045da:	e1e3      	b.n	80049a4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80045dc:	4bb4      	ldr	r3, [pc, #720]	@ (80048b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80045e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80045e8:	4bb1      	ldr	r3, [pc, #708]	@ (80048b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d071      	beq.n	80046d8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045f4:	4bae      	ldr	r3, [pc, #696]	@ (80048b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	099b      	lsrs	r3, r3, #6
 80045fa:	2200      	movs	r2, #0
 80045fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004600:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004604:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004608:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800460c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004610:	2300      	movs	r3, #0
 8004612:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004616:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800461a:	4622      	mov	r2, r4
 800461c:	462b      	mov	r3, r5
 800461e:	f04f 0000 	mov.w	r0, #0
 8004622:	f04f 0100 	mov.w	r1, #0
 8004626:	0159      	lsls	r1, r3, #5
 8004628:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800462c:	0150      	lsls	r0, r2, #5
 800462e:	4602      	mov	r2, r0
 8004630:	460b      	mov	r3, r1
 8004632:	4621      	mov	r1, r4
 8004634:	1a51      	subs	r1, r2, r1
 8004636:	6439      	str	r1, [r7, #64]	@ 0x40
 8004638:	4629      	mov	r1, r5
 800463a:	eb63 0301 	sbc.w	r3, r3, r1
 800463e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004640:	f04f 0200 	mov.w	r2, #0
 8004644:	f04f 0300 	mov.w	r3, #0
 8004648:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800464c:	4649      	mov	r1, r9
 800464e:	018b      	lsls	r3, r1, #6
 8004650:	4641      	mov	r1, r8
 8004652:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004656:	4641      	mov	r1, r8
 8004658:	018a      	lsls	r2, r1, #6
 800465a:	4641      	mov	r1, r8
 800465c:	1a51      	subs	r1, r2, r1
 800465e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004660:	4649      	mov	r1, r9
 8004662:	eb63 0301 	sbc.w	r3, r3, r1
 8004666:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004668:	f04f 0200 	mov.w	r2, #0
 800466c:	f04f 0300 	mov.w	r3, #0
 8004670:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8004674:	4649      	mov	r1, r9
 8004676:	00cb      	lsls	r3, r1, #3
 8004678:	4641      	mov	r1, r8
 800467a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800467e:	4641      	mov	r1, r8
 8004680:	00ca      	lsls	r2, r1, #3
 8004682:	4610      	mov	r0, r2
 8004684:	4619      	mov	r1, r3
 8004686:	4603      	mov	r3, r0
 8004688:	4622      	mov	r2, r4
 800468a:	189b      	adds	r3, r3, r2
 800468c:	633b      	str	r3, [r7, #48]	@ 0x30
 800468e:	462b      	mov	r3, r5
 8004690:	460a      	mov	r2, r1
 8004692:	eb42 0303 	adc.w	r3, r2, r3
 8004696:	637b      	str	r3, [r7, #52]	@ 0x34
 8004698:	f04f 0200 	mov.w	r2, #0
 800469c:	f04f 0300 	mov.w	r3, #0
 80046a0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80046a4:	4629      	mov	r1, r5
 80046a6:	024b      	lsls	r3, r1, #9
 80046a8:	4621      	mov	r1, r4
 80046aa:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80046ae:	4621      	mov	r1, r4
 80046b0:	024a      	lsls	r2, r1, #9
 80046b2:	4610      	mov	r0, r2
 80046b4:	4619      	mov	r1, r3
 80046b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80046ba:	2200      	movs	r2, #0
 80046bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80046c0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80046c4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80046c8:	f7fb fd9c 	bl	8000204 <__aeabi_uldivmod>
 80046cc:	4602      	mov	r2, r0
 80046ce:	460b      	mov	r3, r1
 80046d0:	4613      	mov	r3, r2
 80046d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80046d6:	e067      	b.n	80047a8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046d8:	4b75      	ldr	r3, [pc, #468]	@ (80048b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	099b      	lsrs	r3, r3, #6
 80046de:	2200      	movs	r2, #0
 80046e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80046e4:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80046e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80046ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046f0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80046f2:	2300      	movs	r3, #0
 80046f4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80046f6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80046fa:	4622      	mov	r2, r4
 80046fc:	462b      	mov	r3, r5
 80046fe:	f04f 0000 	mov.w	r0, #0
 8004702:	f04f 0100 	mov.w	r1, #0
 8004706:	0159      	lsls	r1, r3, #5
 8004708:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800470c:	0150      	lsls	r0, r2, #5
 800470e:	4602      	mov	r2, r0
 8004710:	460b      	mov	r3, r1
 8004712:	4621      	mov	r1, r4
 8004714:	1a51      	subs	r1, r2, r1
 8004716:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004718:	4629      	mov	r1, r5
 800471a:	eb63 0301 	sbc.w	r3, r3, r1
 800471e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004720:	f04f 0200 	mov.w	r2, #0
 8004724:	f04f 0300 	mov.w	r3, #0
 8004728:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800472c:	4649      	mov	r1, r9
 800472e:	018b      	lsls	r3, r1, #6
 8004730:	4641      	mov	r1, r8
 8004732:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004736:	4641      	mov	r1, r8
 8004738:	018a      	lsls	r2, r1, #6
 800473a:	4641      	mov	r1, r8
 800473c:	ebb2 0a01 	subs.w	sl, r2, r1
 8004740:	4649      	mov	r1, r9
 8004742:	eb63 0b01 	sbc.w	fp, r3, r1
 8004746:	f04f 0200 	mov.w	r2, #0
 800474a:	f04f 0300 	mov.w	r3, #0
 800474e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004752:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004756:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800475a:	4692      	mov	sl, r2
 800475c:	469b      	mov	fp, r3
 800475e:	4623      	mov	r3, r4
 8004760:	eb1a 0303 	adds.w	r3, sl, r3
 8004764:	623b      	str	r3, [r7, #32]
 8004766:	462b      	mov	r3, r5
 8004768:	eb4b 0303 	adc.w	r3, fp, r3
 800476c:	627b      	str	r3, [r7, #36]	@ 0x24
 800476e:	f04f 0200 	mov.w	r2, #0
 8004772:	f04f 0300 	mov.w	r3, #0
 8004776:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800477a:	4629      	mov	r1, r5
 800477c:	028b      	lsls	r3, r1, #10
 800477e:	4621      	mov	r1, r4
 8004780:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004784:	4621      	mov	r1, r4
 8004786:	028a      	lsls	r2, r1, #10
 8004788:	4610      	mov	r0, r2
 800478a:	4619      	mov	r1, r3
 800478c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004790:	2200      	movs	r2, #0
 8004792:	673b      	str	r3, [r7, #112]	@ 0x70
 8004794:	677a      	str	r2, [r7, #116]	@ 0x74
 8004796:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800479a:	f7fb fd33 	bl	8000204 <__aeabi_uldivmod>
 800479e:	4602      	mov	r2, r0
 80047a0:	460b      	mov	r3, r1
 80047a2:	4613      	mov	r3, r2
 80047a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80047a8:	4b41      	ldr	r3, [pc, #260]	@ (80048b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	0c1b      	lsrs	r3, r3, #16
 80047ae:	f003 0303 	and.w	r3, r3, #3
 80047b2:	3301      	adds	r3, #1
 80047b4:	005b      	lsls	r3, r3, #1
 80047b6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80047ba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80047be:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80047c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80047c6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80047ca:	e0eb      	b.n	80049a4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80047cc:	4b38      	ldr	r3, [pc, #224]	@ (80048b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80047d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80047d8:	4b35      	ldr	r3, [pc, #212]	@ (80048b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d06b      	beq.n	80048bc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047e4:	4b32      	ldr	r3, [pc, #200]	@ (80048b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	099b      	lsrs	r3, r3, #6
 80047ea:	2200      	movs	r2, #0
 80047ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80047ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80047f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80047f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047f6:	663b      	str	r3, [r7, #96]	@ 0x60
 80047f8:	2300      	movs	r3, #0
 80047fa:	667b      	str	r3, [r7, #100]	@ 0x64
 80047fc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004800:	4622      	mov	r2, r4
 8004802:	462b      	mov	r3, r5
 8004804:	f04f 0000 	mov.w	r0, #0
 8004808:	f04f 0100 	mov.w	r1, #0
 800480c:	0159      	lsls	r1, r3, #5
 800480e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004812:	0150      	lsls	r0, r2, #5
 8004814:	4602      	mov	r2, r0
 8004816:	460b      	mov	r3, r1
 8004818:	4621      	mov	r1, r4
 800481a:	1a51      	subs	r1, r2, r1
 800481c:	61b9      	str	r1, [r7, #24]
 800481e:	4629      	mov	r1, r5
 8004820:	eb63 0301 	sbc.w	r3, r3, r1
 8004824:	61fb      	str	r3, [r7, #28]
 8004826:	f04f 0200 	mov.w	r2, #0
 800482a:	f04f 0300 	mov.w	r3, #0
 800482e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004832:	4659      	mov	r1, fp
 8004834:	018b      	lsls	r3, r1, #6
 8004836:	4651      	mov	r1, sl
 8004838:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800483c:	4651      	mov	r1, sl
 800483e:	018a      	lsls	r2, r1, #6
 8004840:	4651      	mov	r1, sl
 8004842:	ebb2 0801 	subs.w	r8, r2, r1
 8004846:	4659      	mov	r1, fp
 8004848:	eb63 0901 	sbc.w	r9, r3, r1
 800484c:	f04f 0200 	mov.w	r2, #0
 8004850:	f04f 0300 	mov.w	r3, #0
 8004854:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004858:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800485c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004860:	4690      	mov	r8, r2
 8004862:	4699      	mov	r9, r3
 8004864:	4623      	mov	r3, r4
 8004866:	eb18 0303 	adds.w	r3, r8, r3
 800486a:	613b      	str	r3, [r7, #16]
 800486c:	462b      	mov	r3, r5
 800486e:	eb49 0303 	adc.w	r3, r9, r3
 8004872:	617b      	str	r3, [r7, #20]
 8004874:	f04f 0200 	mov.w	r2, #0
 8004878:	f04f 0300 	mov.w	r3, #0
 800487c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004880:	4629      	mov	r1, r5
 8004882:	024b      	lsls	r3, r1, #9
 8004884:	4621      	mov	r1, r4
 8004886:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800488a:	4621      	mov	r1, r4
 800488c:	024a      	lsls	r2, r1, #9
 800488e:	4610      	mov	r0, r2
 8004890:	4619      	mov	r1, r3
 8004892:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004896:	2200      	movs	r2, #0
 8004898:	65bb      	str	r3, [r7, #88]	@ 0x58
 800489a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800489c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80048a0:	f7fb fcb0 	bl	8000204 <__aeabi_uldivmod>
 80048a4:	4602      	mov	r2, r0
 80048a6:	460b      	mov	r3, r1
 80048a8:	4613      	mov	r3, r2
 80048aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80048ae:	e065      	b.n	800497c <HAL_RCC_GetSysClockFreq+0x420>
 80048b0:	40023800 	.word	0x40023800
 80048b4:	00f42400 	.word	0x00f42400
 80048b8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048bc:	4b3d      	ldr	r3, [pc, #244]	@ (80049b4 <HAL_RCC_GetSysClockFreq+0x458>)
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	099b      	lsrs	r3, r3, #6
 80048c2:	2200      	movs	r2, #0
 80048c4:	4618      	mov	r0, r3
 80048c6:	4611      	mov	r1, r2
 80048c8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80048cc:	653b      	str	r3, [r7, #80]	@ 0x50
 80048ce:	2300      	movs	r3, #0
 80048d0:	657b      	str	r3, [r7, #84]	@ 0x54
 80048d2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80048d6:	4642      	mov	r2, r8
 80048d8:	464b      	mov	r3, r9
 80048da:	f04f 0000 	mov.w	r0, #0
 80048de:	f04f 0100 	mov.w	r1, #0
 80048e2:	0159      	lsls	r1, r3, #5
 80048e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048e8:	0150      	lsls	r0, r2, #5
 80048ea:	4602      	mov	r2, r0
 80048ec:	460b      	mov	r3, r1
 80048ee:	4641      	mov	r1, r8
 80048f0:	1a51      	subs	r1, r2, r1
 80048f2:	60b9      	str	r1, [r7, #8]
 80048f4:	4649      	mov	r1, r9
 80048f6:	eb63 0301 	sbc.w	r3, r3, r1
 80048fa:	60fb      	str	r3, [r7, #12]
 80048fc:	f04f 0200 	mov.w	r2, #0
 8004900:	f04f 0300 	mov.w	r3, #0
 8004904:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004908:	4659      	mov	r1, fp
 800490a:	018b      	lsls	r3, r1, #6
 800490c:	4651      	mov	r1, sl
 800490e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004912:	4651      	mov	r1, sl
 8004914:	018a      	lsls	r2, r1, #6
 8004916:	4651      	mov	r1, sl
 8004918:	1a54      	subs	r4, r2, r1
 800491a:	4659      	mov	r1, fp
 800491c:	eb63 0501 	sbc.w	r5, r3, r1
 8004920:	f04f 0200 	mov.w	r2, #0
 8004924:	f04f 0300 	mov.w	r3, #0
 8004928:	00eb      	lsls	r3, r5, #3
 800492a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800492e:	00e2      	lsls	r2, r4, #3
 8004930:	4614      	mov	r4, r2
 8004932:	461d      	mov	r5, r3
 8004934:	4643      	mov	r3, r8
 8004936:	18e3      	adds	r3, r4, r3
 8004938:	603b      	str	r3, [r7, #0]
 800493a:	464b      	mov	r3, r9
 800493c:	eb45 0303 	adc.w	r3, r5, r3
 8004940:	607b      	str	r3, [r7, #4]
 8004942:	f04f 0200 	mov.w	r2, #0
 8004946:	f04f 0300 	mov.w	r3, #0
 800494a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800494e:	4629      	mov	r1, r5
 8004950:	028b      	lsls	r3, r1, #10
 8004952:	4621      	mov	r1, r4
 8004954:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004958:	4621      	mov	r1, r4
 800495a:	028a      	lsls	r2, r1, #10
 800495c:	4610      	mov	r0, r2
 800495e:	4619      	mov	r1, r3
 8004960:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004964:	2200      	movs	r2, #0
 8004966:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004968:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800496a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800496e:	f7fb fc49 	bl	8000204 <__aeabi_uldivmod>
 8004972:	4602      	mov	r2, r0
 8004974:	460b      	mov	r3, r1
 8004976:	4613      	mov	r3, r2
 8004978:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800497c:	4b0d      	ldr	r3, [pc, #52]	@ (80049b4 <HAL_RCC_GetSysClockFreq+0x458>)
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	0f1b      	lsrs	r3, r3, #28
 8004982:	f003 0307 	and.w	r3, r3, #7
 8004986:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800498a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800498e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004992:	fbb2 f3f3 	udiv	r3, r2, r3
 8004996:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800499a:	e003      	b.n	80049a4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800499c:	4b06      	ldr	r3, [pc, #24]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x45c>)
 800499e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80049a2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049a4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	37b8      	adds	r7, #184	@ 0xb8
 80049ac:	46bd      	mov	sp, r7
 80049ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049b2:	bf00      	nop
 80049b4:	40023800 	.word	0x40023800
 80049b8:	00f42400 	.word	0x00f42400

080049bc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b086      	sub	sp, #24
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d101      	bne.n	80049ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e28d      	b.n	8004eea <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f003 0301 	and.w	r3, r3, #1
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	f000 8083 	beq.w	8004ae2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80049dc:	4b94      	ldr	r3, [pc, #592]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	f003 030c 	and.w	r3, r3, #12
 80049e4:	2b04      	cmp	r3, #4
 80049e6:	d019      	beq.n	8004a1c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80049e8:	4b91      	ldr	r3, [pc, #580]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	f003 030c 	and.w	r3, r3, #12
        || \
 80049f0:	2b08      	cmp	r3, #8
 80049f2:	d106      	bne.n	8004a02 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80049f4:	4b8e      	ldr	r3, [pc, #568]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049fc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a00:	d00c      	beq.n	8004a1c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a02:	4b8b      	ldr	r3, [pc, #556]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004a0a:	2b0c      	cmp	r3, #12
 8004a0c:	d112      	bne.n	8004a34 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a0e:	4b88      	ldr	r3, [pc, #544]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a16:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a1a:	d10b      	bne.n	8004a34 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a1c:	4b84      	ldr	r3, [pc, #528]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d05b      	beq.n	8004ae0 <HAL_RCC_OscConfig+0x124>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d157      	bne.n	8004ae0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	e25a      	b.n	8004eea <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a3c:	d106      	bne.n	8004a4c <HAL_RCC_OscConfig+0x90>
 8004a3e:	4b7c      	ldr	r3, [pc, #496]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a7b      	ldr	r2, [pc, #492]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004a44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a48:	6013      	str	r3, [r2, #0]
 8004a4a:	e01d      	b.n	8004a88 <HAL_RCC_OscConfig+0xcc>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a54:	d10c      	bne.n	8004a70 <HAL_RCC_OscConfig+0xb4>
 8004a56:	4b76      	ldr	r3, [pc, #472]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a75      	ldr	r2, [pc, #468]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004a5c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a60:	6013      	str	r3, [r2, #0]
 8004a62:	4b73      	ldr	r3, [pc, #460]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a72      	ldr	r2, [pc, #456]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004a68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a6c:	6013      	str	r3, [r2, #0]
 8004a6e:	e00b      	b.n	8004a88 <HAL_RCC_OscConfig+0xcc>
 8004a70:	4b6f      	ldr	r3, [pc, #444]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a6e      	ldr	r2, [pc, #440]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004a76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a7a:	6013      	str	r3, [r2, #0]
 8004a7c:	4b6c      	ldr	r3, [pc, #432]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a6b      	ldr	r2, [pc, #428]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004a82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d013      	beq.n	8004ab8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a90:	f7fd faaa 	bl	8001fe8 <HAL_GetTick>
 8004a94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a96:	e008      	b.n	8004aaa <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a98:	f7fd faa6 	bl	8001fe8 <HAL_GetTick>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	1ad3      	subs	r3, r2, r3
 8004aa2:	2b64      	cmp	r3, #100	@ 0x64
 8004aa4:	d901      	bls.n	8004aaa <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	e21f      	b.n	8004eea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aaa:	4b61      	ldr	r3, [pc, #388]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d0f0      	beq.n	8004a98 <HAL_RCC_OscConfig+0xdc>
 8004ab6:	e014      	b.n	8004ae2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ab8:	f7fd fa96 	bl	8001fe8 <HAL_GetTick>
 8004abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004abe:	e008      	b.n	8004ad2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ac0:	f7fd fa92 	bl	8001fe8 <HAL_GetTick>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	1ad3      	subs	r3, r2, r3
 8004aca:	2b64      	cmp	r3, #100	@ 0x64
 8004acc:	d901      	bls.n	8004ad2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004ace:	2303      	movs	r3, #3
 8004ad0:	e20b      	b.n	8004eea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ad2:	4b57      	ldr	r3, [pc, #348]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d1f0      	bne.n	8004ac0 <HAL_RCC_OscConfig+0x104>
 8004ade:	e000      	b.n	8004ae2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ae0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f003 0302 	and.w	r3, r3, #2
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d06f      	beq.n	8004bce <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004aee:	4b50      	ldr	r3, [pc, #320]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	f003 030c 	and.w	r3, r3, #12
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d017      	beq.n	8004b2a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004afa:	4b4d      	ldr	r3, [pc, #308]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	f003 030c 	and.w	r3, r3, #12
        || \
 8004b02:	2b08      	cmp	r3, #8
 8004b04:	d105      	bne.n	8004b12 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004b06:	4b4a      	ldr	r3, [pc, #296]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d00b      	beq.n	8004b2a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b12:	4b47      	ldr	r3, [pc, #284]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004b14:	689b      	ldr	r3, [r3, #8]
 8004b16:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004b1a:	2b0c      	cmp	r3, #12
 8004b1c:	d11c      	bne.n	8004b58 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b1e:	4b44      	ldr	r3, [pc, #272]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d116      	bne.n	8004b58 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b2a:	4b41      	ldr	r3, [pc, #260]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 0302 	and.w	r3, r3, #2
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d005      	beq.n	8004b42 <HAL_RCC_OscConfig+0x186>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	68db      	ldr	r3, [r3, #12]
 8004b3a:	2b01      	cmp	r3, #1
 8004b3c:	d001      	beq.n	8004b42 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e1d3      	b.n	8004eea <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b42:	4b3b      	ldr	r3, [pc, #236]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	691b      	ldr	r3, [r3, #16]
 8004b4e:	00db      	lsls	r3, r3, #3
 8004b50:	4937      	ldr	r1, [pc, #220]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004b52:	4313      	orrs	r3, r2
 8004b54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b56:	e03a      	b.n	8004bce <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	68db      	ldr	r3, [r3, #12]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d020      	beq.n	8004ba2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b60:	4b34      	ldr	r3, [pc, #208]	@ (8004c34 <HAL_RCC_OscConfig+0x278>)
 8004b62:	2201      	movs	r2, #1
 8004b64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b66:	f7fd fa3f 	bl	8001fe8 <HAL_GetTick>
 8004b6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b6c:	e008      	b.n	8004b80 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b6e:	f7fd fa3b 	bl	8001fe8 <HAL_GetTick>
 8004b72:	4602      	mov	r2, r0
 8004b74:	693b      	ldr	r3, [r7, #16]
 8004b76:	1ad3      	subs	r3, r2, r3
 8004b78:	2b02      	cmp	r3, #2
 8004b7a:	d901      	bls.n	8004b80 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004b7c:	2303      	movs	r3, #3
 8004b7e:	e1b4      	b.n	8004eea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b80:	4b2b      	ldr	r3, [pc, #172]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 0302 	and.w	r3, r3, #2
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d0f0      	beq.n	8004b6e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b8c:	4b28      	ldr	r3, [pc, #160]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	691b      	ldr	r3, [r3, #16]
 8004b98:	00db      	lsls	r3, r3, #3
 8004b9a:	4925      	ldr	r1, [pc, #148]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	600b      	str	r3, [r1, #0]
 8004ba0:	e015      	b.n	8004bce <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ba2:	4b24      	ldr	r3, [pc, #144]	@ (8004c34 <HAL_RCC_OscConfig+0x278>)
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ba8:	f7fd fa1e 	bl	8001fe8 <HAL_GetTick>
 8004bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bae:	e008      	b.n	8004bc2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bb0:	f7fd fa1a 	bl	8001fe8 <HAL_GetTick>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	1ad3      	subs	r3, r2, r3
 8004bba:	2b02      	cmp	r3, #2
 8004bbc:	d901      	bls.n	8004bc2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004bbe:	2303      	movs	r3, #3
 8004bc0:	e193      	b.n	8004eea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bc2:	4b1b      	ldr	r3, [pc, #108]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f003 0302 	and.w	r3, r3, #2
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d1f0      	bne.n	8004bb0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f003 0308 	and.w	r3, r3, #8
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d036      	beq.n	8004c48 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	695b      	ldr	r3, [r3, #20]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d016      	beq.n	8004c10 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004be2:	4b15      	ldr	r3, [pc, #84]	@ (8004c38 <HAL_RCC_OscConfig+0x27c>)
 8004be4:	2201      	movs	r2, #1
 8004be6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004be8:	f7fd f9fe 	bl	8001fe8 <HAL_GetTick>
 8004bec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bee:	e008      	b.n	8004c02 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bf0:	f7fd f9fa 	bl	8001fe8 <HAL_GetTick>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	1ad3      	subs	r3, r2, r3
 8004bfa:	2b02      	cmp	r3, #2
 8004bfc:	d901      	bls.n	8004c02 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004bfe:	2303      	movs	r3, #3
 8004c00:	e173      	b.n	8004eea <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c02:	4b0b      	ldr	r3, [pc, #44]	@ (8004c30 <HAL_RCC_OscConfig+0x274>)
 8004c04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c06:	f003 0302 	and.w	r3, r3, #2
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d0f0      	beq.n	8004bf0 <HAL_RCC_OscConfig+0x234>
 8004c0e:	e01b      	b.n	8004c48 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c10:	4b09      	ldr	r3, [pc, #36]	@ (8004c38 <HAL_RCC_OscConfig+0x27c>)
 8004c12:	2200      	movs	r2, #0
 8004c14:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c16:	f7fd f9e7 	bl	8001fe8 <HAL_GetTick>
 8004c1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c1c:	e00e      	b.n	8004c3c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c1e:	f7fd f9e3 	bl	8001fe8 <HAL_GetTick>
 8004c22:	4602      	mov	r2, r0
 8004c24:	693b      	ldr	r3, [r7, #16]
 8004c26:	1ad3      	subs	r3, r2, r3
 8004c28:	2b02      	cmp	r3, #2
 8004c2a:	d907      	bls.n	8004c3c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004c2c:	2303      	movs	r3, #3
 8004c2e:	e15c      	b.n	8004eea <HAL_RCC_OscConfig+0x52e>
 8004c30:	40023800 	.word	0x40023800
 8004c34:	42470000 	.word	0x42470000
 8004c38:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c3c:	4b8a      	ldr	r3, [pc, #552]	@ (8004e68 <HAL_RCC_OscConfig+0x4ac>)
 8004c3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c40:	f003 0302 	and.w	r3, r3, #2
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d1ea      	bne.n	8004c1e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f003 0304 	and.w	r3, r3, #4
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	f000 8097 	beq.w	8004d84 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c56:	2300      	movs	r3, #0
 8004c58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c5a:	4b83      	ldr	r3, [pc, #524]	@ (8004e68 <HAL_RCC_OscConfig+0x4ac>)
 8004c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d10f      	bne.n	8004c86 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c66:	2300      	movs	r3, #0
 8004c68:	60bb      	str	r3, [r7, #8]
 8004c6a:	4b7f      	ldr	r3, [pc, #508]	@ (8004e68 <HAL_RCC_OscConfig+0x4ac>)
 8004c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c6e:	4a7e      	ldr	r2, [pc, #504]	@ (8004e68 <HAL_RCC_OscConfig+0x4ac>)
 8004c70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c74:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c76:	4b7c      	ldr	r3, [pc, #496]	@ (8004e68 <HAL_RCC_OscConfig+0x4ac>)
 8004c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c7e:	60bb      	str	r3, [r7, #8]
 8004c80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c82:	2301      	movs	r3, #1
 8004c84:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c86:	4b79      	ldr	r3, [pc, #484]	@ (8004e6c <HAL_RCC_OscConfig+0x4b0>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d118      	bne.n	8004cc4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c92:	4b76      	ldr	r3, [pc, #472]	@ (8004e6c <HAL_RCC_OscConfig+0x4b0>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a75      	ldr	r2, [pc, #468]	@ (8004e6c <HAL_RCC_OscConfig+0x4b0>)
 8004c98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c9e:	f7fd f9a3 	bl	8001fe8 <HAL_GetTick>
 8004ca2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ca4:	e008      	b.n	8004cb8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ca6:	f7fd f99f 	bl	8001fe8 <HAL_GetTick>
 8004caa:	4602      	mov	r2, r0
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	1ad3      	subs	r3, r2, r3
 8004cb0:	2b02      	cmp	r3, #2
 8004cb2:	d901      	bls.n	8004cb8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004cb4:	2303      	movs	r3, #3
 8004cb6:	e118      	b.n	8004eea <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cb8:	4b6c      	ldr	r3, [pc, #432]	@ (8004e6c <HAL_RCC_OscConfig+0x4b0>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d0f0      	beq.n	8004ca6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	d106      	bne.n	8004cda <HAL_RCC_OscConfig+0x31e>
 8004ccc:	4b66      	ldr	r3, [pc, #408]	@ (8004e68 <HAL_RCC_OscConfig+0x4ac>)
 8004cce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cd0:	4a65      	ldr	r2, [pc, #404]	@ (8004e68 <HAL_RCC_OscConfig+0x4ac>)
 8004cd2:	f043 0301 	orr.w	r3, r3, #1
 8004cd6:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cd8:	e01c      	b.n	8004d14 <HAL_RCC_OscConfig+0x358>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	2b05      	cmp	r3, #5
 8004ce0:	d10c      	bne.n	8004cfc <HAL_RCC_OscConfig+0x340>
 8004ce2:	4b61      	ldr	r3, [pc, #388]	@ (8004e68 <HAL_RCC_OscConfig+0x4ac>)
 8004ce4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ce6:	4a60      	ldr	r2, [pc, #384]	@ (8004e68 <HAL_RCC_OscConfig+0x4ac>)
 8004ce8:	f043 0304 	orr.w	r3, r3, #4
 8004cec:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cee:	4b5e      	ldr	r3, [pc, #376]	@ (8004e68 <HAL_RCC_OscConfig+0x4ac>)
 8004cf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cf2:	4a5d      	ldr	r2, [pc, #372]	@ (8004e68 <HAL_RCC_OscConfig+0x4ac>)
 8004cf4:	f043 0301 	orr.w	r3, r3, #1
 8004cf8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cfa:	e00b      	b.n	8004d14 <HAL_RCC_OscConfig+0x358>
 8004cfc:	4b5a      	ldr	r3, [pc, #360]	@ (8004e68 <HAL_RCC_OscConfig+0x4ac>)
 8004cfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d00:	4a59      	ldr	r2, [pc, #356]	@ (8004e68 <HAL_RCC_OscConfig+0x4ac>)
 8004d02:	f023 0301 	bic.w	r3, r3, #1
 8004d06:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d08:	4b57      	ldr	r3, [pc, #348]	@ (8004e68 <HAL_RCC_OscConfig+0x4ac>)
 8004d0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d0c:	4a56      	ldr	r2, [pc, #344]	@ (8004e68 <HAL_RCC_OscConfig+0x4ac>)
 8004d0e:	f023 0304 	bic.w	r3, r3, #4
 8004d12:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d015      	beq.n	8004d48 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d1c:	f7fd f964 	bl	8001fe8 <HAL_GetTick>
 8004d20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d22:	e00a      	b.n	8004d3a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d24:	f7fd f960 	bl	8001fe8 <HAL_GetTick>
 8004d28:	4602      	mov	r2, r0
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	1ad3      	subs	r3, r2, r3
 8004d2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d901      	bls.n	8004d3a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004d36:	2303      	movs	r3, #3
 8004d38:	e0d7      	b.n	8004eea <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d3a:	4b4b      	ldr	r3, [pc, #300]	@ (8004e68 <HAL_RCC_OscConfig+0x4ac>)
 8004d3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d3e:	f003 0302 	and.w	r3, r3, #2
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d0ee      	beq.n	8004d24 <HAL_RCC_OscConfig+0x368>
 8004d46:	e014      	b.n	8004d72 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d48:	f7fd f94e 	bl	8001fe8 <HAL_GetTick>
 8004d4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d4e:	e00a      	b.n	8004d66 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d50:	f7fd f94a 	bl	8001fe8 <HAL_GetTick>
 8004d54:	4602      	mov	r2, r0
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	1ad3      	subs	r3, r2, r3
 8004d5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d901      	bls.n	8004d66 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004d62:	2303      	movs	r3, #3
 8004d64:	e0c1      	b.n	8004eea <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d66:	4b40      	ldr	r3, [pc, #256]	@ (8004e68 <HAL_RCC_OscConfig+0x4ac>)
 8004d68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d6a:	f003 0302 	and.w	r3, r3, #2
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d1ee      	bne.n	8004d50 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d72:	7dfb      	ldrb	r3, [r7, #23]
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d105      	bne.n	8004d84 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d78:	4b3b      	ldr	r3, [pc, #236]	@ (8004e68 <HAL_RCC_OscConfig+0x4ac>)
 8004d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d7c:	4a3a      	ldr	r2, [pc, #232]	@ (8004e68 <HAL_RCC_OscConfig+0x4ac>)
 8004d7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d82:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	699b      	ldr	r3, [r3, #24]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	f000 80ad 	beq.w	8004ee8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d8e:	4b36      	ldr	r3, [pc, #216]	@ (8004e68 <HAL_RCC_OscConfig+0x4ac>)
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	f003 030c 	and.w	r3, r3, #12
 8004d96:	2b08      	cmp	r3, #8
 8004d98:	d060      	beq.n	8004e5c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	699b      	ldr	r3, [r3, #24]
 8004d9e:	2b02      	cmp	r3, #2
 8004da0:	d145      	bne.n	8004e2e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004da2:	4b33      	ldr	r3, [pc, #204]	@ (8004e70 <HAL_RCC_OscConfig+0x4b4>)
 8004da4:	2200      	movs	r2, #0
 8004da6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004da8:	f7fd f91e 	bl	8001fe8 <HAL_GetTick>
 8004dac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dae:	e008      	b.n	8004dc2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004db0:	f7fd f91a 	bl	8001fe8 <HAL_GetTick>
 8004db4:	4602      	mov	r2, r0
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	1ad3      	subs	r3, r2, r3
 8004dba:	2b02      	cmp	r3, #2
 8004dbc:	d901      	bls.n	8004dc2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004dbe:	2303      	movs	r3, #3
 8004dc0:	e093      	b.n	8004eea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dc2:	4b29      	ldr	r3, [pc, #164]	@ (8004e68 <HAL_RCC_OscConfig+0x4ac>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d1f0      	bne.n	8004db0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	69da      	ldr	r2, [r3, #28]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6a1b      	ldr	r3, [r3, #32]
 8004dd6:	431a      	orrs	r2, r3
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ddc:	019b      	lsls	r3, r3, #6
 8004dde:	431a      	orrs	r2, r3
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004de4:	085b      	lsrs	r3, r3, #1
 8004de6:	3b01      	subs	r3, #1
 8004de8:	041b      	lsls	r3, r3, #16
 8004dea:	431a      	orrs	r2, r3
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004df0:	061b      	lsls	r3, r3, #24
 8004df2:	431a      	orrs	r2, r3
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004df8:	071b      	lsls	r3, r3, #28
 8004dfa:	491b      	ldr	r1, [pc, #108]	@ (8004e68 <HAL_RCC_OscConfig+0x4ac>)
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e00:	4b1b      	ldr	r3, [pc, #108]	@ (8004e70 <HAL_RCC_OscConfig+0x4b4>)
 8004e02:	2201      	movs	r2, #1
 8004e04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e06:	f7fd f8ef 	bl	8001fe8 <HAL_GetTick>
 8004e0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e0c:	e008      	b.n	8004e20 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e0e:	f7fd f8eb 	bl	8001fe8 <HAL_GetTick>
 8004e12:	4602      	mov	r2, r0
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	1ad3      	subs	r3, r2, r3
 8004e18:	2b02      	cmp	r3, #2
 8004e1a:	d901      	bls.n	8004e20 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004e1c:	2303      	movs	r3, #3
 8004e1e:	e064      	b.n	8004eea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e20:	4b11      	ldr	r3, [pc, #68]	@ (8004e68 <HAL_RCC_OscConfig+0x4ac>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d0f0      	beq.n	8004e0e <HAL_RCC_OscConfig+0x452>
 8004e2c:	e05c      	b.n	8004ee8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e2e:	4b10      	ldr	r3, [pc, #64]	@ (8004e70 <HAL_RCC_OscConfig+0x4b4>)
 8004e30:	2200      	movs	r2, #0
 8004e32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e34:	f7fd f8d8 	bl	8001fe8 <HAL_GetTick>
 8004e38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e3a:	e008      	b.n	8004e4e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e3c:	f7fd f8d4 	bl	8001fe8 <HAL_GetTick>
 8004e40:	4602      	mov	r2, r0
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	1ad3      	subs	r3, r2, r3
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	d901      	bls.n	8004e4e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004e4a:	2303      	movs	r3, #3
 8004e4c:	e04d      	b.n	8004eea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e4e:	4b06      	ldr	r3, [pc, #24]	@ (8004e68 <HAL_RCC_OscConfig+0x4ac>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d1f0      	bne.n	8004e3c <HAL_RCC_OscConfig+0x480>
 8004e5a:	e045      	b.n	8004ee8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	699b      	ldr	r3, [r3, #24]
 8004e60:	2b01      	cmp	r3, #1
 8004e62:	d107      	bne.n	8004e74 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	e040      	b.n	8004eea <HAL_RCC_OscConfig+0x52e>
 8004e68:	40023800 	.word	0x40023800
 8004e6c:	40007000 	.word	0x40007000
 8004e70:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e74:	4b1f      	ldr	r3, [pc, #124]	@ (8004ef4 <HAL_RCC_OscConfig+0x538>)
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	699b      	ldr	r3, [r3, #24]
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d030      	beq.n	8004ee4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d129      	bne.n	8004ee4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d122      	bne.n	8004ee4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e9e:	68fa      	ldr	r2, [r7, #12]
 8004ea0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004ea4:	4013      	ands	r3, r2
 8004ea6:	687a      	ldr	r2, [r7, #4]
 8004ea8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004eaa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d119      	bne.n	8004ee4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eba:	085b      	lsrs	r3, r3, #1
 8004ebc:	3b01      	subs	r3, #1
 8004ebe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d10f      	bne.n	8004ee4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ece:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d107      	bne.n	8004ee4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ede:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d001      	beq.n	8004ee8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e000      	b.n	8004eea <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004ee8:	2300      	movs	r3, #0
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	3718      	adds	r7, #24
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}
 8004ef2:	bf00      	nop
 8004ef4:	40023800 	.word	0x40023800

08004ef8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b084      	sub	sp, #16
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d101      	bne.n	8004f0a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8004f06:	2301      	movs	r3, #1
 8004f08:	e073      	b.n	8004ff2 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	7f5b      	ldrb	r3, [r3, #29]
 8004f0e:	b2db      	uxtb	r3, r3
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d105      	bne.n	8004f20 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2200      	movs	r2, #0
 8004f18:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	f7fc fd14 	bl	8001948 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2202      	movs	r2, #2
 8004f24:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	68db      	ldr	r3, [r3, #12]
 8004f2c:	f003 0310 	and.w	r3, r3, #16
 8004f30:	2b10      	cmp	r3, #16
 8004f32:	d055      	beq.n	8004fe0 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	22ca      	movs	r2, #202	@ 0xca
 8004f3a:	625a      	str	r2, [r3, #36]	@ 0x24
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	2253      	movs	r2, #83	@ 0x53
 8004f42:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004f44:	6878      	ldr	r0, [r7, #4]
 8004f46:	f000 f99d 	bl	8005284 <RTC_EnterInitMode>
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8004f4e:	7bfb      	ldrb	r3, [r7, #15]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d12c      	bne.n	8004fae <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	687a      	ldr	r2, [r7, #4]
 8004f5c:	6812      	ldr	r2, [r2, #0]
 8004f5e:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8004f62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f66:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	6899      	ldr	r1, [r3, #8]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	685a      	ldr	r2, [r3, #4]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	691b      	ldr	r3, [r3, #16]
 8004f76:	431a      	orrs	r2, r3
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	695b      	ldr	r3, [r3, #20]
 8004f7c:	431a      	orrs	r2, r3
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	430a      	orrs	r2, r1
 8004f84:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	687a      	ldr	r2, [r7, #4]
 8004f8c:	68d2      	ldr	r2, [r2, #12]
 8004f8e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	6919      	ldr	r1, [r3, #16]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	689b      	ldr	r3, [r3, #8]
 8004f9a:	041a      	lsls	r2, r3, #16
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	430a      	orrs	r2, r1
 8004fa2:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004fa4:	6878      	ldr	r0, [r7, #4]
 8004fa6:	f000 f9a4 	bl	80052f2 <RTC_ExitInitMode>
 8004faa:	4603      	mov	r3, r0
 8004fac:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8004fae:	7bfb      	ldrb	r3, [r7, #15]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d110      	bne.n	8004fd6 <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004fc2:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	699a      	ldr	r2, [r3, #24]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	430a      	orrs	r2, r1
 8004fd4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	22ff      	movs	r2, #255	@ 0xff
 8004fdc:	625a      	str	r2, [r3, #36]	@ 0x24
 8004fde:	e001      	b.n	8004fe4 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8004fe4:	7bfb      	ldrb	r3, [r7, #15]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d102      	bne.n	8004ff0 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2201      	movs	r2, #1
 8004fee:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8004ff0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	3710      	adds	r7, #16
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}

08004ffa <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004ffa:	b590      	push	{r4, r7, lr}
 8004ffc:	b087      	sub	sp, #28
 8004ffe:	af00      	add	r7, sp, #0
 8005000:	60f8      	str	r0, [r7, #12]
 8005002:	60b9      	str	r1, [r7, #8]
 8005004:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005006:	2300      	movs	r3, #0
 8005008:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	7f1b      	ldrb	r3, [r3, #28]
 800500e:	2b01      	cmp	r3, #1
 8005010:	d101      	bne.n	8005016 <HAL_RTC_SetTime+0x1c>
 8005012:	2302      	movs	r3, #2
 8005014:	e087      	b.n	8005126 <HAL_RTC_SetTime+0x12c>
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2201      	movs	r2, #1
 800501a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2202      	movs	r2, #2
 8005020:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d126      	bne.n	8005076 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005032:	2b00      	cmp	r3, #0
 8005034:	d102      	bne.n	800503c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	2200      	movs	r2, #0
 800503a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	781b      	ldrb	r3, [r3, #0]
 8005040:	4618      	mov	r0, r3
 8005042:	f000 f97b 	bl	800533c <RTC_ByteToBcd2>
 8005046:	4603      	mov	r3, r0
 8005048:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	785b      	ldrb	r3, [r3, #1]
 800504e:	4618      	mov	r0, r3
 8005050:	f000 f974 	bl	800533c <RTC_ByteToBcd2>
 8005054:	4603      	mov	r3, r0
 8005056:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005058:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	789b      	ldrb	r3, [r3, #2]
 800505e:	4618      	mov	r0, r3
 8005060:	f000 f96c 	bl	800533c <RTC_ByteToBcd2>
 8005064:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005066:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	78db      	ldrb	r3, [r3, #3]
 800506e:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005070:	4313      	orrs	r3, r2
 8005072:	617b      	str	r3, [r7, #20]
 8005074:	e018      	b.n	80050a8 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	689b      	ldr	r3, [r3, #8]
 800507c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005080:	2b00      	cmp	r3, #0
 8005082:	d102      	bne.n	800508a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	2200      	movs	r2, #0
 8005088:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	781b      	ldrb	r3, [r3, #0]
 800508e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	785b      	ldrb	r3, [r3, #1]
 8005094:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005096:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8005098:	68ba      	ldr	r2, [r7, #8]
 800509a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800509c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	78db      	ldrb	r3, [r3, #3]
 80050a2:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80050a4:	4313      	orrs	r3, r2
 80050a6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	22ca      	movs	r2, #202	@ 0xca
 80050ae:	625a      	str	r2, [r3, #36]	@ 0x24
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	2253      	movs	r2, #83	@ 0x53
 80050b6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80050b8:	68f8      	ldr	r0, [r7, #12]
 80050ba:	f000 f8e3 	bl	8005284 <RTC_EnterInitMode>
 80050be:	4603      	mov	r3, r0
 80050c0:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80050c2:	7cfb      	ldrb	r3, [r7, #19]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d120      	bne.n	800510a <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681a      	ldr	r2, [r3, #0]
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80050d2:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80050d6:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	689a      	ldr	r2, [r3, #8]
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80050e6:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	6899      	ldr	r1, [r3, #8]
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	68da      	ldr	r2, [r3, #12]
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	691b      	ldr	r3, [r3, #16]
 80050f6:	431a      	orrs	r2, r3
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	430a      	orrs	r2, r1
 80050fe:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005100:	68f8      	ldr	r0, [r7, #12]
 8005102:	f000 f8f6 	bl	80052f2 <RTC_ExitInitMode>
 8005106:	4603      	mov	r3, r0
 8005108:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800510a:	7cfb      	ldrb	r3, [r7, #19]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d102      	bne.n	8005116 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2201      	movs	r2, #1
 8005114:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	22ff      	movs	r2, #255	@ 0xff
 800511c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2200      	movs	r2, #0
 8005122:	771a      	strb	r2, [r3, #28]

  return status;
 8005124:	7cfb      	ldrb	r3, [r7, #19]
}
 8005126:	4618      	mov	r0, r3
 8005128:	371c      	adds	r7, #28
 800512a:	46bd      	mov	sp, r7
 800512c:	bd90      	pop	{r4, r7, pc}

0800512e <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800512e:	b590      	push	{r4, r7, lr}
 8005130:	b087      	sub	sp, #28
 8005132:	af00      	add	r7, sp, #0
 8005134:	60f8      	str	r0, [r7, #12]
 8005136:	60b9      	str	r1, [r7, #8]
 8005138:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800513a:	2300      	movs	r3, #0
 800513c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	7f1b      	ldrb	r3, [r3, #28]
 8005142:	2b01      	cmp	r3, #1
 8005144:	d101      	bne.n	800514a <HAL_RTC_SetDate+0x1c>
 8005146:	2302      	movs	r3, #2
 8005148:	e071      	b.n	800522e <HAL_RTC_SetDate+0x100>
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2201      	movs	r2, #1
 800514e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2202      	movs	r2, #2
 8005154:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d10e      	bne.n	800517a <HAL_RTC_SetDate+0x4c>
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	785b      	ldrb	r3, [r3, #1]
 8005160:	f003 0310 	and.w	r3, r3, #16
 8005164:	2b00      	cmp	r3, #0
 8005166:	d008      	beq.n	800517a <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	785b      	ldrb	r3, [r3, #1]
 800516c:	f023 0310 	bic.w	r3, r3, #16
 8005170:	b2db      	uxtb	r3, r3
 8005172:	330a      	adds	r3, #10
 8005174:	b2da      	uxtb	r2, r3
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d11c      	bne.n	80051ba <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	78db      	ldrb	r3, [r3, #3]
 8005184:	4618      	mov	r0, r3
 8005186:	f000 f8d9 	bl	800533c <RTC_ByteToBcd2>
 800518a:	4603      	mov	r3, r0
 800518c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	785b      	ldrb	r3, [r3, #1]
 8005192:	4618      	mov	r0, r3
 8005194:	f000 f8d2 	bl	800533c <RTC_ByteToBcd2>
 8005198:	4603      	mov	r3, r0
 800519a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800519c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	789b      	ldrb	r3, [r3, #2]
 80051a2:	4618      	mov	r0, r3
 80051a4:	f000 f8ca 	bl	800533c <RTC_ByteToBcd2>
 80051a8:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80051aa:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	781b      	ldrb	r3, [r3, #0]
 80051b2:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80051b4:	4313      	orrs	r3, r2
 80051b6:	617b      	str	r3, [r7, #20]
 80051b8:	e00e      	b.n	80051d8 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	78db      	ldrb	r3, [r3, #3]
 80051be:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	785b      	ldrb	r3, [r3, #1]
 80051c4:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80051c6:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80051c8:	68ba      	ldr	r2, [r7, #8]
 80051ca:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80051cc:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80051ce:	68bb      	ldr	r3, [r7, #8]
 80051d0:	781b      	ldrb	r3, [r3, #0]
 80051d2:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80051d4:	4313      	orrs	r3, r2
 80051d6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	22ca      	movs	r2, #202	@ 0xca
 80051de:	625a      	str	r2, [r3, #36]	@ 0x24
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	2253      	movs	r2, #83	@ 0x53
 80051e6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80051e8:	68f8      	ldr	r0, [r7, #12]
 80051ea:	f000 f84b 	bl	8005284 <RTC_EnterInitMode>
 80051ee:	4603      	mov	r3, r0
 80051f0:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80051f2:	7cfb      	ldrb	r3, [r7, #19]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d10c      	bne.n	8005212 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005202:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005206:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005208:	68f8      	ldr	r0, [r7, #12]
 800520a:	f000 f872 	bl	80052f2 <RTC_ExitInitMode>
 800520e:	4603      	mov	r3, r0
 8005210:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005212:	7cfb      	ldrb	r3, [r7, #19]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d102      	bne.n	800521e <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	2201      	movs	r2, #1
 800521c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	22ff      	movs	r2, #255	@ 0xff
 8005224:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2200      	movs	r2, #0
 800522a:	771a      	strb	r2, [r3, #28]

  return status;
 800522c:	7cfb      	ldrb	r3, [r7, #19]
}
 800522e:	4618      	mov	r0, r3
 8005230:	371c      	adds	r7, #28
 8005232:	46bd      	mov	sp, r7
 8005234:	bd90      	pop	{r4, r7, pc}
	...

08005238 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b084      	sub	sp, #16
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005240:	2300      	movs	r3, #0
 8005242:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a0d      	ldr	r2, [pc, #52]	@ (8005280 <HAL_RTC_WaitForSynchro+0x48>)
 800524a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800524c:	f7fc fecc 	bl	8001fe8 <HAL_GetTick>
 8005250:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005252:	e009      	b.n	8005268 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005254:	f7fc fec8 	bl	8001fe8 <HAL_GetTick>
 8005258:	4602      	mov	r2, r0
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	1ad3      	subs	r3, r2, r3
 800525e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005262:	d901      	bls.n	8005268 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8005264:	2303      	movs	r3, #3
 8005266:	e007      	b.n	8005278 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	68db      	ldr	r3, [r3, #12]
 800526e:	f003 0320 	and.w	r3, r3, #32
 8005272:	2b00      	cmp	r3, #0
 8005274:	d0ee      	beq.n	8005254 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8005276:	2300      	movs	r3, #0
}
 8005278:	4618      	mov	r0, r3
 800527a:	3710      	adds	r7, #16
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}
 8005280:	00017f5f 	.word	0x00017f5f

08005284 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b084      	sub	sp, #16
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800528c:	2300      	movs	r3, #0
 800528e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005290:	2300      	movs	r3, #0
 8005292:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	68db      	ldr	r3, [r3, #12]
 800529a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d122      	bne.n	80052e8 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	68da      	ldr	r2, [r3, #12]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80052b0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80052b2:	f7fc fe99 	bl	8001fe8 <HAL_GetTick>
 80052b6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80052b8:	e00c      	b.n	80052d4 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80052ba:	f7fc fe95 	bl	8001fe8 <HAL_GetTick>
 80052be:	4602      	mov	r2, r0
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	1ad3      	subs	r3, r2, r3
 80052c4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80052c8:	d904      	bls.n	80052d4 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2204      	movs	r2, #4
 80052ce:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	68db      	ldr	r3, [r3, #12]
 80052da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d102      	bne.n	80052e8 <RTC_EnterInitMode+0x64>
 80052e2:	7bfb      	ldrb	r3, [r7, #15]
 80052e4:	2b01      	cmp	r3, #1
 80052e6:	d1e8      	bne.n	80052ba <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80052e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3710      	adds	r7, #16
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}

080052f2 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80052f2:	b580      	push	{r7, lr}
 80052f4:	b084      	sub	sp, #16
 80052f6:	af00      	add	r7, sp, #0
 80052f8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052fa:	2300      	movs	r3, #0
 80052fc:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	68da      	ldr	r2, [r3, #12]
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800530c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	f003 0320 	and.w	r3, r3, #32
 8005318:	2b00      	cmp	r3, #0
 800531a:	d10a      	bne.n	8005332 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800531c:	6878      	ldr	r0, [r7, #4]
 800531e:	f7ff ff8b 	bl	8005238 <HAL_RTC_WaitForSynchro>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d004      	beq.n	8005332 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2204      	movs	r2, #4
 800532c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800532e:	2301      	movs	r3, #1
 8005330:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005332:	7bfb      	ldrb	r3, [r7, #15]
}
 8005334:	4618      	mov	r0, r3
 8005336:	3710      	adds	r7, #16
 8005338:	46bd      	mov	sp, r7
 800533a:	bd80      	pop	{r7, pc}

0800533c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800533c:	b480      	push	{r7}
 800533e:	b085      	sub	sp, #20
 8005340:	af00      	add	r7, sp, #0
 8005342:	4603      	mov	r3, r0
 8005344:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005346:	2300      	movs	r3, #0
 8005348:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800534a:	e005      	b.n	8005358 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	3301      	adds	r3, #1
 8005350:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8005352:	79fb      	ldrb	r3, [r7, #7]
 8005354:	3b0a      	subs	r3, #10
 8005356:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8005358:	79fb      	ldrb	r3, [r7, #7]
 800535a:	2b09      	cmp	r3, #9
 800535c:	d8f6      	bhi.n	800534c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	b2db      	uxtb	r3, r3
 8005362:	011b      	lsls	r3, r3, #4
 8005364:	b2da      	uxtb	r2, r3
 8005366:	79fb      	ldrb	r3, [r7, #7]
 8005368:	4313      	orrs	r3, r2
 800536a:	b2db      	uxtb	r3, r3
}
 800536c:	4618      	mov	r0, r3
 800536e:	3714      	adds	r7, #20
 8005370:	46bd      	mov	sp, r7
 8005372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005376:	4770      	bx	lr

08005378 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b082      	sub	sp, #8
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d101      	bne.n	800538a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	e07b      	b.n	8005482 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800538e:	2b00      	cmp	r3, #0
 8005390:	d108      	bne.n	80053a4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800539a:	d009      	beq.n	80053b0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2200      	movs	r2, #0
 80053a0:	61da      	str	r2, [r3, #28]
 80053a2:	e005      	b.n	80053b0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2200      	movs	r2, #0
 80053a8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2200      	movs	r2, #0
 80053ae:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2200      	movs	r2, #0
 80053b4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d106      	bne.n	80053d0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2200      	movs	r2, #0
 80053c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f7fc fae6 	bl	800199c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2202      	movs	r2, #2
 80053d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053e6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	689b      	ldr	r3, [r3, #8]
 80053f4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80053f8:	431a      	orrs	r2, r3
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	68db      	ldr	r3, [r3, #12]
 80053fe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005402:	431a      	orrs	r2, r3
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	691b      	ldr	r3, [r3, #16]
 8005408:	f003 0302 	and.w	r3, r3, #2
 800540c:	431a      	orrs	r2, r3
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	695b      	ldr	r3, [r3, #20]
 8005412:	f003 0301 	and.w	r3, r3, #1
 8005416:	431a      	orrs	r2, r3
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	699b      	ldr	r3, [r3, #24]
 800541c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005420:	431a      	orrs	r2, r3
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	69db      	ldr	r3, [r3, #28]
 8005426:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800542a:	431a      	orrs	r2, r3
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6a1b      	ldr	r3, [r3, #32]
 8005430:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005434:	ea42 0103 	orr.w	r1, r2, r3
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800543c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	430a      	orrs	r2, r1
 8005446:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	699b      	ldr	r3, [r3, #24]
 800544c:	0c1b      	lsrs	r3, r3, #16
 800544e:	f003 0104 	and.w	r1, r3, #4
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005456:	f003 0210 	and.w	r2, r3, #16
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	430a      	orrs	r2, r1
 8005460:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	69da      	ldr	r2, [r3, #28]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005470:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2200      	movs	r2, #0
 8005476:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005480:	2300      	movs	r3, #0
}
 8005482:	4618      	mov	r0, r3
 8005484:	3708      	adds	r7, #8
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}

0800548a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800548a:	b580      	push	{r7, lr}
 800548c:	b088      	sub	sp, #32
 800548e:	af00      	add	r7, sp, #0
 8005490:	60f8      	str	r0, [r7, #12]
 8005492:	60b9      	str	r1, [r7, #8]
 8005494:	603b      	str	r3, [r7, #0]
 8005496:	4613      	mov	r3, r2
 8005498:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800549a:	f7fc fda5 	bl	8001fe8 <HAL_GetTick>
 800549e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80054a0:	88fb      	ldrh	r3, [r7, #6]
 80054a2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80054aa:	b2db      	uxtb	r3, r3
 80054ac:	2b01      	cmp	r3, #1
 80054ae:	d001      	beq.n	80054b4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80054b0:	2302      	movs	r3, #2
 80054b2:	e12a      	b.n	800570a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d002      	beq.n	80054c0 <HAL_SPI_Transmit+0x36>
 80054ba:	88fb      	ldrh	r3, [r7, #6]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d101      	bne.n	80054c4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e122      	b.n	800570a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	d101      	bne.n	80054d2 <HAL_SPI_Transmit+0x48>
 80054ce:	2302      	movs	r3, #2
 80054d0:	e11b      	b.n	800570a <HAL_SPI_Transmit+0x280>
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2201      	movs	r2, #1
 80054d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2203      	movs	r2, #3
 80054de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2200      	movs	r2, #0
 80054e6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	68ba      	ldr	r2, [r7, #8]
 80054ec:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	88fa      	ldrh	r2, [r7, #6]
 80054f2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	88fa      	ldrh	r2, [r7, #6]
 80054f8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2200      	movs	r2, #0
 80054fe:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2200      	movs	r2, #0
 8005504:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2200      	movs	r2, #0
 800550a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2200      	movs	r2, #0
 8005510:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2200      	movs	r2, #0
 8005516:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	689b      	ldr	r3, [r3, #8]
 800551c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005520:	d10f      	bne.n	8005542 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	681a      	ldr	r2, [r3, #0]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005530:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	681a      	ldr	r2, [r3, #0]
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005540:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800554c:	2b40      	cmp	r3, #64	@ 0x40
 800554e:	d007      	beq.n	8005560 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	681a      	ldr	r2, [r3, #0]
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800555e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	68db      	ldr	r3, [r3, #12]
 8005564:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005568:	d152      	bne.n	8005610 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d002      	beq.n	8005578 <HAL_SPI_Transmit+0xee>
 8005572:	8b7b      	ldrh	r3, [r7, #26]
 8005574:	2b01      	cmp	r3, #1
 8005576:	d145      	bne.n	8005604 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800557c:	881a      	ldrh	r2, [r3, #0]
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005588:	1c9a      	adds	r2, r3, #2
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005592:	b29b      	uxth	r3, r3
 8005594:	3b01      	subs	r3, #1
 8005596:	b29a      	uxth	r2, r3
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800559c:	e032      	b.n	8005604 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	689b      	ldr	r3, [r3, #8]
 80055a4:	f003 0302 	and.w	r3, r3, #2
 80055a8:	2b02      	cmp	r3, #2
 80055aa:	d112      	bne.n	80055d2 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055b0:	881a      	ldrh	r2, [r3, #0]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055bc:	1c9a      	adds	r2, r3, #2
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80055c6:	b29b      	uxth	r3, r3
 80055c8:	3b01      	subs	r3, #1
 80055ca:	b29a      	uxth	r2, r3
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	86da      	strh	r2, [r3, #54]	@ 0x36
 80055d0:	e018      	b.n	8005604 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055d2:	f7fc fd09 	bl	8001fe8 <HAL_GetTick>
 80055d6:	4602      	mov	r2, r0
 80055d8:	69fb      	ldr	r3, [r7, #28]
 80055da:	1ad3      	subs	r3, r2, r3
 80055dc:	683a      	ldr	r2, [r7, #0]
 80055de:	429a      	cmp	r2, r3
 80055e0:	d803      	bhi.n	80055ea <HAL_SPI_Transmit+0x160>
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055e8:	d102      	bne.n	80055f0 <HAL_SPI_Transmit+0x166>
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d109      	bne.n	8005604 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2201      	movs	r2, #1
 80055f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2200      	movs	r2, #0
 80055fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005600:	2303      	movs	r3, #3
 8005602:	e082      	b.n	800570a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005608:	b29b      	uxth	r3, r3
 800560a:	2b00      	cmp	r3, #0
 800560c:	d1c7      	bne.n	800559e <HAL_SPI_Transmit+0x114>
 800560e:	e053      	b.n	80056b8 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d002      	beq.n	800561e <HAL_SPI_Transmit+0x194>
 8005618:	8b7b      	ldrh	r3, [r7, #26]
 800561a:	2b01      	cmp	r3, #1
 800561c:	d147      	bne.n	80056ae <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	330c      	adds	r3, #12
 8005628:	7812      	ldrb	r2, [r2, #0]
 800562a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005630:	1c5a      	adds	r2, r3, #1
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800563a:	b29b      	uxth	r3, r3
 800563c:	3b01      	subs	r3, #1
 800563e:	b29a      	uxth	r2, r3
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005644:	e033      	b.n	80056ae <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	689b      	ldr	r3, [r3, #8]
 800564c:	f003 0302 	and.w	r3, r3, #2
 8005650:	2b02      	cmp	r3, #2
 8005652:	d113      	bne.n	800567c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	330c      	adds	r3, #12
 800565e:	7812      	ldrb	r2, [r2, #0]
 8005660:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005666:	1c5a      	adds	r2, r3, #1
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005670:	b29b      	uxth	r3, r3
 8005672:	3b01      	subs	r3, #1
 8005674:	b29a      	uxth	r2, r3
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	86da      	strh	r2, [r3, #54]	@ 0x36
 800567a:	e018      	b.n	80056ae <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800567c:	f7fc fcb4 	bl	8001fe8 <HAL_GetTick>
 8005680:	4602      	mov	r2, r0
 8005682:	69fb      	ldr	r3, [r7, #28]
 8005684:	1ad3      	subs	r3, r2, r3
 8005686:	683a      	ldr	r2, [r7, #0]
 8005688:	429a      	cmp	r2, r3
 800568a:	d803      	bhi.n	8005694 <HAL_SPI_Transmit+0x20a>
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005692:	d102      	bne.n	800569a <HAL_SPI_Transmit+0x210>
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d109      	bne.n	80056ae <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2201      	movs	r2, #1
 800569e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2200      	movs	r2, #0
 80056a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80056aa:	2303      	movs	r3, #3
 80056ac:	e02d      	b.n	800570a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d1c6      	bne.n	8005646 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80056b8:	69fa      	ldr	r2, [r7, #28]
 80056ba:	6839      	ldr	r1, [r7, #0]
 80056bc:	68f8      	ldr	r0, [r7, #12]
 80056be:	f000 fe35 	bl	800632c <SPI_EndRxTxTransaction>
 80056c2:	4603      	mov	r3, r0
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d002      	beq.n	80056ce <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	2220      	movs	r2, #32
 80056cc:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	689b      	ldr	r3, [r3, #8]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d10a      	bne.n	80056ec <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80056d6:	2300      	movs	r3, #0
 80056d8:	617b      	str	r3, [r7, #20]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	68db      	ldr	r3, [r3, #12]
 80056e0:	617b      	str	r3, [r7, #20]
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	617b      	str	r3, [r7, #20]
 80056ea:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2201      	movs	r2, #1
 80056f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2200      	movs	r2, #0
 80056f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005700:	2b00      	cmp	r3, #0
 8005702:	d001      	beq.n	8005708 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005704:	2301      	movs	r3, #1
 8005706:	e000      	b.n	800570a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005708:	2300      	movs	r3, #0
  }
}
 800570a:	4618      	mov	r0, r3
 800570c:	3720      	adds	r7, #32
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}

08005712 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005712:	b580      	push	{r7, lr}
 8005714:	b088      	sub	sp, #32
 8005716:	af02      	add	r7, sp, #8
 8005718:	60f8      	str	r0, [r7, #12]
 800571a:	60b9      	str	r1, [r7, #8]
 800571c:	603b      	str	r3, [r7, #0]
 800571e:	4613      	mov	r3, r2
 8005720:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005728:	b2db      	uxtb	r3, r3
 800572a:	2b01      	cmp	r3, #1
 800572c:	d001      	beq.n	8005732 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800572e:	2302      	movs	r3, #2
 8005730:	e104      	b.n	800593c <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d002      	beq.n	800573e <HAL_SPI_Receive+0x2c>
 8005738:	88fb      	ldrh	r3, [r7, #6]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d101      	bne.n	8005742 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800573e:	2301      	movs	r3, #1
 8005740:	e0fc      	b.n	800593c <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800574a:	d112      	bne.n	8005772 <HAL_SPI_Receive+0x60>
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	689b      	ldr	r3, [r3, #8]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d10e      	bne.n	8005772 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2204      	movs	r2, #4
 8005758:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800575c:	88fa      	ldrh	r2, [r7, #6]
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	9300      	str	r3, [sp, #0]
 8005762:	4613      	mov	r3, r2
 8005764:	68ba      	ldr	r2, [r7, #8]
 8005766:	68b9      	ldr	r1, [r7, #8]
 8005768:	68f8      	ldr	r0, [r7, #12]
 800576a:	f000 f8eb 	bl	8005944 <HAL_SPI_TransmitReceive>
 800576e:	4603      	mov	r3, r0
 8005770:	e0e4      	b.n	800593c <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005772:	f7fc fc39 	bl	8001fe8 <HAL_GetTick>
 8005776:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800577e:	2b01      	cmp	r3, #1
 8005780:	d101      	bne.n	8005786 <HAL_SPI_Receive+0x74>
 8005782:	2302      	movs	r3, #2
 8005784:	e0da      	b.n	800593c <HAL_SPI_Receive+0x22a>
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2201      	movs	r2, #1
 800578a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2204      	movs	r2, #4
 8005792:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2200      	movs	r2, #0
 800579a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	68ba      	ldr	r2, [r7, #8]
 80057a0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	88fa      	ldrh	r2, [r7, #6]
 80057a6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	88fa      	ldrh	r2, [r7, #6]
 80057ac:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2200      	movs	r2, #0
 80057b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2200      	movs	r2, #0
 80057b8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2200      	movs	r2, #0
 80057be:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2200      	movs	r2, #0
 80057c4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2200      	movs	r2, #0
 80057ca:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057d4:	d10f      	bne.n	80057f6 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	681a      	ldr	r2, [r3, #0]
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80057e4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	681a      	ldr	r2, [r3, #0]
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80057f4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005800:	2b40      	cmp	r3, #64	@ 0x40
 8005802:	d007      	beq.n	8005814 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	681a      	ldr	r2, [r3, #0]
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005812:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d170      	bne.n	80058fe <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800581c:	e035      	b.n	800588a <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	f003 0301 	and.w	r3, r3, #1
 8005828:	2b01      	cmp	r3, #1
 800582a:	d115      	bne.n	8005858 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f103 020c 	add.w	r2, r3, #12
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005838:	7812      	ldrb	r2, [r2, #0]
 800583a:	b2d2      	uxtb	r2, r2
 800583c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005842:	1c5a      	adds	r2, r3, #1
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800584c:	b29b      	uxth	r3, r3
 800584e:	3b01      	subs	r3, #1
 8005850:	b29a      	uxth	r2, r3
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005856:	e018      	b.n	800588a <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005858:	f7fc fbc6 	bl	8001fe8 <HAL_GetTick>
 800585c:	4602      	mov	r2, r0
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	1ad3      	subs	r3, r2, r3
 8005862:	683a      	ldr	r2, [r7, #0]
 8005864:	429a      	cmp	r2, r3
 8005866:	d803      	bhi.n	8005870 <HAL_SPI_Receive+0x15e>
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800586e:	d102      	bne.n	8005876 <HAL_SPI_Receive+0x164>
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d109      	bne.n	800588a <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2201      	movs	r2, #1
 800587a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2200      	movs	r2, #0
 8005882:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005886:	2303      	movs	r3, #3
 8005888:	e058      	b.n	800593c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800588e:	b29b      	uxth	r3, r3
 8005890:	2b00      	cmp	r3, #0
 8005892:	d1c4      	bne.n	800581e <HAL_SPI_Receive+0x10c>
 8005894:	e038      	b.n	8005908 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	689b      	ldr	r3, [r3, #8]
 800589c:	f003 0301 	and.w	r3, r3, #1
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d113      	bne.n	80058cc <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	68da      	ldr	r2, [r3, #12]
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058ae:	b292      	uxth	r2, r2
 80058b0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058b6:	1c9a      	adds	r2, r3, #2
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058c0:	b29b      	uxth	r3, r3
 80058c2:	3b01      	subs	r3, #1
 80058c4:	b29a      	uxth	r2, r3
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80058ca:	e018      	b.n	80058fe <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80058cc:	f7fc fb8c 	bl	8001fe8 <HAL_GetTick>
 80058d0:	4602      	mov	r2, r0
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	1ad3      	subs	r3, r2, r3
 80058d6:	683a      	ldr	r2, [r7, #0]
 80058d8:	429a      	cmp	r2, r3
 80058da:	d803      	bhi.n	80058e4 <HAL_SPI_Receive+0x1d2>
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058e2:	d102      	bne.n	80058ea <HAL_SPI_Receive+0x1d8>
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d109      	bne.n	80058fe <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	2201      	movs	r2, #1
 80058ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	2200      	movs	r2, #0
 80058f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80058fa:	2303      	movs	r3, #3
 80058fc:	e01e      	b.n	800593c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005902:	b29b      	uxth	r3, r3
 8005904:	2b00      	cmp	r3, #0
 8005906:	d1c6      	bne.n	8005896 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005908:	697a      	ldr	r2, [r7, #20]
 800590a:	6839      	ldr	r1, [r7, #0]
 800590c:	68f8      	ldr	r0, [r7, #12]
 800590e:	f000 fca7 	bl	8006260 <SPI_EndRxTransaction>
 8005912:	4603      	mov	r3, r0
 8005914:	2b00      	cmp	r3, #0
 8005916:	d002      	beq.n	800591e <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2220      	movs	r2, #32
 800591c:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	2201      	movs	r2, #1
 8005922:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2200      	movs	r2, #0
 800592a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005932:	2b00      	cmp	r3, #0
 8005934:	d001      	beq.n	800593a <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8005936:	2301      	movs	r3, #1
 8005938:	e000      	b.n	800593c <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800593a:	2300      	movs	r3, #0
  }
}
 800593c:	4618      	mov	r0, r3
 800593e:	3718      	adds	r7, #24
 8005940:	46bd      	mov	sp, r7
 8005942:	bd80      	pop	{r7, pc}

08005944 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b08a      	sub	sp, #40	@ 0x28
 8005948:	af00      	add	r7, sp, #0
 800594a:	60f8      	str	r0, [r7, #12]
 800594c:	60b9      	str	r1, [r7, #8]
 800594e:	607a      	str	r2, [r7, #4]
 8005950:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005952:	2301      	movs	r3, #1
 8005954:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005956:	f7fc fb47 	bl	8001fe8 <HAL_GetTick>
 800595a:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005962:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	685b      	ldr	r3, [r3, #4]
 8005968:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800596a:	887b      	ldrh	r3, [r7, #2]
 800596c:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800596e:	7ffb      	ldrb	r3, [r7, #31]
 8005970:	2b01      	cmp	r3, #1
 8005972:	d00c      	beq.n	800598e <HAL_SPI_TransmitReceive+0x4a>
 8005974:	69bb      	ldr	r3, [r7, #24]
 8005976:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800597a:	d106      	bne.n	800598a <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	689b      	ldr	r3, [r3, #8]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d102      	bne.n	800598a <HAL_SPI_TransmitReceive+0x46>
 8005984:	7ffb      	ldrb	r3, [r7, #31]
 8005986:	2b04      	cmp	r3, #4
 8005988:	d001      	beq.n	800598e <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800598a:	2302      	movs	r3, #2
 800598c:	e17f      	b.n	8005c8e <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d005      	beq.n	80059a0 <HAL_SPI_TransmitReceive+0x5c>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d002      	beq.n	80059a0 <HAL_SPI_TransmitReceive+0x5c>
 800599a:	887b      	ldrh	r3, [r7, #2]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d101      	bne.n	80059a4 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	e174      	b.n	8005c8e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80059aa:	2b01      	cmp	r3, #1
 80059ac:	d101      	bne.n	80059b2 <HAL_SPI_TransmitReceive+0x6e>
 80059ae:	2302      	movs	r3, #2
 80059b0:	e16d      	b.n	8005c8e <HAL_SPI_TransmitReceive+0x34a>
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2201      	movs	r2, #1
 80059b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80059c0:	b2db      	uxtb	r3, r3
 80059c2:	2b04      	cmp	r3, #4
 80059c4:	d003      	beq.n	80059ce <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2205      	movs	r2, #5
 80059ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2200      	movs	r2, #0
 80059d2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	687a      	ldr	r2, [r7, #4]
 80059d8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	887a      	ldrh	r2, [r7, #2]
 80059de:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	887a      	ldrh	r2, [r7, #2]
 80059e4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	68ba      	ldr	r2, [r7, #8]
 80059ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	887a      	ldrh	r2, [r7, #2]
 80059f0:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	887a      	ldrh	r2, [r7, #2]
 80059f6:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2200      	movs	r2, #0
 80059fc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2200      	movs	r2, #0
 8005a02:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a0e:	2b40      	cmp	r3, #64	@ 0x40
 8005a10:	d007      	beq.n	8005a22 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005a20:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	68db      	ldr	r3, [r3, #12]
 8005a26:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a2a:	d17e      	bne.n	8005b2a <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d002      	beq.n	8005a3a <HAL_SPI_TransmitReceive+0xf6>
 8005a34:	8afb      	ldrh	r3, [r7, #22]
 8005a36:	2b01      	cmp	r3, #1
 8005a38:	d16c      	bne.n	8005b14 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a3e:	881a      	ldrh	r2, [r3, #0]
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a4a:	1c9a      	adds	r2, r3, #2
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a54:	b29b      	uxth	r3, r3
 8005a56:	3b01      	subs	r3, #1
 8005a58:	b29a      	uxth	r2, r3
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a5e:	e059      	b.n	8005b14 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	689b      	ldr	r3, [r3, #8]
 8005a66:	f003 0302 	and.w	r3, r3, #2
 8005a6a:	2b02      	cmp	r3, #2
 8005a6c:	d11b      	bne.n	8005aa6 <HAL_SPI_TransmitReceive+0x162>
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a72:	b29b      	uxth	r3, r3
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d016      	beq.n	8005aa6 <HAL_SPI_TransmitReceive+0x162>
 8005a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a7a:	2b01      	cmp	r3, #1
 8005a7c:	d113      	bne.n	8005aa6 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a82:	881a      	ldrh	r2, [r3, #0]
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a8e:	1c9a      	adds	r2, r3, #2
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a98:	b29b      	uxth	r3, r3
 8005a9a:	3b01      	subs	r3, #1
 8005a9c:	b29a      	uxth	r2, r3
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	689b      	ldr	r3, [r3, #8]
 8005aac:	f003 0301 	and.w	r3, r3, #1
 8005ab0:	2b01      	cmp	r3, #1
 8005ab2:	d119      	bne.n	8005ae8 <HAL_SPI_TransmitReceive+0x1a4>
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ab8:	b29b      	uxth	r3, r3
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d014      	beq.n	8005ae8 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	68da      	ldr	r2, [r3, #12]
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ac8:	b292      	uxth	r2, r2
 8005aca:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ad0:	1c9a      	adds	r2, r3, #2
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ada:	b29b      	uxth	r3, r3
 8005adc:	3b01      	subs	r3, #1
 8005ade:	b29a      	uxth	r2, r3
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005ae8:	f7fc fa7e 	bl	8001fe8 <HAL_GetTick>
 8005aec:	4602      	mov	r2, r0
 8005aee:	6a3b      	ldr	r3, [r7, #32]
 8005af0:	1ad3      	subs	r3, r2, r3
 8005af2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005af4:	429a      	cmp	r2, r3
 8005af6:	d80d      	bhi.n	8005b14 <HAL_SPI_TransmitReceive+0x1d0>
 8005af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005afa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005afe:	d009      	beq.n	8005b14 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	2201      	movs	r2, #1
 8005b04:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005b10:	2303      	movs	r3, #3
 8005b12:	e0bc      	b.n	8005c8e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b18:	b29b      	uxth	r3, r3
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d1a0      	bne.n	8005a60 <HAL_SPI_TransmitReceive+0x11c>
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b22:	b29b      	uxth	r3, r3
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d19b      	bne.n	8005a60 <HAL_SPI_TransmitReceive+0x11c>
 8005b28:	e082      	b.n	8005c30 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d002      	beq.n	8005b38 <HAL_SPI_TransmitReceive+0x1f4>
 8005b32:	8afb      	ldrh	r3, [r7, #22]
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	d171      	bne.n	8005c1c <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	330c      	adds	r3, #12
 8005b42:	7812      	ldrb	r2, [r2, #0]
 8005b44:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b4a:	1c5a      	adds	r2, r3, #1
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b54:	b29b      	uxth	r3, r3
 8005b56:	3b01      	subs	r3, #1
 8005b58:	b29a      	uxth	r2, r3
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b5e:	e05d      	b.n	8005c1c <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	689b      	ldr	r3, [r3, #8]
 8005b66:	f003 0302 	and.w	r3, r3, #2
 8005b6a:	2b02      	cmp	r3, #2
 8005b6c:	d11c      	bne.n	8005ba8 <HAL_SPI_TransmitReceive+0x264>
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b72:	b29b      	uxth	r3, r3
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d017      	beq.n	8005ba8 <HAL_SPI_TransmitReceive+0x264>
 8005b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b7a:	2b01      	cmp	r3, #1
 8005b7c:	d114      	bne.n	8005ba8 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	330c      	adds	r3, #12
 8005b88:	7812      	ldrb	r2, [r2, #0]
 8005b8a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b90:	1c5a      	adds	r2, r3, #1
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b9a:	b29b      	uxth	r3, r3
 8005b9c:	3b01      	subs	r3, #1
 8005b9e:	b29a      	uxth	r2, r3
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	689b      	ldr	r3, [r3, #8]
 8005bae:	f003 0301 	and.w	r3, r3, #1
 8005bb2:	2b01      	cmp	r3, #1
 8005bb4:	d119      	bne.n	8005bea <HAL_SPI_TransmitReceive+0x2a6>
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bba:	b29b      	uxth	r3, r3
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d014      	beq.n	8005bea <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	68da      	ldr	r2, [r3, #12]
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bca:	b2d2      	uxtb	r2, r2
 8005bcc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bd2:	1c5a      	adds	r2, r3, #1
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bdc:	b29b      	uxth	r3, r3
 8005bde:	3b01      	subs	r3, #1
 8005be0:	b29a      	uxth	r2, r3
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005be6:	2301      	movs	r3, #1
 8005be8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005bea:	f7fc f9fd 	bl	8001fe8 <HAL_GetTick>
 8005bee:	4602      	mov	r2, r0
 8005bf0:	6a3b      	ldr	r3, [r7, #32]
 8005bf2:	1ad3      	subs	r3, r2, r3
 8005bf4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bf6:	429a      	cmp	r2, r3
 8005bf8:	d803      	bhi.n	8005c02 <HAL_SPI_TransmitReceive+0x2be>
 8005bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c00:	d102      	bne.n	8005c08 <HAL_SPI_TransmitReceive+0x2c4>
 8005c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d109      	bne.n	8005c1c <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2200      	movs	r2, #0
 8005c14:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005c18:	2303      	movs	r3, #3
 8005c1a:	e038      	b.n	8005c8e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c20:	b29b      	uxth	r3, r3
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d19c      	bne.n	8005b60 <HAL_SPI_TransmitReceive+0x21c>
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c2a:	b29b      	uxth	r3, r3
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d197      	bne.n	8005b60 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c30:	6a3a      	ldr	r2, [r7, #32]
 8005c32:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005c34:	68f8      	ldr	r0, [r7, #12]
 8005c36:	f000 fb79 	bl	800632c <SPI_EndRxTxTransaction>
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d008      	beq.n	8005c52 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2220      	movs	r2, #32
 8005c44:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e01d      	b.n	8005c8e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d10a      	bne.n	8005c70 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	613b      	str	r3, [r7, #16]
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	68db      	ldr	r3, [r3, #12]
 8005c64:	613b      	str	r3, [r7, #16]
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	689b      	ldr	r3, [r3, #8]
 8005c6c:	613b      	str	r3, [r7, #16]
 8005c6e:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2201      	movs	r2, #1
 8005c74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d001      	beq.n	8005c8c <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e000      	b.n	8005c8e <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005c8c:	2300      	movs	r3, #0
  }
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	3728      	adds	r7, #40	@ 0x28
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}
	...

08005c98 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b084      	sub	sp, #16
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	60f8      	str	r0, [r7, #12]
 8005ca0:	60b9      	str	r1, [r7, #8]
 8005ca2:	4613      	mov	r3, r2
 8005ca4:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005cac:	b2db      	uxtb	r3, r3
 8005cae:	2b01      	cmp	r3, #1
 8005cb0:	d001      	beq.n	8005cb6 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8005cb2:	2302      	movs	r3, #2
 8005cb4:	e097      	b.n	8005de6 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d002      	beq.n	8005cc2 <HAL_SPI_Transmit_DMA+0x2a>
 8005cbc:	88fb      	ldrh	r3, [r7, #6]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d101      	bne.n	8005cc6 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	e08f      	b.n	8005de6 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005ccc:	2b01      	cmp	r3, #1
 8005cce:	d101      	bne.n	8005cd4 <HAL_SPI_Transmit_DMA+0x3c>
 8005cd0:	2302      	movs	r3, #2
 8005cd2:	e088      	b.n	8005de6 <HAL_SPI_Transmit_DMA+0x14e>
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2201      	movs	r2, #1
 8005cd8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	2203      	movs	r2, #3
 8005ce0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	68ba      	ldr	r2, [r7, #8]
 8005cee:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	88fa      	ldrh	r2, [r7, #6]
 8005cf4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	88fa      	ldrh	r2, [r7, #6]
 8005cfa:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	2200      	movs	r2, #0
 8005d06:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2200      	movs	r2, #0
 8005d12:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2200      	movs	r2, #0
 8005d18:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	689b      	ldr	r3, [r3, #8]
 8005d1e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d22:	d10f      	bne.n	8005d44 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	681a      	ldr	r2, [r3, #0]
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d32:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	681a      	ldr	r2, [r3, #0]
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005d42:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d48:	4a29      	ldr	r2, [pc, #164]	@ (8005df0 <HAL_SPI_Transmit_DMA+0x158>)
 8005d4a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d50:	4a28      	ldr	r2, [pc, #160]	@ (8005df4 <HAL_SPI_Transmit_DMA+0x15c>)
 8005d52:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d58:	4a27      	ldr	r2, [pc, #156]	@ (8005df8 <HAL_SPI_Transmit_DMA+0x160>)
 8005d5a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d60:	2200      	movs	r2, #0
 8005d62:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d6c:	4619      	mov	r1, r3
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	330c      	adds	r3, #12
 8005d74:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d7a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005d7c:	f7fc fd96 	bl	80028ac <HAL_DMA_Start_IT>
 8005d80:	4603      	mov	r3, r0
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d00b      	beq.n	8005d9e <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d8a:	f043 0210 	orr.w	r2, r3, #16
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	2200      	movs	r2, #0
 8005d96:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	e023      	b.n	8005de6 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005da8:	2b40      	cmp	r3, #64	@ 0x40
 8005daa:	d007      	beq.n	8005dbc <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005dba:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	685a      	ldr	r2, [r3, #4]
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f042 0220 	orr.w	r2, r2, #32
 8005dd2:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	685a      	ldr	r2, [r3, #4]
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f042 0202 	orr.w	r2, r2, #2
 8005de2:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005de4:	2300      	movs	r3, #0
}
 8005de6:	4618      	mov	r0, r3
 8005de8:	3710      	adds	r7, #16
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}
 8005dee:	bf00      	nop
 8005df0:	080060cd 	.word	0x080060cd
 8005df4:	08006025 	.word	0x08006025
 8005df8:	080060e9 	.word	0x080060e9

08005dfc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b088      	sub	sp, #32
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005e14:	69bb      	ldr	r3, [r7, #24]
 8005e16:	099b      	lsrs	r3, r3, #6
 8005e18:	f003 0301 	and.w	r3, r3, #1
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d10f      	bne.n	8005e40 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005e20:	69bb      	ldr	r3, [r7, #24]
 8005e22:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d00a      	beq.n	8005e40 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005e2a:	69fb      	ldr	r3, [r7, #28]
 8005e2c:	099b      	lsrs	r3, r3, #6
 8005e2e:	f003 0301 	and.w	r3, r3, #1
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d004      	beq.n	8005e40 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	4798      	blx	r3
    return;
 8005e3e:	e0d7      	b.n	8005ff0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005e40:	69bb      	ldr	r3, [r7, #24]
 8005e42:	085b      	lsrs	r3, r3, #1
 8005e44:	f003 0301 	and.w	r3, r3, #1
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d00a      	beq.n	8005e62 <HAL_SPI_IRQHandler+0x66>
 8005e4c:	69fb      	ldr	r3, [r7, #28]
 8005e4e:	09db      	lsrs	r3, r3, #7
 8005e50:	f003 0301 	and.w	r3, r3, #1
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d004      	beq.n	8005e62 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	4798      	blx	r3
    return;
 8005e60:	e0c6      	b.n	8005ff0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005e62:	69bb      	ldr	r3, [r7, #24]
 8005e64:	095b      	lsrs	r3, r3, #5
 8005e66:	f003 0301 	and.w	r3, r3, #1
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d10c      	bne.n	8005e88 <HAL_SPI_IRQHandler+0x8c>
 8005e6e:	69bb      	ldr	r3, [r7, #24]
 8005e70:	099b      	lsrs	r3, r3, #6
 8005e72:	f003 0301 	and.w	r3, r3, #1
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d106      	bne.n	8005e88 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005e7a:	69bb      	ldr	r3, [r7, #24]
 8005e7c:	0a1b      	lsrs	r3, r3, #8
 8005e7e:	f003 0301 	and.w	r3, r3, #1
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	f000 80b4 	beq.w	8005ff0 <HAL_SPI_IRQHandler+0x1f4>
 8005e88:	69fb      	ldr	r3, [r7, #28]
 8005e8a:	095b      	lsrs	r3, r3, #5
 8005e8c:	f003 0301 	and.w	r3, r3, #1
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	f000 80ad 	beq.w	8005ff0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005e96:	69bb      	ldr	r3, [r7, #24]
 8005e98:	099b      	lsrs	r3, r3, #6
 8005e9a:	f003 0301 	and.w	r3, r3, #1
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d023      	beq.n	8005eea <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	2b03      	cmp	r3, #3
 8005eac:	d011      	beq.n	8005ed2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005eb2:	f043 0204 	orr.w	r2, r3, #4
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005eba:	2300      	movs	r3, #0
 8005ebc:	617b      	str	r3, [r7, #20]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	68db      	ldr	r3, [r3, #12]
 8005ec4:	617b      	str	r3, [r7, #20]
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	689b      	ldr	r3, [r3, #8]
 8005ecc:	617b      	str	r3, [r7, #20]
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	e00b      	b.n	8005eea <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	613b      	str	r3, [r7, #16]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	68db      	ldr	r3, [r3, #12]
 8005edc:	613b      	str	r3, [r7, #16]
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	689b      	ldr	r3, [r3, #8]
 8005ee4:	613b      	str	r3, [r7, #16]
 8005ee6:	693b      	ldr	r3, [r7, #16]
        return;
 8005ee8:	e082      	b.n	8005ff0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005eea:	69bb      	ldr	r3, [r7, #24]
 8005eec:	095b      	lsrs	r3, r3, #5
 8005eee:	f003 0301 	and.w	r3, r3, #1
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d014      	beq.n	8005f20 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005efa:	f043 0201 	orr.w	r2, r3, #1
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005f02:	2300      	movs	r3, #0
 8005f04:	60fb      	str	r3, [r7, #12]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	689b      	ldr	r3, [r3, #8]
 8005f0c:	60fb      	str	r3, [r7, #12]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	681a      	ldr	r2, [r3, #0]
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f1c:	601a      	str	r2, [r3, #0]
 8005f1e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005f20:	69bb      	ldr	r3, [r7, #24]
 8005f22:	0a1b      	lsrs	r3, r3, #8
 8005f24:	f003 0301 	and.w	r3, r3, #1
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d00c      	beq.n	8005f46 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f30:	f043 0208 	orr.w	r2, r3, #8
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005f38:	2300      	movs	r3, #0
 8005f3a:	60bb      	str	r3, [r7, #8]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	689b      	ldr	r3, [r3, #8]
 8005f42:	60bb      	str	r3, [r7, #8]
 8005f44:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d04f      	beq.n	8005fee <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	685a      	ldr	r2, [r3, #4]
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005f5c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2201      	movs	r2, #1
 8005f62:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005f66:	69fb      	ldr	r3, [r7, #28]
 8005f68:	f003 0302 	and.w	r3, r3, #2
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d104      	bne.n	8005f7a <HAL_SPI_IRQHandler+0x17e>
 8005f70:	69fb      	ldr	r3, [r7, #28]
 8005f72:	f003 0301 	and.w	r3, r3, #1
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d034      	beq.n	8005fe4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	685a      	ldr	r2, [r3, #4]
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f022 0203 	bic.w	r2, r2, #3
 8005f88:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d011      	beq.n	8005fb6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f96:	4a18      	ldr	r2, [pc, #96]	@ (8005ff8 <HAL_SPI_IRQHandler+0x1fc>)
 8005f98:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	f7fc fcdc 	bl	800295c <HAL_DMA_Abort_IT>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d005      	beq.n	8005fb6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fae:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d016      	beq.n	8005fec <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fc2:	4a0d      	ldr	r2, [pc, #52]	@ (8005ff8 <HAL_SPI_IRQHandler+0x1fc>)
 8005fc4:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fca:	4618      	mov	r0, r3
 8005fcc:	f7fc fcc6 	bl	800295c <HAL_DMA_Abort_IT>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d00a      	beq.n	8005fec <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fda:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8005fe2:	e003      	b.n	8005fec <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005fe4:	6878      	ldr	r0, [r7, #4]
 8005fe6:	f000 f813 	bl	8006010 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005fea:	e000      	b.n	8005fee <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005fec:	bf00      	nop
    return;
 8005fee:	bf00      	nop
  }
}
 8005ff0:	3720      	adds	r7, #32
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bd80      	pop	{r7, pc}
 8005ff6:	bf00      	nop
 8005ff8:	08006129 	.word	0x08006129

08005ffc <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b083      	sub	sp, #12
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8006004:	bf00      	nop
 8006006:	370c      	adds	r7, #12
 8006008:	46bd      	mov	sp, r7
 800600a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600e:	4770      	bx	lr

08006010 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006010:	b480      	push	{r7}
 8006012:	b083      	sub	sp, #12
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006018:	bf00      	nop
 800601a:	370c      	adds	r7, #12
 800601c:	46bd      	mov	sp, r7
 800601e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006022:	4770      	bx	lr

08006024 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b086      	sub	sp, #24
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006030:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006032:	f7fb ffd9 	bl	8001fe8 <HAL_GetTick>
 8006036:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006042:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006046:	d03b      	beq.n	80060c0 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	685a      	ldr	r2, [r3, #4]
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f022 0220 	bic.w	r2, r2, #32
 8006056:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	685a      	ldr	r2, [r3, #4]
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f022 0202 	bic.w	r2, r2, #2
 8006066:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006068:	693a      	ldr	r2, [r7, #16]
 800606a:	2164      	movs	r1, #100	@ 0x64
 800606c:	6978      	ldr	r0, [r7, #20]
 800606e:	f000 f95d 	bl	800632c <SPI_EndRxTxTransaction>
 8006072:	4603      	mov	r3, r0
 8006074:	2b00      	cmp	r3, #0
 8006076:	d005      	beq.n	8006084 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800607c:	f043 0220 	orr.w	r2, r3, #32
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d10a      	bne.n	80060a2 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800608c:	2300      	movs	r3, #0
 800608e:	60fb      	str	r3, [r7, #12]
 8006090:	697b      	ldr	r3, [r7, #20]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	68db      	ldr	r3, [r3, #12]
 8006096:	60fb      	str	r3, [r7, #12]
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	689b      	ldr	r3, [r3, #8]
 800609e:	60fb      	str	r3, [r7, #12]
 80060a0:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80060a2:	697b      	ldr	r3, [r7, #20]
 80060a4:	2200      	movs	r2, #0
 80060a6:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	2201      	movs	r2, #1
 80060ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d003      	beq.n	80060c0 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80060b8:	6978      	ldr	r0, [r7, #20]
 80060ba:	f7ff ffa9 	bl	8006010 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80060be:	e002      	b.n	80060c6 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80060c0:	6978      	ldr	r0, [r7, #20]
 80060c2:	f7fa faf7 	bl	80006b4 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80060c6:	3718      	adds	r7, #24
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}

080060cc <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b084      	sub	sp, #16
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060d8:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80060da:	68f8      	ldr	r0, [r7, #12]
 80060dc:	f7ff ff8e 	bl	8005ffc <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80060e0:	bf00      	nop
 80060e2:	3710      	adds	r7, #16
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}

080060e8 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b084      	sub	sp, #16
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060f4:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	685a      	ldr	r2, [r3, #4]
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f022 0203 	bic.w	r2, r2, #3
 8006104:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800610a:	f043 0210 	orr.w	r2, r3, #16
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2201      	movs	r2, #1
 8006116:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800611a:	68f8      	ldr	r0, [r7, #12]
 800611c:	f7ff ff78 	bl	8006010 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006120:	bf00      	nop
 8006122:	3710      	adds	r7, #16
 8006124:	46bd      	mov	sp, r7
 8006126:	bd80      	pop	{r7, pc}

08006128 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b084      	sub	sp, #16
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006134:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	2200      	movs	r2, #0
 800613a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2200      	movs	r2, #0
 8006140:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006142:	68f8      	ldr	r0, [r7, #12]
 8006144:	f7ff ff64 	bl	8006010 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006148:	bf00      	nop
 800614a:	3710      	adds	r7, #16
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}

08006150 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b088      	sub	sp, #32
 8006154:	af00      	add	r7, sp, #0
 8006156:	60f8      	str	r0, [r7, #12]
 8006158:	60b9      	str	r1, [r7, #8]
 800615a:	603b      	str	r3, [r7, #0]
 800615c:	4613      	mov	r3, r2
 800615e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006160:	f7fb ff42 	bl	8001fe8 <HAL_GetTick>
 8006164:	4602      	mov	r2, r0
 8006166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006168:	1a9b      	subs	r3, r3, r2
 800616a:	683a      	ldr	r2, [r7, #0]
 800616c:	4413      	add	r3, r2
 800616e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006170:	f7fb ff3a 	bl	8001fe8 <HAL_GetTick>
 8006174:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006176:	4b39      	ldr	r3, [pc, #228]	@ (800625c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	015b      	lsls	r3, r3, #5
 800617c:	0d1b      	lsrs	r3, r3, #20
 800617e:	69fa      	ldr	r2, [r7, #28]
 8006180:	fb02 f303 	mul.w	r3, r2, r3
 8006184:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006186:	e055      	b.n	8006234 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800618e:	d051      	beq.n	8006234 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006190:	f7fb ff2a 	bl	8001fe8 <HAL_GetTick>
 8006194:	4602      	mov	r2, r0
 8006196:	69bb      	ldr	r3, [r7, #24]
 8006198:	1ad3      	subs	r3, r2, r3
 800619a:	69fa      	ldr	r2, [r7, #28]
 800619c:	429a      	cmp	r2, r3
 800619e:	d902      	bls.n	80061a6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80061a0:	69fb      	ldr	r3, [r7, #28]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d13d      	bne.n	8006222 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	685a      	ldr	r2, [r3, #4]
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80061b4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80061be:	d111      	bne.n	80061e4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80061c8:	d004      	beq.n	80061d4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	689b      	ldr	r3, [r3, #8]
 80061ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80061d2:	d107      	bne.n	80061e4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	681a      	ldr	r2, [r3, #0]
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80061e2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061ec:	d10f      	bne.n	800620e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	681a      	ldr	r2, [r3, #0]
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80061fc:	601a      	str	r2, [r3, #0]
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	681a      	ldr	r2, [r3, #0]
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800620c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	2201      	movs	r2, #1
 8006212:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	2200      	movs	r2, #0
 800621a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800621e:	2303      	movs	r3, #3
 8006220:	e018      	b.n	8006254 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d102      	bne.n	800622e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8006228:	2300      	movs	r3, #0
 800622a:	61fb      	str	r3, [r7, #28]
 800622c:	e002      	b.n	8006234 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	3b01      	subs	r3, #1
 8006232:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	689a      	ldr	r2, [r3, #8]
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	4013      	ands	r3, r2
 800623e:	68ba      	ldr	r2, [r7, #8]
 8006240:	429a      	cmp	r2, r3
 8006242:	bf0c      	ite	eq
 8006244:	2301      	moveq	r3, #1
 8006246:	2300      	movne	r3, #0
 8006248:	b2db      	uxtb	r3, r3
 800624a:	461a      	mov	r2, r3
 800624c:	79fb      	ldrb	r3, [r7, #7]
 800624e:	429a      	cmp	r2, r3
 8006250:	d19a      	bne.n	8006188 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8006252:	2300      	movs	r3, #0
}
 8006254:	4618      	mov	r0, r3
 8006256:	3720      	adds	r7, #32
 8006258:	46bd      	mov	sp, r7
 800625a:	bd80      	pop	{r7, pc}
 800625c:	20000004 	.word	0x20000004

08006260 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b086      	sub	sp, #24
 8006264:	af02      	add	r7, sp, #8
 8006266:	60f8      	str	r0, [r7, #12]
 8006268:	60b9      	str	r1, [r7, #8]
 800626a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006274:	d111      	bne.n	800629a <SPI_EndRxTransaction+0x3a>
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	689b      	ldr	r3, [r3, #8]
 800627a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800627e:	d004      	beq.n	800628a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006288:	d107      	bne.n	800629a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	681a      	ldr	r2, [r3, #0]
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006298:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80062a2:	d12a      	bne.n	80062fa <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	689b      	ldr	r3, [r3, #8]
 80062a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062ac:	d012      	beq.n	80062d4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	9300      	str	r3, [sp, #0]
 80062b2:	68bb      	ldr	r3, [r7, #8]
 80062b4:	2200      	movs	r2, #0
 80062b6:	2180      	movs	r1, #128	@ 0x80
 80062b8:	68f8      	ldr	r0, [r7, #12]
 80062ba:	f7ff ff49 	bl	8006150 <SPI_WaitFlagStateUntilTimeout>
 80062be:	4603      	mov	r3, r0
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d02d      	beq.n	8006320 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062c8:	f043 0220 	orr.w	r2, r3, #32
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80062d0:	2303      	movs	r3, #3
 80062d2:	e026      	b.n	8006322 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	9300      	str	r3, [sp, #0]
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	2200      	movs	r2, #0
 80062dc:	2101      	movs	r1, #1
 80062de:	68f8      	ldr	r0, [r7, #12]
 80062e0:	f7ff ff36 	bl	8006150 <SPI_WaitFlagStateUntilTimeout>
 80062e4:	4603      	mov	r3, r0
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d01a      	beq.n	8006320 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062ee:	f043 0220 	orr.w	r2, r3, #32
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80062f6:	2303      	movs	r3, #3
 80062f8:	e013      	b.n	8006322 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	9300      	str	r3, [sp, #0]
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	2200      	movs	r2, #0
 8006302:	2101      	movs	r1, #1
 8006304:	68f8      	ldr	r0, [r7, #12]
 8006306:	f7ff ff23 	bl	8006150 <SPI_WaitFlagStateUntilTimeout>
 800630a:	4603      	mov	r3, r0
 800630c:	2b00      	cmp	r3, #0
 800630e:	d007      	beq.n	8006320 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006314:	f043 0220 	orr.w	r2, r3, #32
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800631c:	2303      	movs	r3, #3
 800631e:	e000      	b.n	8006322 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006320:	2300      	movs	r3, #0
}
 8006322:	4618      	mov	r0, r3
 8006324:	3710      	adds	r7, #16
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}
	...

0800632c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b088      	sub	sp, #32
 8006330:	af02      	add	r7, sp, #8
 8006332:	60f8      	str	r0, [r7, #12]
 8006334:	60b9      	str	r1, [r7, #8]
 8006336:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	9300      	str	r3, [sp, #0]
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	2201      	movs	r2, #1
 8006340:	2102      	movs	r1, #2
 8006342:	68f8      	ldr	r0, [r7, #12]
 8006344:	f7ff ff04 	bl	8006150 <SPI_WaitFlagStateUntilTimeout>
 8006348:	4603      	mov	r3, r0
 800634a:	2b00      	cmp	r3, #0
 800634c:	d007      	beq.n	800635e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006352:	f043 0220 	orr.w	r2, r3, #32
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800635a:	2303      	movs	r3, #3
 800635c:	e032      	b.n	80063c4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800635e:	4b1b      	ldr	r3, [pc, #108]	@ (80063cc <SPI_EndRxTxTransaction+0xa0>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4a1b      	ldr	r2, [pc, #108]	@ (80063d0 <SPI_EndRxTxTransaction+0xa4>)
 8006364:	fba2 2303 	umull	r2, r3, r2, r3
 8006368:	0d5b      	lsrs	r3, r3, #21
 800636a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800636e:	fb02 f303 	mul.w	r3, r2, r3
 8006372:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	685b      	ldr	r3, [r3, #4]
 8006378:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800637c:	d112      	bne.n	80063a4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	9300      	str	r3, [sp, #0]
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	2200      	movs	r2, #0
 8006386:	2180      	movs	r1, #128	@ 0x80
 8006388:	68f8      	ldr	r0, [r7, #12]
 800638a:	f7ff fee1 	bl	8006150 <SPI_WaitFlagStateUntilTimeout>
 800638e:	4603      	mov	r3, r0
 8006390:	2b00      	cmp	r3, #0
 8006392:	d016      	beq.n	80063c2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006398:	f043 0220 	orr.w	r2, r3, #32
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80063a0:	2303      	movs	r3, #3
 80063a2:	e00f      	b.n	80063c4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80063a4:	697b      	ldr	r3, [r7, #20]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d00a      	beq.n	80063c0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	3b01      	subs	r3, #1
 80063ae:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	689b      	ldr	r3, [r3, #8]
 80063b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063ba:	2b80      	cmp	r3, #128	@ 0x80
 80063bc:	d0f2      	beq.n	80063a4 <SPI_EndRxTxTransaction+0x78>
 80063be:	e000      	b.n	80063c2 <SPI_EndRxTxTransaction+0x96>
        break;
 80063c0:	bf00      	nop
  }

  return HAL_OK;
 80063c2:	2300      	movs	r3, #0
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	3718      	adds	r7, #24
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bd80      	pop	{r7, pc}
 80063cc:	20000004 	.word	0x20000004
 80063d0:	165e9f81 	.word	0x165e9f81

080063d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b082      	sub	sp, #8
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d101      	bne.n	80063e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80063e2:	2301      	movs	r3, #1
 80063e4:	e041      	b.n	800646a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d106      	bne.n	8006400 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2200      	movs	r2, #0
 80063f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f7fb fba6 	bl	8001b4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2202      	movs	r2, #2
 8006404:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681a      	ldr	r2, [r3, #0]
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	3304      	adds	r3, #4
 8006410:	4619      	mov	r1, r3
 8006412:	4610      	mov	r0, r2
 8006414:	f000 fa10 	bl	8006838 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2201      	movs	r2, #1
 800641c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2201      	movs	r2, #1
 8006424:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2201      	movs	r2, #1
 800642c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2201      	movs	r2, #1
 8006434:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2201      	movs	r2, #1
 800643c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2201      	movs	r2, #1
 8006444:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2201      	movs	r2, #1
 800644c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2201      	movs	r2, #1
 8006454:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2201      	movs	r2, #1
 800645c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2201      	movs	r2, #1
 8006464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006468:	2300      	movs	r3, #0
}
 800646a:	4618      	mov	r0, r3
 800646c:	3708      	adds	r7, #8
 800646e:	46bd      	mov	sp, r7
 8006470:	bd80      	pop	{r7, pc}

08006472 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006472:	b580      	push	{r7, lr}
 8006474:	b082      	sub	sp, #8
 8006476:	af00      	add	r7, sp, #0
 8006478:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d101      	bne.n	8006484 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006480:	2301      	movs	r3, #1
 8006482:	e041      	b.n	8006508 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800648a:	b2db      	uxtb	r3, r3
 800648c:	2b00      	cmp	r3, #0
 800648e:	d106      	bne.n	800649e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2200      	movs	r2, #0
 8006494:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006498:	6878      	ldr	r0, [r7, #4]
 800649a:	f000 f839 	bl	8006510 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2202      	movs	r2, #2
 80064a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681a      	ldr	r2, [r3, #0]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	3304      	adds	r3, #4
 80064ae:	4619      	mov	r1, r3
 80064b0:	4610      	mov	r0, r2
 80064b2:	f000 f9c1 	bl	8006838 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2201      	movs	r2, #1
 80064ba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2201      	movs	r2, #1
 80064c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2201      	movs	r2, #1
 80064ca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2201      	movs	r2, #1
 80064d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2201      	movs	r2, #1
 80064da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2201      	movs	r2, #1
 80064e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2201      	movs	r2, #1
 80064ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2201      	movs	r2, #1
 80064f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2201      	movs	r2, #1
 80064fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2201      	movs	r2, #1
 8006502:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006506:	2300      	movs	r3, #0
}
 8006508:	4618      	mov	r0, r3
 800650a:	3708      	adds	r7, #8
 800650c:	46bd      	mov	sp, r7
 800650e:	bd80      	pop	{r7, pc}

08006510 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006510:	b480      	push	{r7}
 8006512:	b083      	sub	sp, #12
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006518:	bf00      	nop
 800651a:	370c      	adds	r7, #12
 800651c:	46bd      	mov	sp, r7
 800651e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006522:	4770      	bx	lr

08006524 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b084      	sub	sp, #16
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
 800652c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d109      	bne.n	8006548 <HAL_TIM_PWM_Start+0x24>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800653a:	b2db      	uxtb	r3, r3
 800653c:	2b01      	cmp	r3, #1
 800653e:	bf14      	ite	ne
 8006540:	2301      	movne	r3, #1
 8006542:	2300      	moveq	r3, #0
 8006544:	b2db      	uxtb	r3, r3
 8006546:	e022      	b.n	800658e <HAL_TIM_PWM_Start+0x6a>
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	2b04      	cmp	r3, #4
 800654c:	d109      	bne.n	8006562 <HAL_TIM_PWM_Start+0x3e>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006554:	b2db      	uxtb	r3, r3
 8006556:	2b01      	cmp	r3, #1
 8006558:	bf14      	ite	ne
 800655a:	2301      	movne	r3, #1
 800655c:	2300      	moveq	r3, #0
 800655e:	b2db      	uxtb	r3, r3
 8006560:	e015      	b.n	800658e <HAL_TIM_PWM_Start+0x6a>
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	2b08      	cmp	r3, #8
 8006566:	d109      	bne.n	800657c <HAL_TIM_PWM_Start+0x58>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800656e:	b2db      	uxtb	r3, r3
 8006570:	2b01      	cmp	r3, #1
 8006572:	bf14      	ite	ne
 8006574:	2301      	movne	r3, #1
 8006576:	2300      	moveq	r3, #0
 8006578:	b2db      	uxtb	r3, r3
 800657a:	e008      	b.n	800658e <HAL_TIM_PWM_Start+0x6a>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006582:	b2db      	uxtb	r3, r3
 8006584:	2b01      	cmp	r3, #1
 8006586:	bf14      	ite	ne
 8006588:	2301      	movne	r3, #1
 800658a:	2300      	moveq	r3, #0
 800658c:	b2db      	uxtb	r3, r3
 800658e:	2b00      	cmp	r3, #0
 8006590:	d001      	beq.n	8006596 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006592:	2301      	movs	r3, #1
 8006594:	e07c      	b.n	8006690 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d104      	bne.n	80065a6 <HAL_TIM_PWM_Start+0x82>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2202      	movs	r2, #2
 80065a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80065a4:	e013      	b.n	80065ce <HAL_TIM_PWM_Start+0xaa>
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	2b04      	cmp	r3, #4
 80065aa:	d104      	bne.n	80065b6 <HAL_TIM_PWM_Start+0x92>
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2202      	movs	r2, #2
 80065b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80065b4:	e00b      	b.n	80065ce <HAL_TIM_PWM_Start+0xaa>
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	2b08      	cmp	r3, #8
 80065ba:	d104      	bne.n	80065c6 <HAL_TIM_PWM_Start+0xa2>
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2202      	movs	r2, #2
 80065c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80065c4:	e003      	b.n	80065ce <HAL_TIM_PWM_Start+0xaa>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2202      	movs	r2, #2
 80065ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	2201      	movs	r2, #1
 80065d4:	6839      	ldr	r1, [r7, #0]
 80065d6:	4618      	mov	r0, r3
 80065d8:	f000 fb84 	bl	8006ce4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4a2d      	ldr	r2, [pc, #180]	@ (8006698 <HAL_TIM_PWM_Start+0x174>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d004      	beq.n	80065f0 <HAL_TIM_PWM_Start+0xcc>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	4a2c      	ldr	r2, [pc, #176]	@ (800669c <HAL_TIM_PWM_Start+0x178>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d101      	bne.n	80065f4 <HAL_TIM_PWM_Start+0xd0>
 80065f0:	2301      	movs	r3, #1
 80065f2:	e000      	b.n	80065f6 <HAL_TIM_PWM_Start+0xd2>
 80065f4:	2300      	movs	r3, #0
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d007      	beq.n	800660a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006608:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4a22      	ldr	r2, [pc, #136]	@ (8006698 <HAL_TIM_PWM_Start+0x174>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d022      	beq.n	800665a <HAL_TIM_PWM_Start+0x136>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800661c:	d01d      	beq.n	800665a <HAL_TIM_PWM_Start+0x136>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4a1f      	ldr	r2, [pc, #124]	@ (80066a0 <HAL_TIM_PWM_Start+0x17c>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d018      	beq.n	800665a <HAL_TIM_PWM_Start+0x136>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	4a1d      	ldr	r2, [pc, #116]	@ (80066a4 <HAL_TIM_PWM_Start+0x180>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d013      	beq.n	800665a <HAL_TIM_PWM_Start+0x136>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a1c      	ldr	r2, [pc, #112]	@ (80066a8 <HAL_TIM_PWM_Start+0x184>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d00e      	beq.n	800665a <HAL_TIM_PWM_Start+0x136>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4a16      	ldr	r2, [pc, #88]	@ (800669c <HAL_TIM_PWM_Start+0x178>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d009      	beq.n	800665a <HAL_TIM_PWM_Start+0x136>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	4a18      	ldr	r2, [pc, #96]	@ (80066ac <HAL_TIM_PWM_Start+0x188>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d004      	beq.n	800665a <HAL_TIM_PWM_Start+0x136>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4a16      	ldr	r2, [pc, #88]	@ (80066b0 <HAL_TIM_PWM_Start+0x18c>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d111      	bne.n	800667e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	689b      	ldr	r3, [r3, #8]
 8006660:	f003 0307 	and.w	r3, r3, #7
 8006664:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2b06      	cmp	r3, #6
 800666a:	d010      	beq.n	800668e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	681a      	ldr	r2, [r3, #0]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f042 0201 	orr.w	r2, r2, #1
 800667a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800667c:	e007      	b.n	800668e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	681a      	ldr	r2, [r3, #0]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f042 0201 	orr.w	r2, r2, #1
 800668c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800668e:	2300      	movs	r3, #0
}
 8006690:	4618      	mov	r0, r3
 8006692:	3710      	adds	r7, #16
 8006694:	46bd      	mov	sp, r7
 8006696:	bd80      	pop	{r7, pc}
 8006698:	40010000 	.word	0x40010000
 800669c:	40010400 	.word	0x40010400
 80066a0:	40000400 	.word	0x40000400
 80066a4:	40000800 	.word	0x40000800
 80066a8:	40000c00 	.word	0x40000c00
 80066ac:	40014000 	.word	0x40014000
 80066b0:	40001800 	.word	0x40001800

080066b4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b086      	sub	sp, #24
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	60f8      	str	r0, [r7, #12]
 80066bc:	60b9      	str	r1, [r7, #8]
 80066be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066c0:	2300      	movs	r3, #0
 80066c2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066ca:	2b01      	cmp	r3, #1
 80066cc:	d101      	bne.n	80066d2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80066ce:	2302      	movs	r3, #2
 80066d0:	e0ae      	b.n	8006830 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	2201      	movs	r2, #1
 80066d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2b0c      	cmp	r3, #12
 80066de:	f200 809f 	bhi.w	8006820 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80066e2:	a201      	add	r2, pc, #4	@ (adr r2, 80066e8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80066e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066e8:	0800671d 	.word	0x0800671d
 80066ec:	08006821 	.word	0x08006821
 80066f0:	08006821 	.word	0x08006821
 80066f4:	08006821 	.word	0x08006821
 80066f8:	0800675d 	.word	0x0800675d
 80066fc:	08006821 	.word	0x08006821
 8006700:	08006821 	.word	0x08006821
 8006704:	08006821 	.word	0x08006821
 8006708:	0800679f 	.word	0x0800679f
 800670c:	08006821 	.word	0x08006821
 8006710:	08006821 	.word	0x08006821
 8006714:	08006821 	.word	0x08006821
 8006718:	080067df 	.word	0x080067df
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	68b9      	ldr	r1, [r7, #8]
 8006722:	4618      	mov	r0, r3
 8006724:	f000 f92e 	bl	8006984 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	699a      	ldr	r2, [r3, #24]
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f042 0208 	orr.w	r2, r2, #8
 8006736:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	699a      	ldr	r2, [r3, #24]
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f022 0204 	bic.w	r2, r2, #4
 8006746:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	6999      	ldr	r1, [r3, #24]
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	691a      	ldr	r2, [r3, #16]
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	430a      	orrs	r2, r1
 8006758:	619a      	str	r2, [r3, #24]
      break;
 800675a:	e064      	b.n	8006826 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	68b9      	ldr	r1, [r7, #8]
 8006762:	4618      	mov	r0, r3
 8006764:	f000 f97e 	bl	8006a64 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	699a      	ldr	r2, [r3, #24]
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006776:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	699a      	ldr	r2, [r3, #24]
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006786:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	6999      	ldr	r1, [r3, #24]
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	691b      	ldr	r3, [r3, #16]
 8006792:	021a      	lsls	r2, r3, #8
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	430a      	orrs	r2, r1
 800679a:	619a      	str	r2, [r3, #24]
      break;
 800679c:	e043      	b.n	8006826 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	68b9      	ldr	r1, [r7, #8]
 80067a4:	4618      	mov	r0, r3
 80067a6:	f000 f9d3 	bl	8006b50 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	69da      	ldr	r2, [r3, #28]
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f042 0208 	orr.w	r2, r2, #8
 80067b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	69da      	ldr	r2, [r3, #28]
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f022 0204 	bic.w	r2, r2, #4
 80067c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	69d9      	ldr	r1, [r3, #28]
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	691a      	ldr	r2, [r3, #16]
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	430a      	orrs	r2, r1
 80067da:	61da      	str	r2, [r3, #28]
      break;
 80067dc:	e023      	b.n	8006826 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	68b9      	ldr	r1, [r7, #8]
 80067e4:	4618      	mov	r0, r3
 80067e6:	f000 fa27 	bl	8006c38 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	69da      	ldr	r2, [r3, #28]
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80067f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	69da      	ldr	r2, [r3, #28]
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006808:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	69d9      	ldr	r1, [r3, #28]
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	691b      	ldr	r3, [r3, #16]
 8006814:	021a      	lsls	r2, r3, #8
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	430a      	orrs	r2, r1
 800681c:	61da      	str	r2, [r3, #28]
      break;
 800681e:	e002      	b.n	8006826 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006820:	2301      	movs	r3, #1
 8006822:	75fb      	strb	r3, [r7, #23]
      break;
 8006824:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2200      	movs	r2, #0
 800682a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800682e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006830:	4618      	mov	r0, r3
 8006832:	3718      	adds	r7, #24
 8006834:	46bd      	mov	sp, r7
 8006836:	bd80      	pop	{r7, pc}

08006838 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006838:	b480      	push	{r7}
 800683a:	b085      	sub	sp, #20
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
 8006840:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	4a43      	ldr	r2, [pc, #268]	@ (8006958 <TIM_Base_SetConfig+0x120>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d013      	beq.n	8006878 <TIM_Base_SetConfig+0x40>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006856:	d00f      	beq.n	8006878 <TIM_Base_SetConfig+0x40>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	4a40      	ldr	r2, [pc, #256]	@ (800695c <TIM_Base_SetConfig+0x124>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d00b      	beq.n	8006878 <TIM_Base_SetConfig+0x40>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	4a3f      	ldr	r2, [pc, #252]	@ (8006960 <TIM_Base_SetConfig+0x128>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d007      	beq.n	8006878 <TIM_Base_SetConfig+0x40>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	4a3e      	ldr	r2, [pc, #248]	@ (8006964 <TIM_Base_SetConfig+0x12c>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d003      	beq.n	8006878 <TIM_Base_SetConfig+0x40>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	4a3d      	ldr	r2, [pc, #244]	@ (8006968 <TIM_Base_SetConfig+0x130>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d108      	bne.n	800688a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800687e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	68fa      	ldr	r2, [r7, #12]
 8006886:	4313      	orrs	r3, r2
 8006888:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	4a32      	ldr	r2, [pc, #200]	@ (8006958 <TIM_Base_SetConfig+0x120>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d02b      	beq.n	80068ea <TIM_Base_SetConfig+0xb2>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006898:	d027      	beq.n	80068ea <TIM_Base_SetConfig+0xb2>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	4a2f      	ldr	r2, [pc, #188]	@ (800695c <TIM_Base_SetConfig+0x124>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d023      	beq.n	80068ea <TIM_Base_SetConfig+0xb2>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	4a2e      	ldr	r2, [pc, #184]	@ (8006960 <TIM_Base_SetConfig+0x128>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d01f      	beq.n	80068ea <TIM_Base_SetConfig+0xb2>
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	4a2d      	ldr	r2, [pc, #180]	@ (8006964 <TIM_Base_SetConfig+0x12c>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d01b      	beq.n	80068ea <TIM_Base_SetConfig+0xb2>
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	4a2c      	ldr	r2, [pc, #176]	@ (8006968 <TIM_Base_SetConfig+0x130>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d017      	beq.n	80068ea <TIM_Base_SetConfig+0xb2>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	4a2b      	ldr	r2, [pc, #172]	@ (800696c <TIM_Base_SetConfig+0x134>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d013      	beq.n	80068ea <TIM_Base_SetConfig+0xb2>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	4a2a      	ldr	r2, [pc, #168]	@ (8006970 <TIM_Base_SetConfig+0x138>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d00f      	beq.n	80068ea <TIM_Base_SetConfig+0xb2>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	4a29      	ldr	r2, [pc, #164]	@ (8006974 <TIM_Base_SetConfig+0x13c>)
 80068ce:	4293      	cmp	r3, r2
 80068d0:	d00b      	beq.n	80068ea <TIM_Base_SetConfig+0xb2>
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	4a28      	ldr	r2, [pc, #160]	@ (8006978 <TIM_Base_SetConfig+0x140>)
 80068d6:	4293      	cmp	r3, r2
 80068d8:	d007      	beq.n	80068ea <TIM_Base_SetConfig+0xb2>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	4a27      	ldr	r2, [pc, #156]	@ (800697c <TIM_Base_SetConfig+0x144>)
 80068de:	4293      	cmp	r3, r2
 80068e0:	d003      	beq.n	80068ea <TIM_Base_SetConfig+0xb2>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	4a26      	ldr	r2, [pc, #152]	@ (8006980 <TIM_Base_SetConfig+0x148>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d108      	bne.n	80068fc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	68db      	ldr	r3, [r3, #12]
 80068f6:	68fa      	ldr	r2, [r7, #12]
 80068f8:	4313      	orrs	r3, r2
 80068fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	695b      	ldr	r3, [r3, #20]
 8006906:	4313      	orrs	r3, r2
 8006908:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	689a      	ldr	r2, [r3, #8]
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	681a      	ldr	r2, [r3, #0]
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	4a0e      	ldr	r2, [pc, #56]	@ (8006958 <TIM_Base_SetConfig+0x120>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d003      	beq.n	800692a <TIM_Base_SetConfig+0xf2>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	4a10      	ldr	r2, [pc, #64]	@ (8006968 <TIM_Base_SetConfig+0x130>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d103      	bne.n	8006932 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	691a      	ldr	r2, [r3, #16]
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f043 0204 	orr.w	r2, r3, #4
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2201      	movs	r2, #1
 8006942:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	68fa      	ldr	r2, [r7, #12]
 8006948:	601a      	str	r2, [r3, #0]
}
 800694a:	bf00      	nop
 800694c:	3714      	adds	r7, #20
 800694e:	46bd      	mov	sp, r7
 8006950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006954:	4770      	bx	lr
 8006956:	bf00      	nop
 8006958:	40010000 	.word	0x40010000
 800695c:	40000400 	.word	0x40000400
 8006960:	40000800 	.word	0x40000800
 8006964:	40000c00 	.word	0x40000c00
 8006968:	40010400 	.word	0x40010400
 800696c:	40014000 	.word	0x40014000
 8006970:	40014400 	.word	0x40014400
 8006974:	40014800 	.word	0x40014800
 8006978:	40001800 	.word	0x40001800
 800697c:	40001c00 	.word	0x40001c00
 8006980:	40002000 	.word	0x40002000

08006984 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006984:	b480      	push	{r7}
 8006986:	b087      	sub	sp, #28
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
 800698c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6a1b      	ldr	r3, [r3, #32]
 8006992:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6a1b      	ldr	r3, [r3, #32]
 8006998:	f023 0201 	bic.w	r2, r3, #1
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	699b      	ldr	r3, [r3, #24]
 80069aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	f023 0303 	bic.w	r3, r3, #3
 80069ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	68fa      	ldr	r2, [r7, #12]
 80069c2:	4313      	orrs	r3, r2
 80069c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80069c6:	697b      	ldr	r3, [r7, #20]
 80069c8:	f023 0302 	bic.w	r3, r3, #2
 80069cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	689b      	ldr	r3, [r3, #8]
 80069d2:	697a      	ldr	r2, [r7, #20]
 80069d4:	4313      	orrs	r3, r2
 80069d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	4a20      	ldr	r2, [pc, #128]	@ (8006a5c <TIM_OC1_SetConfig+0xd8>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d003      	beq.n	80069e8 <TIM_OC1_SetConfig+0x64>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	4a1f      	ldr	r2, [pc, #124]	@ (8006a60 <TIM_OC1_SetConfig+0xdc>)
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d10c      	bne.n	8006a02 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80069e8:	697b      	ldr	r3, [r7, #20]
 80069ea:	f023 0308 	bic.w	r3, r3, #8
 80069ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	68db      	ldr	r3, [r3, #12]
 80069f4:	697a      	ldr	r2, [r7, #20]
 80069f6:	4313      	orrs	r3, r2
 80069f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80069fa:	697b      	ldr	r3, [r7, #20]
 80069fc:	f023 0304 	bic.w	r3, r3, #4
 8006a00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	4a15      	ldr	r2, [pc, #84]	@ (8006a5c <TIM_OC1_SetConfig+0xd8>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d003      	beq.n	8006a12 <TIM_OC1_SetConfig+0x8e>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	4a14      	ldr	r2, [pc, #80]	@ (8006a60 <TIM_OC1_SetConfig+0xdc>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d111      	bne.n	8006a36 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006a12:	693b      	ldr	r3, [r7, #16]
 8006a14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a18:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006a1a:	693b      	ldr	r3, [r7, #16]
 8006a1c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006a20:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	695b      	ldr	r3, [r3, #20]
 8006a26:	693a      	ldr	r2, [r7, #16]
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	699b      	ldr	r3, [r3, #24]
 8006a30:	693a      	ldr	r2, [r7, #16]
 8006a32:	4313      	orrs	r3, r2
 8006a34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	693a      	ldr	r2, [r7, #16]
 8006a3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	68fa      	ldr	r2, [r7, #12]
 8006a40:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	685a      	ldr	r2, [r3, #4]
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	697a      	ldr	r2, [r7, #20]
 8006a4e:	621a      	str	r2, [r3, #32]
}
 8006a50:	bf00      	nop
 8006a52:	371c      	adds	r7, #28
 8006a54:	46bd      	mov	sp, r7
 8006a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5a:	4770      	bx	lr
 8006a5c:	40010000 	.word	0x40010000
 8006a60:	40010400 	.word	0x40010400

08006a64 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b087      	sub	sp, #28
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
 8006a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6a1b      	ldr	r3, [r3, #32]
 8006a72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6a1b      	ldr	r3, [r3, #32]
 8006a78:	f023 0210 	bic.w	r2, r3, #16
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	699b      	ldr	r3, [r3, #24]
 8006a8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	021b      	lsls	r3, r3, #8
 8006aa2:	68fa      	ldr	r2, [r7, #12]
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006aa8:	697b      	ldr	r3, [r7, #20]
 8006aaa:	f023 0320 	bic.w	r3, r3, #32
 8006aae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	689b      	ldr	r3, [r3, #8]
 8006ab4:	011b      	lsls	r3, r3, #4
 8006ab6:	697a      	ldr	r2, [r7, #20]
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	4a22      	ldr	r2, [pc, #136]	@ (8006b48 <TIM_OC2_SetConfig+0xe4>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d003      	beq.n	8006acc <TIM_OC2_SetConfig+0x68>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	4a21      	ldr	r2, [pc, #132]	@ (8006b4c <TIM_OC2_SetConfig+0xe8>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d10d      	bne.n	8006ae8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006acc:	697b      	ldr	r3, [r7, #20]
 8006ace:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006ad2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	68db      	ldr	r3, [r3, #12]
 8006ad8:	011b      	lsls	r3, r3, #4
 8006ada:	697a      	ldr	r2, [r7, #20]
 8006adc:	4313      	orrs	r3, r2
 8006ade:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006ae0:	697b      	ldr	r3, [r7, #20]
 8006ae2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ae6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	4a17      	ldr	r2, [pc, #92]	@ (8006b48 <TIM_OC2_SetConfig+0xe4>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d003      	beq.n	8006af8 <TIM_OC2_SetConfig+0x94>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	4a16      	ldr	r2, [pc, #88]	@ (8006b4c <TIM_OC2_SetConfig+0xe8>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d113      	bne.n	8006b20 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006af8:	693b      	ldr	r3, [r7, #16]
 8006afa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006afe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006b00:	693b      	ldr	r3, [r7, #16]
 8006b02:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006b06:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	695b      	ldr	r3, [r3, #20]
 8006b0c:	009b      	lsls	r3, r3, #2
 8006b0e:	693a      	ldr	r2, [r7, #16]
 8006b10:	4313      	orrs	r3, r2
 8006b12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	699b      	ldr	r3, [r3, #24]
 8006b18:	009b      	lsls	r3, r3, #2
 8006b1a:	693a      	ldr	r2, [r7, #16]
 8006b1c:	4313      	orrs	r3, r2
 8006b1e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	693a      	ldr	r2, [r7, #16]
 8006b24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	68fa      	ldr	r2, [r7, #12]
 8006b2a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	685a      	ldr	r2, [r3, #4]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	697a      	ldr	r2, [r7, #20]
 8006b38:	621a      	str	r2, [r3, #32]
}
 8006b3a:	bf00      	nop
 8006b3c:	371c      	adds	r7, #28
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b44:	4770      	bx	lr
 8006b46:	bf00      	nop
 8006b48:	40010000 	.word	0x40010000
 8006b4c:	40010400 	.word	0x40010400

08006b50 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b087      	sub	sp, #28
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
 8006b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6a1b      	ldr	r3, [r3, #32]
 8006b5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6a1b      	ldr	r3, [r3, #32]
 8006b64:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	685b      	ldr	r3, [r3, #4]
 8006b70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	69db      	ldr	r3, [r3, #28]
 8006b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f023 0303 	bic.w	r3, r3, #3
 8006b86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	68fa      	ldr	r2, [r7, #12]
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006b92:	697b      	ldr	r3, [r7, #20]
 8006b94:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006b98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	689b      	ldr	r3, [r3, #8]
 8006b9e:	021b      	lsls	r3, r3, #8
 8006ba0:	697a      	ldr	r2, [r7, #20]
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	4a21      	ldr	r2, [pc, #132]	@ (8006c30 <TIM_OC3_SetConfig+0xe0>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d003      	beq.n	8006bb6 <TIM_OC3_SetConfig+0x66>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	4a20      	ldr	r2, [pc, #128]	@ (8006c34 <TIM_OC3_SetConfig+0xe4>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d10d      	bne.n	8006bd2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006bb6:	697b      	ldr	r3, [r7, #20]
 8006bb8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006bbc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	68db      	ldr	r3, [r3, #12]
 8006bc2:	021b      	lsls	r3, r3, #8
 8006bc4:	697a      	ldr	r2, [r7, #20]
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006bd0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	4a16      	ldr	r2, [pc, #88]	@ (8006c30 <TIM_OC3_SetConfig+0xe0>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d003      	beq.n	8006be2 <TIM_OC3_SetConfig+0x92>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	4a15      	ldr	r2, [pc, #84]	@ (8006c34 <TIM_OC3_SetConfig+0xe4>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d113      	bne.n	8006c0a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006be2:	693b      	ldr	r3, [r7, #16]
 8006be4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006be8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006bea:	693b      	ldr	r3, [r7, #16]
 8006bec:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006bf0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	695b      	ldr	r3, [r3, #20]
 8006bf6:	011b      	lsls	r3, r3, #4
 8006bf8:	693a      	ldr	r2, [r7, #16]
 8006bfa:	4313      	orrs	r3, r2
 8006bfc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	699b      	ldr	r3, [r3, #24]
 8006c02:	011b      	lsls	r3, r3, #4
 8006c04:	693a      	ldr	r2, [r7, #16]
 8006c06:	4313      	orrs	r3, r2
 8006c08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	693a      	ldr	r2, [r7, #16]
 8006c0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	68fa      	ldr	r2, [r7, #12]
 8006c14:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	685a      	ldr	r2, [r3, #4]
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	697a      	ldr	r2, [r7, #20]
 8006c22:	621a      	str	r2, [r3, #32]
}
 8006c24:	bf00      	nop
 8006c26:	371c      	adds	r7, #28
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2e:	4770      	bx	lr
 8006c30:	40010000 	.word	0x40010000
 8006c34:	40010400 	.word	0x40010400

08006c38 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c38:	b480      	push	{r7}
 8006c3a:	b087      	sub	sp, #28
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
 8006c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6a1b      	ldr	r3, [r3, #32]
 8006c46:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6a1b      	ldr	r3, [r3, #32]
 8006c4c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	685b      	ldr	r3, [r3, #4]
 8006c58:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	69db      	ldr	r3, [r3, #28]
 8006c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	021b      	lsls	r3, r3, #8
 8006c76:	68fa      	ldr	r2, [r7, #12]
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006c82:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	689b      	ldr	r3, [r3, #8]
 8006c88:	031b      	lsls	r3, r3, #12
 8006c8a:	693a      	ldr	r2, [r7, #16]
 8006c8c:	4313      	orrs	r3, r2
 8006c8e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	4a12      	ldr	r2, [pc, #72]	@ (8006cdc <TIM_OC4_SetConfig+0xa4>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d003      	beq.n	8006ca0 <TIM_OC4_SetConfig+0x68>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	4a11      	ldr	r2, [pc, #68]	@ (8006ce0 <TIM_OC4_SetConfig+0xa8>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d109      	bne.n	8006cb4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006ca6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	695b      	ldr	r3, [r3, #20]
 8006cac:	019b      	lsls	r3, r3, #6
 8006cae:	697a      	ldr	r2, [r7, #20]
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	697a      	ldr	r2, [r7, #20]
 8006cb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	68fa      	ldr	r2, [r7, #12]
 8006cbe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	685a      	ldr	r2, [r3, #4]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	693a      	ldr	r2, [r7, #16]
 8006ccc:	621a      	str	r2, [r3, #32]
}
 8006cce:	bf00      	nop
 8006cd0:	371c      	adds	r7, #28
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd8:	4770      	bx	lr
 8006cda:	bf00      	nop
 8006cdc:	40010000 	.word	0x40010000
 8006ce0:	40010400 	.word	0x40010400

08006ce4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b087      	sub	sp, #28
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	60f8      	str	r0, [r7, #12]
 8006cec:	60b9      	str	r1, [r7, #8]
 8006cee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	f003 031f 	and.w	r3, r3, #31
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8006cfc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	6a1a      	ldr	r2, [r3, #32]
 8006d02:	697b      	ldr	r3, [r7, #20]
 8006d04:	43db      	mvns	r3, r3
 8006d06:	401a      	ands	r2, r3
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	6a1a      	ldr	r2, [r3, #32]
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	f003 031f 	and.w	r3, r3, #31
 8006d16:	6879      	ldr	r1, [r7, #4]
 8006d18:	fa01 f303 	lsl.w	r3, r1, r3
 8006d1c:	431a      	orrs	r2, r3
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	621a      	str	r2, [r3, #32]
}
 8006d22:	bf00      	nop
 8006d24:	371c      	adds	r7, #28
 8006d26:	46bd      	mov	sp, r7
 8006d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2c:	4770      	bx	lr

08006d2e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d2e:	b580      	push	{r7, lr}
 8006d30:	b082      	sub	sp, #8
 8006d32:	af00      	add	r7, sp, #0
 8006d34:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d101      	bne.n	8006d40 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	e042      	b.n	8006dc6 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d46:	b2db      	uxtb	r3, r3
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d106      	bne.n	8006d5a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	f7fa ff55 	bl	8001c04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2224      	movs	r2, #36	@ 0x24
 8006d5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	68da      	ldr	r2, [r3, #12]
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006d70:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006d72:	6878      	ldr	r0, [r7, #4]
 8006d74:	f000 f82c 	bl	8006dd0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	691a      	ldr	r2, [r3, #16]
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006d86:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	695a      	ldr	r2, [r3, #20]
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006d96:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	68da      	ldr	r2, [r3, #12]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006da6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2200      	movs	r2, #0
 8006dac:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2220      	movs	r2, #32
 8006db2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2220      	movs	r2, #32
 8006dba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006dc4:	2300      	movs	r3, #0
}
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	3708      	adds	r7, #8
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	bd80      	pop	{r7, pc}
	...

08006dd0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006dd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006dd4:	b0c0      	sub	sp, #256	@ 0x100
 8006dd6:	af00      	add	r7, sp, #0
 8006dd8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ddc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	691b      	ldr	r3, [r3, #16]
 8006de4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dec:	68d9      	ldr	r1, [r3, #12]
 8006dee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006df2:	681a      	ldr	r2, [r3, #0]
 8006df4:	ea40 0301 	orr.w	r3, r0, r1
 8006df8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006dfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dfe:	689a      	ldr	r2, [r3, #8]
 8006e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e04:	691b      	ldr	r3, [r3, #16]
 8006e06:	431a      	orrs	r2, r3
 8006e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e0c:	695b      	ldr	r3, [r3, #20]
 8006e0e:	431a      	orrs	r2, r3
 8006e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e14:	69db      	ldr	r3, [r3, #28]
 8006e16:	4313      	orrs	r3, r2
 8006e18:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	68db      	ldr	r3, [r3, #12]
 8006e24:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006e28:	f021 010c 	bic.w	r1, r1, #12
 8006e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e30:	681a      	ldr	r2, [r3, #0]
 8006e32:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006e36:	430b      	orrs	r3, r1
 8006e38:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006e3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	695b      	ldr	r3, [r3, #20]
 8006e42:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006e46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e4a:	6999      	ldr	r1, [r3, #24]
 8006e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e50:	681a      	ldr	r2, [r3, #0]
 8006e52:	ea40 0301 	orr.w	r3, r0, r1
 8006e56:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006e58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e5c:	681a      	ldr	r2, [r3, #0]
 8006e5e:	4b8f      	ldr	r3, [pc, #572]	@ (800709c <UART_SetConfig+0x2cc>)
 8006e60:	429a      	cmp	r2, r3
 8006e62:	d005      	beq.n	8006e70 <UART_SetConfig+0xa0>
 8006e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e68:	681a      	ldr	r2, [r3, #0]
 8006e6a:	4b8d      	ldr	r3, [pc, #564]	@ (80070a0 <UART_SetConfig+0x2d0>)
 8006e6c:	429a      	cmp	r2, r3
 8006e6e:	d104      	bne.n	8006e7a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006e70:	f7fc fdec 	bl	8003a4c <HAL_RCC_GetPCLK2Freq>
 8006e74:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006e78:	e003      	b.n	8006e82 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006e7a:	f7fc fdd3 	bl	8003a24 <HAL_RCC_GetPCLK1Freq>
 8006e7e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e86:	69db      	ldr	r3, [r3, #28]
 8006e88:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e8c:	f040 810c 	bne.w	80070a8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006e90:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e94:	2200      	movs	r2, #0
 8006e96:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006e9a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006e9e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006ea2:	4622      	mov	r2, r4
 8006ea4:	462b      	mov	r3, r5
 8006ea6:	1891      	adds	r1, r2, r2
 8006ea8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006eaa:	415b      	adcs	r3, r3
 8006eac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006eae:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006eb2:	4621      	mov	r1, r4
 8006eb4:	eb12 0801 	adds.w	r8, r2, r1
 8006eb8:	4629      	mov	r1, r5
 8006eba:	eb43 0901 	adc.w	r9, r3, r1
 8006ebe:	f04f 0200 	mov.w	r2, #0
 8006ec2:	f04f 0300 	mov.w	r3, #0
 8006ec6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006eca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006ece:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006ed2:	4690      	mov	r8, r2
 8006ed4:	4699      	mov	r9, r3
 8006ed6:	4623      	mov	r3, r4
 8006ed8:	eb18 0303 	adds.w	r3, r8, r3
 8006edc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006ee0:	462b      	mov	r3, r5
 8006ee2:	eb49 0303 	adc.w	r3, r9, r3
 8006ee6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006eea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eee:	685b      	ldr	r3, [r3, #4]
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006ef6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006efa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006efe:	460b      	mov	r3, r1
 8006f00:	18db      	adds	r3, r3, r3
 8006f02:	653b      	str	r3, [r7, #80]	@ 0x50
 8006f04:	4613      	mov	r3, r2
 8006f06:	eb42 0303 	adc.w	r3, r2, r3
 8006f0a:	657b      	str	r3, [r7, #84]	@ 0x54
 8006f0c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006f10:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006f14:	f7f9 f976 	bl	8000204 <__aeabi_uldivmod>
 8006f18:	4602      	mov	r2, r0
 8006f1a:	460b      	mov	r3, r1
 8006f1c:	4b61      	ldr	r3, [pc, #388]	@ (80070a4 <UART_SetConfig+0x2d4>)
 8006f1e:	fba3 2302 	umull	r2, r3, r3, r2
 8006f22:	095b      	lsrs	r3, r3, #5
 8006f24:	011c      	lsls	r4, r3, #4
 8006f26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006f30:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006f34:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006f38:	4642      	mov	r2, r8
 8006f3a:	464b      	mov	r3, r9
 8006f3c:	1891      	adds	r1, r2, r2
 8006f3e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006f40:	415b      	adcs	r3, r3
 8006f42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f44:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006f48:	4641      	mov	r1, r8
 8006f4a:	eb12 0a01 	adds.w	sl, r2, r1
 8006f4e:	4649      	mov	r1, r9
 8006f50:	eb43 0b01 	adc.w	fp, r3, r1
 8006f54:	f04f 0200 	mov.w	r2, #0
 8006f58:	f04f 0300 	mov.w	r3, #0
 8006f5c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006f60:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006f64:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006f68:	4692      	mov	sl, r2
 8006f6a:	469b      	mov	fp, r3
 8006f6c:	4643      	mov	r3, r8
 8006f6e:	eb1a 0303 	adds.w	r3, sl, r3
 8006f72:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006f76:	464b      	mov	r3, r9
 8006f78:	eb4b 0303 	adc.w	r3, fp, r3
 8006f7c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f84:	685b      	ldr	r3, [r3, #4]
 8006f86:	2200      	movs	r2, #0
 8006f88:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006f8c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006f90:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006f94:	460b      	mov	r3, r1
 8006f96:	18db      	adds	r3, r3, r3
 8006f98:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f9a:	4613      	mov	r3, r2
 8006f9c:	eb42 0303 	adc.w	r3, r2, r3
 8006fa0:	647b      	str	r3, [r7, #68]	@ 0x44
 8006fa2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006fa6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006faa:	f7f9 f92b 	bl	8000204 <__aeabi_uldivmod>
 8006fae:	4602      	mov	r2, r0
 8006fb0:	460b      	mov	r3, r1
 8006fb2:	4611      	mov	r1, r2
 8006fb4:	4b3b      	ldr	r3, [pc, #236]	@ (80070a4 <UART_SetConfig+0x2d4>)
 8006fb6:	fba3 2301 	umull	r2, r3, r3, r1
 8006fba:	095b      	lsrs	r3, r3, #5
 8006fbc:	2264      	movs	r2, #100	@ 0x64
 8006fbe:	fb02 f303 	mul.w	r3, r2, r3
 8006fc2:	1acb      	subs	r3, r1, r3
 8006fc4:	00db      	lsls	r3, r3, #3
 8006fc6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006fca:	4b36      	ldr	r3, [pc, #216]	@ (80070a4 <UART_SetConfig+0x2d4>)
 8006fcc:	fba3 2302 	umull	r2, r3, r3, r2
 8006fd0:	095b      	lsrs	r3, r3, #5
 8006fd2:	005b      	lsls	r3, r3, #1
 8006fd4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006fd8:	441c      	add	r4, r3
 8006fda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fde:	2200      	movs	r2, #0
 8006fe0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006fe4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006fe8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006fec:	4642      	mov	r2, r8
 8006fee:	464b      	mov	r3, r9
 8006ff0:	1891      	adds	r1, r2, r2
 8006ff2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006ff4:	415b      	adcs	r3, r3
 8006ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ff8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006ffc:	4641      	mov	r1, r8
 8006ffe:	1851      	adds	r1, r2, r1
 8007000:	6339      	str	r1, [r7, #48]	@ 0x30
 8007002:	4649      	mov	r1, r9
 8007004:	414b      	adcs	r3, r1
 8007006:	637b      	str	r3, [r7, #52]	@ 0x34
 8007008:	f04f 0200 	mov.w	r2, #0
 800700c:	f04f 0300 	mov.w	r3, #0
 8007010:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007014:	4659      	mov	r1, fp
 8007016:	00cb      	lsls	r3, r1, #3
 8007018:	4651      	mov	r1, sl
 800701a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800701e:	4651      	mov	r1, sl
 8007020:	00ca      	lsls	r2, r1, #3
 8007022:	4610      	mov	r0, r2
 8007024:	4619      	mov	r1, r3
 8007026:	4603      	mov	r3, r0
 8007028:	4642      	mov	r2, r8
 800702a:	189b      	adds	r3, r3, r2
 800702c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007030:	464b      	mov	r3, r9
 8007032:	460a      	mov	r2, r1
 8007034:	eb42 0303 	adc.w	r3, r2, r3
 8007038:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800703c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007040:	685b      	ldr	r3, [r3, #4]
 8007042:	2200      	movs	r2, #0
 8007044:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007048:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800704c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007050:	460b      	mov	r3, r1
 8007052:	18db      	adds	r3, r3, r3
 8007054:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007056:	4613      	mov	r3, r2
 8007058:	eb42 0303 	adc.w	r3, r2, r3
 800705c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800705e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007062:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007066:	f7f9 f8cd 	bl	8000204 <__aeabi_uldivmod>
 800706a:	4602      	mov	r2, r0
 800706c:	460b      	mov	r3, r1
 800706e:	4b0d      	ldr	r3, [pc, #52]	@ (80070a4 <UART_SetConfig+0x2d4>)
 8007070:	fba3 1302 	umull	r1, r3, r3, r2
 8007074:	095b      	lsrs	r3, r3, #5
 8007076:	2164      	movs	r1, #100	@ 0x64
 8007078:	fb01 f303 	mul.w	r3, r1, r3
 800707c:	1ad3      	subs	r3, r2, r3
 800707e:	00db      	lsls	r3, r3, #3
 8007080:	3332      	adds	r3, #50	@ 0x32
 8007082:	4a08      	ldr	r2, [pc, #32]	@ (80070a4 <UART_SetConfig+0x2d4>)
 8007084:	fba2 2303 	umull	r2, r3, r2, r3
 8007088:	095b      	lsrs	r3, r3, #5
 800708a:	f003 0207 	and.w	r2, r3, #7
 800708e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4422      	add	r2, r4
 8007096:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007098:	e106      	b.n	80072a8 <UART_SetConfig+0x4d8>
 800709a:	bf00      	nop
 800709c:	40011000 	.word	0x40011000
 80070a0:	40011400 	.word	0x40011400
 80070a4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80070a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80070ac:	2200      	movs	r2, #0
 80070ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80070b2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80070b6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80070ba:	4642      	mov	r2, r8
 80070bc:	464b      	mov	r3, r9
 80070be:	1891      	adds	r1, r2, r2
 80070c0:	6239      	str	r1, [r7, #32]
 80070c2:	415b      	adcs	r3, r3
 80070c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80070c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80070ca:	4641      	mov	r1, r8
 80070cc:	1854      	adds	r4, r2, r1
 80070ce:	4649      	mov	r1, r9
 80070d0:	eb43 0501 	adc.w	r5, r3, r1
 80070d4:	f04f 0200 	mov.w	r2, #0
 80070d8:	f04f 0300 	mov.w	r3, #0
 80070dc:	00eb      	lsls	r3, r5, #3
 80070de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80070e2:	00e2      	lsls	r2, r4, #3
 80070e4:	4614      	mov	r4, r2
 80070e6:	461d      	mov	r5, r3
 80070e8:	4643      	mov	r3, r8
 80070ea:	18e3      	adds	r3, r4, r3
 80070ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80070f0:	464b      	mov	r3, r9
 80070f2:	eb45 0303 	adc.w	r3, r5, r3
 80070f6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80070fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	2200      	movs	r2, #0
 8007102:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007106:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800710a:	f04f 0200 	mov.w	r2, #0
 800710e:	f04f 0300 	mov.w	r3, #0
 8007112:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007116:	4629      	mov	r1, r5
 8007118:	008b      	lsls	r3, r1, #2
 800711a:	4621      	mov	r1, r4
 800711c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007120:	4621      	mov	r1, r4
 8007122:	008a      	lsls	r2, r1, #2
 8007124:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007128:	f7f9 f86c 	bl	8000204 <__aeabi_uldivmod>
 800712c:	4602      	mov	r2, r0
 800712e:	460b      	mov	r3, r1
 8007130:	4b60      	ldr	r3, [pc, #384]	@ (80072b4 <UART_SetConfig+0x4e4>)
 8007132:	fba3 2302 	umull	r2, r3, r3, r2
 8007136:	095b      	lsrs	r3, r3, #5
 8007138:	011c      	lsls	r4, r3, #4
 800713a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800713e:	2200      	movs	r2, #0
 8007140:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007144:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007148:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800714c:	4642      	mov	r2, r8
 800714e:	464b      	mov	r3, r9
 8007150:	1891      	adds	r1, r2, r2
 8007152:	61b9      	str	r1, [r7, #24]
 8007154:	415b      	adcs	r3, r3
 8007156:	61fb      	str	r3, [r7, #28]
 8007158:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800715c:	4641      	mov	r1, r8
 800715e:	1851      	adds	r1, r2, r1
 8007160:	6139      	str	r1, [r7, #16]
 8007162:	4649      	mov	r1, r9
 8007164:	414b      	adcs	r3, r1
 8007166:	617b      	str	r3, [r7, #20]
 8007168:	f04f 0200 	mov.w	r2, #0
 800716c:	f04f 0300 	mov.w	r3, #0
 8007170:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007174:	4659      	mov	r1, fp
 8007176:	00cb      	lsls	r3, r1, #3
 8007178:	4651      	mov	r1, sl
 800717a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800717e:	4651      	mov	r1, sl
 8007180:	00ca      	lsls	r2, r1, #3
 8007182:	4610      	mov	r0, r2
 8007184:	4619      	mov	r1, r3
 8007186:	4603      	mov	r3, r0
 8007188:	4642      	mov	r2, r8
 800718a:	189b      	adds	r3, r3, r2
 800718c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007190:	464b      	mov	r3, r9
 8007192:	460a      	mov	r2, r1
 8007194:	eb42 0303 	adc.w	r3, r2, r3
 8007198:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800719c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071a0:	685b      	ldr	r3, [r3, #4]
 80071a2:	2200      	movs	r2, #0
 80071a4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80071a6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80071a8:	f04f 0200 	mov.w	r2, #0
 80071ac:	f04f 0300 	mov.w	r3, #0
 80071b0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80071b4:	4649      	mov	r1, r9
 80071b6:	008b      	lsls	r3, r1, #2
 80071b8:	4641      	mov	r1, r8
 80071ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80071be:	4641      	mov	r1, r8
 80071c0:	008a      	lsls	r2, r1, #2
 80071c2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80071c6:	f7f9 f81d 	bl	8000204 <__aeabi_uldivmod>
 80071ca:	4602      	mov	r2, r0
 80071cc:	460b      	mov	r3, r1
 80071ce:	4611      	mov	r1, r2
 80071d0:	4b38      	ldr	r3, [pc, #224]	@ (80072b4 <UART_SetConfig+0x4e4>)
 80071d2:	fba3 2301 	umull	r2, r3, r3, r1
 80071d6:	095b      	lsrs	r3, r3, #5
 80071d8:	2264      	movs	r2, #100	@ 0x64
 80071da:	fb02 f303 	mul.w	r3, r2, r3
 80071de:	1acb      	subs	r3, r1, r3
 80071e0:	011b      	lsls	r3, r3, #4
 80071e2:	3332      	adds	r3, #50	@ 0x32
 80071e4:	4a33      	ldr	r2, [pc, #204]	@ (80072b4 <UART_SetConfig+0x4e4>)
 80071e6:	fba2 2303 	umull	r2, r3, r2, r3
 80071ea:	095b      	lsrs	r3, r3, #5
 80071ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80071f0:	441c      	add	r4, r3
 80071f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071f6:	2200      	movs	r2, #0
 80071f8:	673b      	str	r3, [r7, #112]	@ 0x70
 80071fa:	677a      	str	r2, [r7, #116]	@ 0x74
 80071fc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007200:	4642      	mov	r2, r8
 8007202:	464b      	mov	r3, r9
 8007204:	1891      	adds	r1, r2, r2
 8007206:	60b9      	str	r1, [r7, #8]
 8007208:	415b      	adcs	r3, r3
 800720a:	60fb      	str	r3, [r7, #12]
 800720c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007210:	4641      	mov	r1, r8
 8007212:	1851      	adds	r1, r2, r1
 8007214:	6039      	str	r1, [r7, #0]
 8007216:	4649      	mov	r1, r9
 8007218:	414b      	adcs	r3, r1
 800721a:	607b      	str	r3, [r7, #4]
 800721c:	f04f 0200 	mov.w	r2, #0
 8007220:	f04f 0300 	mov.w	r3, #0
 8007224:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007228:	4659      	mov	r1, fp
 800722a:	00cb      	lsls	r3, r1, #3
 800722c:	4651      	mov	r1, sl
 800722e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007232:	4651      	mov	r1, sl
 8007234:	00ca      	lsls	r2, r1, #3
 8007236:	4610      	mov	r0, r2
 8007238:	4619      	mov	r1, r3
 800723a:	4603      	mov	r3, r0
 800723c:	4642      	mov	r2, r8
 800723e:	189b      	adds	r3, r3, r2
 8007240:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007242:	464b      	mov	r3, r9
 8007244:	460a      	mov	r2, r1
 8007246:	eb42 0303 	adc.w	r3, r2, r3
 800724a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800724c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007250:	685b      	ldr	r3, [r3, #4]
 8007252:	2200      	movs	r2, #0
 8007254:	663b      	str	r3, [r7, #96]	@ 0x60
 8007256:	667a      	str	r2, [r7, #100]	@ 0x64
 8007258:	f04f 0200 	mov.w	r2, #0
 800725c:	f04f 0300 	mov.w	r3, #0
 8007260:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007264:	4649      	mov	r1, r9
 8007266:	008b      	lsls	r3, r1, #2
 8007268:	4641      	mov	r1, r8
 800726a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800726e:	4641      	mov	r1, r8
 8007270:	008a      	lsls	r2, r1, #2
 8007272:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007276:	f7f8 ffc5 	bl	8000204 <__aeabi_uldivmod>
 800727a:	4602      	mov	r2, r0
 800727c:	460b      	mov	r3, r1
 800727e:	4b0d      	ldr	r3, [pc, #52]	@ (80072b4 <UART_SetConfig+0x4e4>)
 8007280:	fba3 1302 	umull	r1, r3, r3, r2
 8007284:	095b      	lsrs	r3, r3, #5
 8007286:	2164      	movs	r1, #100	@ 0x64
 8007288:	fb01 f303 	mul.w	r3, r1, r3
 800728c:	1ad3      	subs	r3, r2, r3
 800728e:	011b      	lsls	r3, r3, #4
 8007290:	3332      	adds	r3, #50	@ 0x32
 8007292:	4a08      	ldr	r2, [pc, #32]	@ (80072b4 <UART_SetConfig+0x4e4>)
 8007294:	fba2 2303 	umull	r2, r3, r2, r3
 8007298:	095b      	lsrs	r3, r3, #5
 800729a:	f003 020f 	and.w	r2, r3, #15
 800729e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4422      	add	r2, r4
 80072a6:	609a      	str	r2, [r3, #8]
}
 80072a8:	bf00      	nop
 80072aa:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80072ae:	46bd      	mov	sp, r7
 80072b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80072b4:	51eb851f 	.word	0x51eb851f

080072b8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80072b8:	b084      	sub	sp, #16
 80072ba:	b580      	push	{r7, lr}
 80072bc:	b084      	sub	sp, #16
 80072be:	af00      	add	r7, sp, #0
 80072c0:	6078      	str	r0, [r7, #4]
 80072c2:	f107 001c 	add.w	r0, r7, #28
 80072c6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80072ca:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80072ce:	2b01      	cmp	r3, #1
 80072d0:	d123      	bne.n	800731a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072d6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	68db      	ldr	r3, [r3, #12]
 80072e2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80072e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072ea:	687a      	ldr	r2, [r7, #4]
 80072ec:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	68db      	ldr	r3, [r3, #12]
 80072f2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80072fa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80072fe:	2b01      	cmp	r3, #1
 8007300:	d105      	bne.n	800730e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	68db      	ldr	r3, [r3, #12]
 8007306:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f000 fa9a 	bl	8007848 <USB_CoreReset>
 8007314:	4603      	mov	r3, r0
 8007316:	73fb      	strb	r3, [r7, #15]
 8007318:	e01b      	b.n	8007352 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	68db      	ldr	r3, [r3, #12]
 800731e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007326:	6878      	ldr	r0, [r7, #4]
 8007328:	f000 fa8e 	bl	8007848 <USB_CoreReset>
 800732c:	4603      	mov	r3, r0
 800732e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007330:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007334:	2b00      	cmp	r3, #0
 8007336:	d106      	bne.n	8007346 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800733c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	639a      	str	r2, [r3, #56]	@ 0x38
 8007344:	e005      	b.n	8007352 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800734a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007352:	7fbb      	ldrb	r3, [r7, #30]
 8007354:	2b01      	cmp	r3, #1
 8007356:	d10b      	bne.n	8007370 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	689b      	ldr	r3, [r3, #8]
 800735c:	f043 0206 	orr.w	r2, r3, #6
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	689b      	ldr	r3, [r3, #8]
 8007368:	f043 0220 	orr.w	r2, r3, #32
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007370:	7bfb      	ldrb	r3, [r7, #15]
}
 8007372:	4618      	mov	r0, r3
 8007374:	3710      	adds	r7, #16
 8007376:	46bd      	mov	sp, r7
 8007378:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800737c:	b004      	add	sp, #16
 800737e:	4770      	bx	lr

08007380 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007380:	b480      	push	{r7}
 8007382:	b083      	sub	sp, #12
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	689b      	ldr	r3, [r3, #8]
 800738c:	f023 0201 	bic.w	r2, r3, #1
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007394:	2300      	movs	r3, #0
}
 8007396:	4618      	mov	r0, r3
 8007398:	370c      	adds	r7, #12
 800739a:	46bd      	mov	sp, r7
 800739c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a0:	4770      	bx	lr

080073a2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80073a2:	b580      	push	{r7, lr}
 80073a4:	b084      	sub	sp, #16
 80073a6:	af00      	add	r7, sp, #0
 80073a8:	6078      	str	r0, [r7, #4]
 80073aa:	460b      	mov	r3, r1
 80073ac:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80073ae:	2300      	movs	r3, #0
 80073b0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	68db      	ldr	r3, [r3, #12]
 80073b6:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80073be:	78fb      	ldrb	r3, [r7, #3]
 80073c0:	2b01      	cmp	r3, #1
 80073c2:	d115      	bne.n	80073f0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	68db      	ldr	r3, [r3, #12]
 80073c8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80073d0:	200a      	movs	r0, #10
 80073d2:	f7fa fe15 	bl	8002000 <HAL_Delay>
      ms += 10U;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	330a      	adds	r3, #10
 80073da:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80073dc:	6878      	ldr	r0, [r7, #4]
 80073de:	f000 fa25 	bl	800782c <USB_GetMode>
 80073e2:	4603      	mov	r3, r0
 80073e4:	2b01      	cmp	r3, #1
 80073e6:	d01e      	beq.n	8007426 <USB_SetCurrentMode+0x84>
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	2bc7      	cmp	r3, #199	@ 0xc7
 80073ec:	d9f0      	bls.n	80073d0 <USB_SetCurrentMode+0x2e>
 80073ee:	e01a      	b.n	8007426 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80073f0:	78fb      	ldrb	r3, [r7, #3]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d115      	bne.n	8007422 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	68db      	ldr	r3, [r3, #12]
 80073fa:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007402:	200a      	movs	r0, #10
 8007404:	f7fa fdfc 	bl	8002000 <HAL_Delay>
      ms += 10U;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	330a      	adds	r3, #10
 800740c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800740e:	6878      	ldr	r0, [r7, #4]
 8007410:	f000 fa0c 	bl	800782c <USB_GetMode>
 8007414:	4603      	mov	r3, r0
 8007416:	2b00      	cmp	r3, #0
 8007418:	d005      	beq.n	8007426 <USB_SetCurrentMode+0x84>
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	2bc7      	cmp	r3, #199	@ 0xc7
 800741e:	d9f0      	bls.n	8007402 <USB_SetCurrentMode+0x60>
 8007420:	e001      	b.n	8007426 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007422:	2301      	movs	r3, #1
 8007424:	e005      	b.n	8007432 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	2bc8      	cmp	r3, #200	@ 0xc8
 800742a:	d101      	bne.n	8007430 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800742c:	2301      	movs	r3, #1
 800742e:	e000      	b.n	8007432 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007430:	2300      	movs	r3, #0
}
 8007432:	4618      	mov	r0, r3
 8007434:	3710      	adds	r7, #16
 8007436:	46bd      	mov	sp, r7
 8007438:	bd80      	pop	{r7, pc}
	...

0800743c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800743c:	b084      	sub	sp, #16
 800743e:	b580      	push	{r7, lr}
 8007440:	b086      	sub	sp, #24
 8007442:	af00      	add	r7, sp, #0
 8007444:	6078      	str	r0, [r7, #4]
 8007446:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800744a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800744e:	2300      	movs	r3, #0
 8007450:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007456:	2300      	movs	r3, #0
 8007458:	613b      	str	r3, [r7, #16]
 800745a:	e009      	b.n	8007470 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800745c:	687a      	ldr	r2, [r7, #4]
 800745e:	693b      	ldr	r3, [r7, #16]
 8007460:	3340      	adds	r3, #64	@ 0x40
 8007462:	009b      	lsls	r3, r3, #2
 8007464:	4413      	add	r3, r2
 8007466:	2200      	movs	r2, #0
 8007468:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800746a:	693b      	ldr	r3, [r7, #16]
 800746c:	3301      	adds	r3, #1
 800746e:	613b      	str	r3, [r7, #16]
 8007470:	693b      	ldr	r3, [r7, #16]
 8007472:	2b0e      	cmp	r3, #14
 8007474:	d9f2      	bls.n	800745c <USB_DevInit+0x20>

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007476:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800747a:	2b00      	cmp	r3, #0
 800747c:	d11c      	bne.n	80074b8 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007484:	685b      	ldr	r3, [r3, #4]
 8007486:	68fa      	ldr	r2, [r7, #12]
 8007488:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800748c:	f043 0302 	orr.w	r3, r3, #2
 8007490:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007496:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	601a      	str	r2, [r3, #0]
 80074b6:	e005      	b.n	80074c4 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074bc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80074ca:	461a      	mov	r2, r3
 80074cc:	2300      	movs	r3, #0
 80074ce:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80074d0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80074d4:	2b01      	cmp	r3, #1
 80074d6:	d10d      	bne.n	80074f4 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80074d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d104      	bne.n	80074ea <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80074e0:	2100      	movs	r1, #0
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f000 f968 	bl	80077b8 <USB_SetDevSpeed>
 80074e8:	e008      	b.n	80074fc <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80074ea:	2101      	movs	r1, #1
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f000 f963 	bl	80077b8 <USB_SetDevSpeed>
 80074f2:	e003      	b.n	80074fc <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80074f4:	2103      	movs	r1, #3
 80074f6:	6878      	ldr	r0, [r7, #4]
 80074f8:	f000 f95e 	bl	80077b8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80074fc:	2110      	movs	r1, #16
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	f000 f8fa 	bl	80076f8 <USB_FlushTxFifo>
 8007504:	4603      	mov	r3, r0
 8007506:	2b00      	cmp	r3, #0
 8007508:	d001      	beq.n	800750e <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800750a:	2301      	movs	r3, #1
 800750c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800750e:	6878      	ldr	r0, [r7, #4]
 8007510:	f000 f924 	bl	800775c <USB_FlushRxFifo>
 8007514:	4603      	mov	r3, r0
 8007516:	2b00      	cmp	r3, #0
 8007518:	d001      	beq.n	800751e <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800751a:	2301      	movs	r3, #1
 800751c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007524:	461a      	mov	r2, r3
 8007526:	2300      	movs	r3, #0
 8007528:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007530:	461a      	mov	r2, r3
 8007532:	2300      	movs	r3, #0
 8007534:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800753c:	461a      	mov	r2, r3
 800753e:	2300      	movs	r3, #0
 8007540:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007542:	2300      	movs	r3, #0
 8007544:	613b      	str	r3, [r7, #16]
 8007546:	e043      	b.n	80075d0 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007548:	693b      	ldr	r3, [r7, #16]
 800754a:	015a      	lsls	r2, r3, #5
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	4413      	add	r3, r2
 8007550:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800755a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800755e:	d118      	bne.n	8007592 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8007560:	693b      	ldr	r3, [r7, #16]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d10a      	bne.n	800757c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007566:	693b      	ldr	r3, [r7, #16]
 8007568:	015a      	lsls	r2, r3, #5
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	4413      	add	r3, r2
 800756e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007572:	461a      	mov	r2, r3
 8007574:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007578:	6013      	str	r3, [r2, #0]
 800757a:	e013      	b.n	80075a4 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800757c:	693b      	ldr	r3, [r7, #16]
 800757e:	015a      	lsls	r2, r3, #5
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	4413      	add	r3, r2
 8007584:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007588:	461a      	mov	r2, r3
 800758a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800758e:	6013      	str	r3, [r2, #0]
 8007590:	e008      	b.n	80075a4 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	015a      	lsls	r2, r3, #5
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	4413      	add	r3, r2
 800759a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800759e:	461a      	mov	r2, r3
 80075a0:	2300      	movs	r3, #0
 80075a2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80075a4:	693b      	ldr	r3, [r7, #16]
 80075a6:	015a      	lsls	r2, r3, #5
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	4413      	add	r3, r2
 80075ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075b0:	461a      	mov	r2, r3
 80075b2:	2300      	movs	r3, #0
 80075b4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80075b6:	693b      	ldr	r3, [r7, #16]
 80075b8:	015a      	lsls	r2, r3, #5
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	4413      	add	r3, r2
 80075be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075c2:	461a      	mov	r2, r3
 80075c4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80075c8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80075ca:	693b      	ldr	r3, [r7, #16]
 80075cc:	3301      	adds	r3, #1
 80075ce:	613b      	str	r3, [r7, #16]
 80075d0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80075d4:	461a      	mov	r2, r3
 80075d6:	693b      	ldr	r3, [r7, #16]
 80075d8:	4293      	cmp	r3, r2
 80075da:	d3b5      	bcc.n	8007548 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80075dc:	2300      	movs	r3, #0
 80075de:	613b      	str	r3, [r7, #16]
 80075e0:	e043      	b.n	800766a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80075e2:	693b      	ldr	r3, [r7, #16]
 80075e4:	015a      	lsls	r2, r3, #5
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	4413      	add	r3, r2
 80075ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80075f4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80075f8:	d118      	bne.n	800762c <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80075fa:	693b      	ldr	r3, [r7, #16]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d10a      	bne.n	8007616 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007600:	693b      	ldr	r3, [r7, #16]
 8007602:	015a      	lsls	r2, r3, #5
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	4413      	add	r3, r2
 8007608:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800760c:	461a      	mov	r2, r3
 800760e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007612:	6013      	str	r3, [r2, #0]
 8007614:	e013      	b.n	800763e <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007616:	693b      	ldr	r3, [r7, #16]
 8007618:	015a      	lsls	r2, r3, #5
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	4413      	add	r3, r2
 800761e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007622:	461a      	mov	r2, r3
 8007624:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007628:	6013      	str	r3, [r2, #0]
 800762a:	e008      	b.n	800763e <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800762c:	693b      	ldr	r3, [r7, #16]
 800762e:	015a      	lsls	r2, r3, #5
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	4413      	add	r3, r2
 8007634:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007638:	461a      	mov	r2, r3
 800763a:	2300      	movs	r3, #0
 800763c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800763e:	693b      	ldr	r3, [r7, #16]
 8007640:	015a      	lsls	r2, r3, #5
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	4413      	add	r3, r2
 8007646:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800764a:	461a      	mov	r2, r3
 800764c:	2300      	movs	r3, #0
 800764e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007650:	693b      	ldr	r3, [r7, #16]
 8007652:	015a      	lsls	r2, r3, #5
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	4413      	add	r3, r2
 8007658:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800765c:	461a      	mov	r2, r3
 800765e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007662:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007664:	693b      	ldr	r3, [r7, #16]
 8007666:	3301      	adds	r3, #1
 8007668:	613b      	str	r3, [r7, #16]
 800766a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800766e:	461a      	mov	r2, r3
 8007670:	693b      	ldr	r3, [r7, #16]
 8007672:	4293      	cmp	r3, r2
 8007674:	d3b5      	bcc.n	80075e2 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800767c:	691b      	ldr	r3, [r3, #16]
 800767e:	68fa      	ldr	r2, [r7, #12]
 8007680:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007684:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007688:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2200      	movs	r2, #0
 800768e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007696:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007698:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800769c:	2b00      	cmp	r3, #0
 800769e:	d105      	bne.n	80076ac <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	699b      	ldr	r3, [r3, #24]
 80076a4:	f043 0210 	orr.w	r2, r3, #16
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	699a      	ldr	r2, [r3, #24]
 80076b0:	4b10      	ldr	r3, [pc, #64]	@ (80076f4 <USB_DevInit+0x2b8>)
 80076b2:	4313      	orrs	r3, r2
 80076b4:	687a      	ldr	r2, [r7, #4]
 80076b6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80076b8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d005      	beq.n	80076cc <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	699b      	ldr	r3, [r3, #24]
 80076c4:	f043 0208 	orr.w	r2, r3, #8
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80076cc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80076d0:	2b01      	cmp	r3, #1
 80076d2:	d107      	bne.n	80076e4 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	699b      	ldr	r3, [r3, #24]
 80076d8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80076dc:	f043 0304 	orr.w	r3, r3, #4
 80076e0:	687a      	ldr	r2, [r7, #4]
 80076e2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80076e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80076e6:	4618      	mov	r0, r3
 80076e8:	3718      	adds	r7, #24
 80076ea:	46bd      	mov	sp, r7
 80076ec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80076f0:	b004      	add	sp, #16
 80076f2:	4770      	bx	lr
 80076f4:	803c3800 	.word	0x803c3800

080076f8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80076f8:	b480      	push	{r7}
 80076fa:	b085      	sub	sp, #20
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
 8007700:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007702:	2300      	movs	r3, #0
 8007704:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	3301      	adds	r3, #1
 800770a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007712:	d901      	bls.n	8007718 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007714:	2303      	movs	r3, #3
 8007716:	e01b      	b.n	8007750 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	691b      	ldr	r3, [r3, #16]
 800771c:	2b00      	cmp	r3, #0
 800771e:	daf2      	bge.n	8007706 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007720:	2300      	movs	r3, #0
 8007722:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	019b      	lsls	r3, r3, #6
 8007728:	f043 0220 	orr.w	r2, r3, #32
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	3301      	adds	r3, #1
 8007734:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800773c:	d901      	bls.n	8007742 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800773e:	2303      	movs	r3, #3
 8007740:	e006      	b.n	8007750 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	691b      	ldr	r3, [r3, #16]
 8007746:	f003 0320 	and.w	r3, r3, #32
 800774a:	2b20      	cmp	r3, #32
 800774c:	d0f0      	beq.n	8007730 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800774e:	2300      	movs	r3, #0
}
 8007750:	4618      	mov	r0, r3
 8007752:	3714      	adds	r7, #20
 8007754:	46bd      	mov	sp, r7
 8007756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775a:	4770      	bx	lr

0800775c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800775c:	b480      	push	{r7}
 800775e:	b085      	sub	sp, #20
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007764:	2300      	movs	r3, #0
 8007766:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	3301      	adds	r3, #1
 800776c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007774:	d901      	bls.n	800777a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007776:	2303      	movs	r3, #3
 8007778:	e018      	b.n	80077ac <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	691b      	ldr	r3, [r3, #16]
 800777e:	2b00      	cmp	r3, #0
 8007780:	daf2      	bge.n	8007768 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007782:	2300      	movs	r3, #0
 8007784:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2210      	movs	r2, #16
 800778a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	3301      	adds	r3, #1
 8007790:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007798:	d901      	bls.n	800779e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800779a:	2303      	movs	r3, #3
 800779c:	e006      	b.n	80077ac <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	691b      	ldr	r3, [r3, #16]
 80077a2:	f003 0310 	and.w	r3, r3, #16
 80077a6:	2b10      	cmp	r3, #16
 80077a8:	d0f0      	beq.n	800778c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80077aa:	2300      	movs	r3, #0
}
 80077ac:	4618      	mov	r0, r3
 80077ae:	3714      	adds	r7, #20
 80077b0:	46bd      	mov	sp, r7
 80077b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b6:	4770      	bx	lr

080077b8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b085      	sub	sp, #20
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
 80077c0:	460b      	mov	r3, r1
 80077c2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077ce:	681a      	ldr	r2, [r3, #0]
 80077d0:	78fb      	ldrb	r3, [r7, #3]
 80077d2:	68f9      	ldr	r1, [r7, #12]
 80077d4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80077d8:	4313      	orrs	r3, r2
 80077da:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80077dc:	2300      	movs	r3, #0
}
 80077de:	4618      	mov	r0, r3
 80077e0:	3714      	adds	r7, #20
 80077e2:	46bd      	mov	sp, r7
 80077e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e8:	4770      	bx	lr

080077ea <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80077ea:	b480      	push	{r7}
 80077ec:	b085      	sub	sp, #20
 80077ee:	af00      	add	r7, sp, #0
 80077f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	68fa      	ldr	r2, [r7, #12]
 8007800:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007804:	f023 0303 	bic.w	r3, r3, #3
 8007808:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007810:	685b      	ldr	r3, [r3, #4]
 8007812:	68fa      	ldr	r2, [r7, #12]
 8007814:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007818:	f043 0302 	orr.w	r3, r3, #2
 800781c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800781e:	2300      	movs	r3, #0
}
 8007820:	4618      	mov	r0, r3
 8007822:	3714      	adds	r7, #20
 8007824:	46bd      	mov	sp, r7
 8007826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782a:	4770      	bx	lr

0800782c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800782c:	b480      	push	{r7}
 800782e:	b083      	sub	sp, #12
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	695b      	ldr	r3, [r3, #20]
 8007838:	f003 0301 	and.w	r3, r3, #1
}
 800783c:	4618      	mov	r0, r3
 800783e:	370c      	adds	r7, #12
 8007840:	46bd      	mov	sp, r7
 8007842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007846:	4770      	bx	lr

08007848 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007848:	b480      	push	{r7}
 800784a:	b085      	sub	sp, #20
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007850:	2300      	movs	r3, #0
 8007852:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	3301      	adds	r3, #1
 8007858:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007860:	d901      	bls.n	8007866 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007862:	2303      	movs	r3, #3
 8007864:	e022      	b.n	80078ac <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	691b      	ldr	r3, [r3, #16]
 800786a:	2b00      	cmp	r3, #0
 800786c:	daf2      	bge.n	8007854 <USB_CoreReset+0xc>

  count = 10U;
 800786e:	230a      	movs	r3, #10
 8007870:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8007872:	e002      	b.n	800787a <USB_CoreReset+0x32>
  {
    count--;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	3b01      	subs	r3, #1
 8007878:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d1f9      	bne.n	8007874 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	691b      	ldr	r3, [r3, #16]
 8007884:	f043 0201 	orr.w	r2, r3, #1
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	3301      	adds	r3, #1
 8007890:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007898:	d901      	bls.n	800789e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800789a:	2303      	movs	r3, #3
 800789c:	e006      	b.n	80078ac <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	691b      	ldr	r3, [r3, #16]
 80078a2:	f003 0301 	and.w	r3, r3, #1
 80078a6:	2b01      	cmp	r3, #1
 80078a8:	d0f0      	beq.n	800788c <USB_CoreReset+0x44>

  return HAL_OK;
 80078aa:	2300      	movs	r3, #0
}
 80078ac:	4618      	mov	r0, r3
 80078ae:	3714      	adds	r7, #20
 80078b0:	46bd      	mov	sp, r7
 80078b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b6:	4770      	bx	lr

080078b8 <memset>:
 80078b8:	4402      	add	r2, r0
 80078ba:	4603      	mov	r3, r0
 80078bc:	4293      	cmp	r3, r2
 80078be:	d100      	bne.n	80078c2 <memset+0xa>
 80078c0:	4770      	bx	lr
 80078c2:	f803 1b01 	strb.w	r1, [r3], #1
 80078c6:	e7f9      	b.n	80078bc <memset+0x4>

080078c8 <__libc_init_array>:
 80078c8:	b570      	push	{r4, r5, r6, lr}
 80078ca:	4d0d      	ldr	r5, [pc, #52]	@ (8007900 <__libc_init_array+0x38>)
 80078cc:	4c0d      	ldr	r4, [pc, #52]	@ (8007904 <__libc_init_array+0x3c>)
 80078ce:	1b64      	subs	r4, r4, r5
 80078d0:	10a4      	asrs	r4, r4, #2
 80078d2:	2600      	movs	r6, #0
 80078d4:	42a6      	cmp	r6, r4
 80078d6:	d109      	bne.n	80078ec <__libc_init_array+0x24>
 80078d8:	4d0b      	ldr	r5, [pc, #44]	@ (8007908 <__libc_init_array+0x40>)
 80078da:	4c0c      	ldr	r4, [pc, #48]	@ (800790c <__libc_init_array+0x44>)
 80078dc:	f000 f818 	bl	8007910 <_init>
 80078e0:	1b64      	subs	r4, r4, r5
 80078e2:	10a4      	asrs	r4, r4, #2
 80078e4:	2600      	movs	r6, #0
 80078e6:	42a6      	cmp	r6, r4
 80078e8:	d105      	bne.n	80078f6 <__libc_init_array+0x2e>
 80078ea:	bd70      	pop	{r4, r5, r6, pc}
 80078ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80078f0:	4798      	blx	r3
 80078f2:	3601      	adds	r6, #1
 80078f4:	e7ee      	b.n	80078d4 <__libc_init_array+0xc>
 80078f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80078fa:	4798      	blx	r3
 80078fc:	3601      	adds	r6, #1
 80078fe:	e7f2      	b.n	80078e6 <__libc_init_array+0x1e>
 8007900:	08008aa0 	.word	0x08008aa0
 8007904:	08008aa0 	.word	0x08008aa0
 8007908:	08008aa0 	.word	0x08008aa0
 800790c:	08008aa4 	.word	0x08008aa4

08007910 <_init>:
 8007910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007912:	bf00      	nop
 8007914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007916:	bc08      	pop	{r3}
 8007918:	469e      	mov	lr, r3
 800791a:	4770      	bx	lr

0800791c <_fini>:
 800791c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800791e:	bf00      	nop
 8007920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007922:	bc08      	pop	{r3}
 8007924:	469e      	mov	lr, r3
 8007926:	4770      	bx	lr
