#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:55:25 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Tue Dec 15 11:45:46 2020
# Process ID: 10008
# Current directory: D:/work/radar_course/lesson_7/vivado/zc706_sim
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent536 D:\work\radar_course\lesson_7\vivado\zc706_sim\zc706_sim.xpr
# Log file: D:/work/radar_course/lesson_7/vivado/zc706_sim/vivado.log
# Journal file: D:/work/radar_course/lesson_7/vivado/zc706_sim\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/work/radar_course/lesson_7/vivado/zc706_sim/zc706_sim.xpr
open_bd_design {D:/work/radar_course/lesson_7/vivado/zc706_sim/zc706_sim.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.MEM_FILE {D:/work/radar_course/lesson_7/vivado/zc706_sim/zc706_sim.srcs/sources_1/imports/hdl/coef_lp_dec.mem}] [get_bd_cells fir_dec_wrapper_0]
endgroup
startgroup
set_property -dict [list CONFIG.MEM_FILE {D:/work/radar_course/lesson_7/vivado/zc706_sim/zc706_sim.srcs/sources_1/imports/hdl/coef_lp_int.mem}] [get_bd_cells iq_modulator_0]
endgroup
save_bd_design
generate_target Simulation [get_files D:/work/radar_course/lesson_7/vivado/zc706_sim/zc706_sim.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/work/radar_course/lesson_7/vivado/zc706_sim/zc706_sim.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/work/radar_course/lesson_7/vivado/zc706_sim/zc706_sim.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/work/radar_course/lesson_7/vivado/zc706_sim/zc706_sim.ip_user_files/sim_scripts -ip_user_files_dir D:/work/radar_course/lesson_7/vivado/zc706_sim/zc706_sim.ip_user_files -ipstatic_source_dir D:/work/radar_course/lesson_7/vivado/zc706_sim/zc706_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/work/radar_course/lesson_7/vivado/zc706_sim/zc706_sim.cache/compile_simlib/modelsim} {questa=D:/work/radar_course/lesson_7/vivado/zc706_sim/zc706_sim.cache/compile_simlib/questa} {riviera=D:/work/radar_course/lesson_7/vivado/zc706_sim/zc706_sim.cache/compile_simlib/riviera} {activehdl=D:/work/radar_course/lesson_7/vivado/zc706_sim/zc706_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source sys_tb.tcl
restart
run all
open_bd_design {D:/work/radar_course/lesson_7/vivado/zc706_sim/zc706_sim.srcs/sources_1/bd/design_1/design_1.bd}
add_force {/sys_tb/dut/design_1_i/vio_0/probe_out2} -radix hex {0 0ns}
restart
add_force {/sys_tb/dut/design_1_i/vio_0/probe_out2} -radix hex {0 0ns}
run all
open_bd_design {D:/work/radar_course/lesson_7/vivado/zc706_sim/zc706_sim.srcs/sources_1/bd/design_1/design_1.bd}
restart
add_force {/sys_tb/dut/design_1_i/vio_0/probe_out2} -radix unsigned {1 0ns}
add_force {/sys_tb/dut/design_1_i/vio_0/probe_out1} -radix hex {20 0ns}
add_force {/sys_tb/dut/design_1_i/vio_0/probe_out0} -radix hex {100000 0ns}
run all
relaunch_sim
run all
restart
add_force {/sys_tb/dut/design_1_i/vio_0/probe_out2} -radix unsigned {1 0ns}
add_force {/sys_tb/dut/design_1_i/vio_0/probe_out1} -radix hex {50 0ns}
run all
restart
run all
restart
add_force {/sys_tb/dut/design_1_i/vio_0/probe_out2} -radix unsigned {2 0ns}
add_force {/sys_tb/dut/design_1_i/vio_0/probe_out0} -radix hex {100000 0ns}
run all
add_force {/sys_tb/dut/design_1_i/vio_0/probe_out2} -radix unsigned {3 0ns}
restart
add_force {/sys_tb/dut/design_1_i/vio_0/probe_out2} -radix unsigned {3 0ns}
run all
open_bd_design {D:/work/radar_course/lesson_7/vivado/zc706_sim/zc706_sim.srcs/sources_1/bd/design_1/design_1.bd}
close_sim
