Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jan 26 09:21:37 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z014s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.406     -971.362                   1057                14530        0.020        0.000                      0                14520       -0.667       -2.000                       3                  5452  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
adc_lvds_clk                        {0.000 0.500}        1.000           1000.000        
  adc_data_clk                      {0.000 2.000}        4.000           250.000         
clk_fpga_0                          {0.000 2.813}        5.625           177.778         
nolabel_line201/inst/clk_in1        {0.000 2.000}        4.000           250.000         
  clk_out1_clk_wiz_1_idelay_refclk  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_1_idelay_refclk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_lvds_clk                                                                                                                                                                         -0.667       -2.000                       3                     3  
  adc_data_clk                            0.109        0.000                      0                  704        0.068        0.000                      0                  704        0.750        0.000                       0                   184  
clk_fpga_0                               -1.950     -720.089                    988                13599        0.020        0.000                      0                13599        1.562        0.000                       0                  5258  
nolabel_line201/inst/clk_in1                                                                                                                                                          0.833        0.000                       0                     1  
  clk_out1_clk_wiz_1_idelay_refclk                                                                                                                                                    0.264        0.000                       0                     3  
  clkfbout_clk_wiz_1_idelay_refclk                                                                                                                                                    1.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_data_clk  adc_lvds_clk       -2.278       -2.278                      1                    1        0.437        0.000                      0                    1  
clk_fpga_0    adc_data_clk       -2.323      -24.794                     11                   16        0.108        0.000                      0                   11  
adc_data_clk  clk_fpga_0         -4.406     -224.201                     57                   62        0.476        0.000                      0                   57  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  adc_data_clk       adc_data_clk             2.051        0.000                      0                   26        0.403        0.000                      0                   26  
**async_default**  clk_fpga_0         clk_fpga_0               2.285        0.000                      0                  181        0.362        0.000                      0                  181  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_lvds_clk
  To Clock:  adc_lvds_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            3  Failing Endpoints,  Worst Slack       -0.667ns,  Total Violation       -2.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_lvds_clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { adc_lclk_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y56  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y56  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKB
Min Period  n/a     BUFR/I          n/a            1.666         1.000       -0.666     BUFR_X1Y5     nolabel_line224/bufr_adc_ref_clkdiv/I



---------------------------------------------------------------------------------------------------
From Clock:  adc_data_clk
  To Clock:  adc_data_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 nolabel_line224/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_data_clk rise@4.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.269ns  (logic 0.459ns (36.184%)  route 0.810ns (63.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 7.056 - 4.000 ) 
    Source Clock Delay      (SCD):    3.333ns = ( 5.333 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510     3.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.824     5.333    nolabel_line224/adc_data_clk
    SLICE_X109Y52        FDRE                                         r  nolabel_line224/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y52        FDRE (Prop_fdre_C_Q)         0.459     5.792 r  nolabel_line224/g_rst_clkdiv_reg/Q
                         net (fo=2, routed)           0.810     6.602    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_2
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459     5.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.754     7.056    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_1
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.263    
                         clock uncertainty           -0.035     7.228    
    ILOGIC_X1Y56         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.711    nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.711    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.580ns (19.808%)  route 2.348ns (80.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 7.257 - 4.000 ) 
    Source Clock Delay      (SCD):    3.485ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510     1.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.976     3.485    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X61Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDPE (Prop_fdpe_C_Q)         0.456     3.941 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=1, routed)           0.498     4.439    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X61Y53         LUT2 (Prop_lut2_I1_O)        0.124     4.563 r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=104, routed)         1.850     6.414    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WE
    SLICE_X50Y55         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459     5.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.955     7.257    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X50Y55         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
                         clock pessimism              0.208     7.464    
                         clock uncertainty           -0.035     7.429    
    SLICE_X50Y55         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     6.896    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          6.896    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.580ns (19.808%)  route 2.348ns (80.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 7.257 - 4.000 ) 
    Source Clock Delay      (SCD):    3.485ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510     1.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.976     3.485    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X61Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDPE (Prop_fdpe_C_Q)         0.456     3.941 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=1, routed)           0.498     4.439    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X61Y53         LUT2 (Prop_lut2_I1_O)        0.124     4.563 r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=104, routed)         1.850     6.414    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WE
    SLICE_X50Y55         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459     5.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.955     7.257    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X50Y55         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.208     7.464    
                         clock uncertainty           -0.035     7.429    
    SLICE_X50Y55         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     6.896    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          6.896    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.580ns (19.808%)  route 2.348ns (80.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 7.257 - 4.000 ) 
    Source Clock Delay      (SCD):    3.485ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510     1.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.976     3.485    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X61Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDPE (Prop_fdpe_C_Q)         0.456     3.941 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=1, routed)           0.498     4.439    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X61Y53         LUT2 (Prop_lut2_I1_O)        0.124     4.563 r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=104, routed)         1.850     6.414    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WE
    SLICE_X50Y55         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459     5.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.955     7.257    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X50Y55         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/CLK
                         clock pessimism              0.208     7.464    
                         clock uncertainty           -0.035     7.429    
    SLICE_X50Y55         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     6.896    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          6.896    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.580ns (19.808%)  route 2.348ns (80.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 7.257 - 4.000 ) 
    Source Clock Delay      (SCD):    3.485ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510     1.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.976     3.485    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X61Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDPE (Prop_fdpe_C_Q)         0.456     3.941 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=1, routed)           0.498     4.439    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X61Y53         LUT2 (Prop_lut2_I1_O)        0.124     4.563 r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=104, routed)         1.850     6.414    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WE
    SLICE_X50Y55         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459     5.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.955     7.257    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X50Y55         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.208     7.464    
                         clock uncertainty           -0.035     7.429    
    SLICE_X50Y55         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     6.896    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          6.896    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.580ns (19.808%)  route 2.348ns (80.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 7.257 - 4.000 ) 
    Source Clock Delay      (SCD):    3.485ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510     1.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.976     3.485    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X61Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDPE (Prop_fdpe_C_Q)         0.456     3.941 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=1, routed)           0.498     4.439    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X61Y53         LUT2 (Prop_lut2_I1_O)        0.124     4.563 r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=104, routed)         1.850     6.414    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WE
    SLICE_X50Y55         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459     5.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.955     7.257    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X50Y55         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/CLK
                         clock pessimism              0.208     7.464    
                         clock uncertainty           -0.035     7.429    
    SLICE_X50Y55         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     6.896    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          6.896    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.580ns (19.808%)  route 2.348ns (80.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 7.257 - 4.000 ) 
    Source Clock Delay      (SCD):    3.485ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510     1.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.976     3.485    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X61Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDPE (Prop_fdpe_C_Q)         0.456     3.941 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=1, routed)           0.498     4.439    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X61Y53         LUT2 (Prop_lut2_I1_O)        0.124     4.563 r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=104, routed)         1.850     6.414    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WE
    SLICE_X50Y55         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459     5.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.955     7.257    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X50Y55         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.208     7.464    
                         clock uncertainty           -0.035     7.429    
    SLICE_X50Y55         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     6.896    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          6.896    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.580ns (19.808%)  route 2.348ns (80.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 7.257 - 4.000 ) 
    Source Clock Delay      (SCD):    3.485ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510     1.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.976     3.485    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X61Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDPE (Prop_fdpe_C_Q)         0.456     3.941 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=1, routed)           0.498     4.439    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X61Y53         LUT2 (Prop_lut2_I1_O)        0.124     4.563 r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=104, routed)         1.850     6.414    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WE
    SLICE_X50Y55         RAMS32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459     5.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.955     7.257    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X50Y55         RAMS32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/CLK
                         clock pessimism              0.208     7.464    
                         clock uncertainty           -0.035     7.429    
    SLICE_X50Y55         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     6.896    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                          6.896    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.580ns (19.808%)  route 2.348ns (80.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 7.257 - 4.000 ) 
    Source Clock Delay      (SCD):    3.485ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510     1.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.976     3.485    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X61Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDPE (Prop_fdpe_C_Q)         0.456     3.941 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=1, routed)           0.498     4.439    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X61Y53         LUT2 (Prop_lut2_I1_O)        0.124     4.563 r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=104, routed)         1.850     6.414    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WE
    SLICE_X50Y55         RAMS32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459     5.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.955     7.257    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X50Y55         RAMS32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/CLK
                         clock pessimism              0.208     7.464    
                         clock uncertainty           -0.035     7.429    
    SLICE_X50Y55         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     6.896    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                          6.896    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.419ns (12.678%)  route 2.886ns (87.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 7.258 - 4.000 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510     1.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.977     3.486    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y52         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDCE (Prop_fdce_C_Q)         0.419     3.905 r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          2.886     6.791    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD1
    SLICE_X50Y50         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459     5.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.956     7.258    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X50Y50         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
                         clock pessimism              0.208     7.465    
                         clock uncertainty           -0.035     7.430    
    SLICE_X50Y50         RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.114     7.316    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          7.316    
                         arrival time                          -6.791    
  -------------------------------------------------------------------
                         slack                                  0.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.823%)  route 0.167ns (54.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206     0.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.322     1.194    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y52         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDCE (Prop_fdce_C_Q)         0.141     1.335 r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=90, routed)          0.167     1.502    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/ADDRD4
    SLICE_X58Y51         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311     0.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.362     1.535    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X58Y51         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA/CLK
                         clock pessimism             -0.301     1.234    
    SLICE_X58Y51         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.434    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.823%)  route 0.167ns (54.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206     0.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.322     1.194    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y52         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDCE (Prop_fdce_C_Q)         0.141     1.335 r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=90, routed)          0.167     1.502    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/ADDRD4
    SLICE_X58Y51         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311     0.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.362     1.535    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X58Y51         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA_D1/CLK
                         clock pessimism             -0.301     1.234    
    SLICE_X58Y51         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.434    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.823%)  route 0.167ns (54.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206     0.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.322     1.194    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y52         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDCE (Prop_fdce_C_Q)         0.141     1.335 r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=90, routed)          0.167     1.502    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/ADDRD4
    SLICE_X58Y51         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311     0.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.362     1.535    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X58Y51         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB/CLK
                         clock pessimism             -0.301     1.234    
    SLICE_X58Y51         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.434    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.823%)  route 0.167ns (54.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206     0.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.322     1.194    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y52         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDCE (Prop_fdce_C_Q)         0.141     1.335 r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=90, routed)          0.167     1.502    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/ADDRD4
    SLICE_X58Y51         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311     0.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.362     1.535    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X58Y51         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB_D1/CLK
                         clock pessimism             -0.301     1.234    
    SLICE_X58Y51         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.434    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.823%)  route 0.167ns (54.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206     0.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.322     1.194    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y52         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDCE (Prop_fdce_C_Q)         0.141     1.335 r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=90, routed)          0.167     1.502    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/ADDRD4
    SLICE_X58Y51         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311     0.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.362     1.535    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X58Y51         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMC/CLK
                         clock pessimism             -0.301     1.234    
    SLICE_X58Y51         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.434    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMC
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.823%)  route 0.167ns (54.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206     0.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.322     1.194    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y52         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDCE (Prop_fdce_C_Q)         0.141     1.335 r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=90, routed)          0.167     1.502    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/ADDRD4
    SLICE_X58Y51         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311     0.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.362     1.535    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X58Y51         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMC_D1/CLK
                         clock pessimism             -0.301     1.234    
    SLICE_X58Y51         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.434    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.823%)  route 0.167ns (54.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206     0.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.322     1.194    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y52         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDCE (Prop_fdce_C_Q)         0.141     1.335 r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=90, routed)          0.167     1.502    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/ADDRD4
    SLICE_X58Y51         RAMS32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311     0.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.362     1.535    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X58Y51         RAMS32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMD/CLK
                         clock pessimism             -0.301     1.234    
    SLICE_X58Y51         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.434    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMD
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.823%)  route 0.167ns (54.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206     0.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.322     1.194    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y52         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDCE (Prop_fdce_C_Q)         0.141     1.335 r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=90, routed)          0.167     1.502    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/ADDRD4
    SLICE_X58Y51         RAMS32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311     0.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.362     1.535    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X58Y51         RAMS32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMD_D1/CLK
                         clock pessimism             -0.301     1.234    
    SLICE_X58Y51         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.434    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.686%)  route 0.233ns (62.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206     0.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.322     1.194    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y52         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDCE (Prop_fdce_C_Q)         0.141     1.335 r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.233     1.568    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/ADDRD3
    SLICE_X58Y51         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311     0.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.362     1.535    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X58Y51         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA/CLK
                         clock pessimism             -0.301     1.234    
    SLICE_X58Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.474    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.686%)  route 0.233ns (62.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206     0.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.322     1.194    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y52         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDCE (Prop_fdce_C_Q)         0.141     1.335 r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.233     1.568    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/ADDRD3
    SLICE_X58Y51         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311     0.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.362     1.535    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X58Y51         RAMD32                                       r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA_D1/CLK
                         clock pessimism             -0.301     1.234    
    SLICE_X58Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.474    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_data_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { nolabel_line224/bufr_adc_ref_clkdiv/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         4.000       2.333      ILOGIC_X1Y56  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     FDRE/C            n/a            1.000         4.000       3.000      SLICE_X53Y50  adc32_counter_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         4.000       3.000      SLICE_X53Y52  adc32_counter_reg[10]/C
Min Period        n/a     FDRE/C            n/a            1.000         4.000       3.000      SLICE_X53Y52  adc32_counter_reg[11]/C
Min Period        n/a     FDRE/C            n/a            1.000         4.000       3.000      SLICE_X53Y53  adc32_counter_reg[12]/C
Min Period        n/a     FDRE/C            n/a            1.000         4.000       3.000      SLICE_X53Y53  adc32_counter_reg[13]/C
Min Period        n/a     FDRE/C            n/a            1.000         4.000       3.000      SLICE_X53Y53  adc32_counter_reg[14]/C
Min Period        n/a     FDRE/C            n/a            1.000         4.000       3.000      SLICE_X53Y53  adc32_counter_reg[15]/C
Min Period        n/a     FDRE/C            n/a            1.000         4.000       3.000      SLICE_X53Y54  adc32_counter_reg[16]/C
Min Period        n/a     FDRE/C            n/a            1.000         4.000       3.000      SLICE_X53Y54  adc32_counter_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         2.000       0.750      SLICE_X58Y50  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         2.000       0.750      SLICE_X58Y50  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         2.000       0.750      SLICE_X58Y50  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         2.000       0.750      SLICE_X58Y50  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         2.000       0.750      SLICE_X58Y50  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         2.000       0.750      SLICE_X58Y50  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            1.250         2.000       0.750      SLICE_X58Y50  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            1.250         2.000       0.750      SLICE_X58Y50  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         2.000       0.750      SLICE_X58Y51  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         2.000       0.750      SLICE_X58Y51  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         2.000       0.750      SLICE_X58Y50  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         2.000       0.750      SLICE_X58Y50  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         2.000       0.750      SLICE_X58Y50  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         2.000       0.750      SLICE_X58Y50  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         2.000       0.750      SLICE_X58Y50  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         2.000       0.750      SLICE_X58Y50  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK        n/a            1.250         2.000       0.750      SLICE_X58Y50  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK        n/a            1.250         2.000       0.750      SLICE_X58Y50  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         2.000       0.750      SLICE_X50Y50  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         2.000       0.750      SLICE_X50Y50  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          988  Failing Endpoints,  Worst Slack       -1.950ns,  Total Violation     -720.089ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.950ns  (required time - arrival time)
  Source:                 nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.244ns  (logic 2.603ns (35.931%)  route 4.641ns (64.069%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 8.322 - 5.625 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.737     3.031    nolabel_line124/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.450     4.481 r  nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          1.328     5.809    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X26Y92         LUT6 (Prop_lut6_I1_O)        0.124     5.933 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_3/O
                         net (fo=1, routed)           0.000     5.933    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_3_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.466 f  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=3, routed)           0.958     7.425    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X30Y88         LUT4 (Prop_lut4_I3_O)        0.124     7.549 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_11__0/O
                         net (fo=1, routed)           0.657     8.206    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_11__0_n_0
    SLICE_X28Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.330 f  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_5__0/O
                         net (fo=11, routed)          0.676     9.005    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_5__0_n_0
    SLICE_X27Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.129 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[49]_i_1__0/O
                         net (fo=18, routed)          0.631     9.760    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_6
    SLICE_X26Y88         LUT4 (Prop_lut4_I3_O)        0.124     9.884 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[51]_i_1__0/O
                         net (fo=4, routed)           0.391    10.275    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X26Y88         FDRE                                         r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.518     8.322    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X26Y88         FDRE                                         r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[48]/C
                         clock pessimism              0.264     8.586    
                         clock uncertainty           -0.092     8.494    
    SLICE_X26Y88         FDRE (Setup_fdre_C_CE)      -0.169     8.325    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[48]
  -------------------------------------------------------------------
                         required time                          8.325    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                 -1.950    

Slack (VIOLATED) :        -1.950ns  (required time - arrival time)
  Source:                 nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.244ns  (logic 2.603ns (35.931%)  route 4.641ns (64.069%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 8.322 - 5.625 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.737     3.031    nolabel_line124/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.450     4.481 r  nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          1.328     5.809    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X26Y92         LUT6 (Prop_lut6_I1_O)        0.124     5.933 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_3/O
                         net (fo=1, routed)           0.000     5.933    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_3_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.466 f  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=3, routed)           0.958     7.425    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X30Y88         LUT4 (Prop_lut4_I3_O)        0.124     7.549 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_11__0/O
                         net (fo=1, routed)           0.657     8.206    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_11__0_n_0
    SLICE_X28Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.330 f  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_5__0/O
                         net (fo=11, routed)          0.676     9.005    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_5__0_n_0
    SLICE_X27Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.129 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[49]_i_1__0/O
                         net (fo=18, routed)          0.631     9.760    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_6
    SLICE_X26Y88         LUT4 (Prop_lut4_I3_O)        0.124     9.884 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[51]_i_1__0/O
                         net (fo=4, routed)           0.391    10.275    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X26Y88         FDRE                                         r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.518     8.322    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X26Y88         FDRE                                         r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[49]/C
                         clock pessimism              0.264     8.586    
                         clock uncertainty           -0.092     8.494    
    SLICE_X26Y88         FDRE (Setup_fdre_C_CE)      -0.169     8.325    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[49]
  -------------------------------------------------------------------
                         required time                          8.325    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                 -1.950    

Slack (VIOLATED) :        -1.950ns  (required time - arrival time)
  Source:                 nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.244ns  (logic 2.603ns (35.931%)  route 4.641ns (64.069%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 8.322 - 5.625 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.737     3.031    nolabel_line124/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.450     4.481 r  nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          1.328     5.809    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X26Y92         LUT6 (Prop_lut6_I1_O)        0.124     5.933 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_3/O
                         net (fo=1, routed)           0.000     5.933    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_3_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.466 f  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=3, routed)           0.958     7.425    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X30Y88         LUT4 (Prop_lut4_I3_O)        0.124     7.549 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_11__0/O
                         net (fo=1, routed)           0.657     8.206    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_11__0_n_0
    SLICE_X28Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.330 f  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_5__0/O
                         net (fo=11, routed)          0.676     9.005    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_5__0_n_0
    SLICE_X27Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.129 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[49]_i_1__0/O
                         net (fo=18, routed)          0.631     9.760    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_6
    SLICE_X26Y88         LUT4 (Prop_lut4_I3_O)        0.124     9.884 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[51]_i_1__0/O
                         net (fo=4, routed)           0.391    10.275    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X26Y88         FDRE                                         r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.518     8.322    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X26Y88         FDRE                                         r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[50]/C
                         clock pessimism              0.264     8.586    
                         clock uncertainty           -0.092     8.494    
    SLICE_X26Y88         FDRE (Setup_fdre_C_CE)      -0.169     8.325    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[50]
  -------------------------------------------------------------------
                         required time                          8.325    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                 -1.950    

Slack (VIOLATED) :        -1.935ns  (required time - arrival time)
  Source:                 nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 2.603ns (36.178%)  route 4.592ns (63.822%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 8.323 - 5.625 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.737     3.031    nolabel_line124/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.450     4.481 r  nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          1.328     5.809    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X26Y92         LUT6 (Prop_lut6_I1_O)        0.124     5.933 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_3/O
                         net (fo=1, routed)           0.000     5.933    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_3_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.466 f  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=3, routed)           0.958     7.425    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X30Y88         LUT4 (Prop_lut4_I3_O)        0.124     7.549 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_11__0/O
                         net (fo=1, routed)           0.657     8.206    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_11__0_n_0
    SLICE_X28Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.330 f  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_5__0/O
                         net (fo=11, routed)          0.676     9.005    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_5__0_n_0
    SLICE_X27Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.129 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[49]_i_1__0/O
                         net (fo=18, routed)          0.631     9.760    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_6
    SLICE_X26Y88         LUT4 (Prop_lut4_I3_O)        0.124     9.884 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[51]_i_1__0/O
                         net (fo=4, routed)           0.342    10.226    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X27Y89         FDRE                                         r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.519     8.323    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X27Y89         FDRE                                         r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[51]/C
                         clock pessimism              0.264     8.587    
                         clock uncertainty           -0.092     8.495    
    SLICE_X27Y89         FDRE (Setup_fdre_C_CE)      -0.205     8.290    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[51]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                 -1.935    

Slack (VIOLATED) :        -1.920ns  (required time - arrival time)
  Source:                 nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.187ns  (logic 2.474ns (34.421%)  route 4.713ns (65.578%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 8.330 - 5.625 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.737     3.031    nolabel_line124/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[9])
                                                      1.453     4.484 r  nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0AWID[9]
                         net (fo=17, routed)          1.530     6.014    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[9]
    SLICE_X29Y99         LUT6 (Prop_lut6_I1_O)        0.124     6.138 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_1__0/O
                         net (fo=1, routed)           0.000     6.138    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_1__0_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.539 f  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry/CO[3]
                         net (fo=3, routed)           1.043     7.581    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60
    SLICE_X29Y103        LUT4 (Prop_lut4_I1_O)        0.124     7.705 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13/O
                         net (fo=1, routed)           0.585     8.291    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13_n_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I5_O)        0.124     8.415 f  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=11, routed)          0.661     9.076    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5_n_0
    SLICE_X31Y98         LUT5 (Prop_lut5_I2_O)        0.124     9.200 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[49]_i_1/O
                         net (fo=18, routed)          0.503     9.703    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_6
    SLICE_X31Y98         LUT4 (Prop_lut4_I3_O)        0.124     9.827 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[51]_i_1/O
                         net (fo=4, routed)           0.391    10.218    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X30Y98         FDRE                                         r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.526     8.330    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X30Y98         FDRE                                         r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[48]/C
                         clock pessimism              0.229     8.559    
                         clock uncertainty           -0.092     8.467    
    SLICE_X30Y98         FDRE (Setup_fdre_C_CE)      -0.169     8.298    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[48]
  -------------------------------------------------------------------
                         required time                          8.298    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                 -1.920    

Slack (VIOLATED) :        -1.920ns  (required time - arrival time)
  Source:                 nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.187ns  (logic 2.474ns (34.421%)  route 4.713ns (65.578%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 8.330 - 5.625 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.737     3.031    nolabel_line124/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[9])
                                                      1.453     4.484 r  nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0AWID[9]
                         net (fo=17, routed)          1.530     6.014    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[9]
    SLICE_X29Y99         LUT6 (Prop_lut6_I1_O)        0.124     6.138 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_1__0/O
                         net (fo=1, routed)           0.000     6.138    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_1__0_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.539 f  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry/CO[3]
                         net (fo=3, routed)           1.043     7.581    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60
    SLICE_X29Y103        LUT4 (Prop_lut4_I1_O)        0.124     7.705 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13/O
                         net (fo=1, routed)           0.585     8.291    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13_n_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I5_O)        0.124     8.415 f  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=11, routed)          0.661     9.076    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5_n_0
    SLICE_X31Y98         LUT5 (Prop_lut5_I2_O)        0.124     9.200 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[49]_i_1/O
                         net (fo=18, routed)          0.503     9.703    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_6
    SLICE_X31Y98         LUT4 (Prop_lut4_I3_O)        0.124     9.827 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[51]_i_1/O
                         net (fo=4, routed)           0.391    10.218    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X30Y98         FDRE                                         r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.526     8.330    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X30Y98         FDRE                                         r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[50]/C
                         clock pessimism              0.229     8.559    
                         clock uncertainty           -0.092     8.467    
    SLICE_X30Y98         FDRE (Setup_fdre_C_CE)      -0.169     8.298    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[50]
  -------------------------------------------------------------------
                         required time                          8.298    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                 -1.920    

Slack (VIOLATED) :        -1.920ns  (required time - arrival time)
  Source:                 nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.187ns  (logic 2.474ns (34.421%)  route 4.713ns (65.578%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 8.330 - 5.625 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.737     3.031    nolabel_line124/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[9])
                                                      1.453     4.484 r  nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0AWID[9]
                         net (fo=17, routed)          1.530     6.014    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[9]
    SLICE_X29Y99         LUT6 (Prop_lut6_I1_O)        0.124     6.138 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_1__0/O
                         net (fo=1, routed)           0.000     6.138    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_1__0_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.539 f  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry/CO[3]
                         net (fo=3, routed)           1.043     7.581    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60
    SLICE_X29Y103        LUT4 (Prop_lut4_I1_O)        0.124     7.705 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13/O
                         net (fo=1, routed)           0.585     8.291    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13_n_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I5_O)        0.124     8.415 f  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=11, routed)          0.661     9.076    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5_n_0
    SLICE_X31Y98         LUT5 (Prop_lut5_I2_O)        0.124     9.200 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[49]_i_1/O
                         net (fo=18, routed)          0.503     9.703    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_6
    SLICE_X31Y98         LUT4 (Prop_lut4_I3_O)        0.124     9.827 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[51]_i_1/O
                         net (fo=4, routed)           0.391    10.218    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X30Y98         FDRE                                         r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.526     8.330    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X30Y98         FDRE                                         r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[51]/C
                         clock pessimism              0.229     8.559    
                         clock uncertainty           -0.092     8.467    
    SLICE_X30Y98         FDRE (Setup_fdre_C_CE)      -0.169     8.298    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[51]
  -------------------------------------------------------------------
                         required time                          8.298    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                 -1.920    

Slack (VIOLATED) :        -1.908ns  (required time - arrival time)
  Source:                 nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 2.474ns (34.654%)  route 4.665ns (65.346%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 8.330 - 5.625 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.737     3.031    nolabel_line124/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[9])
                                                      1.453     4.484 r  nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0AWID[9]
                         net (fo=17, routed)          1.530     6.014    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[9]
    SLICE_X29Y99         LUT6 (Prop_lut6_I1_O)        0.124     6.138 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_1__0/O
                         net (fo=1, routed)           0.000     6.138    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_1__0_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.539 f  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry/CO[3]
                         net (fo=3, routed)           1.043     7.581    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60
    SLICE_X29Y103        LUT4 (Prop_lut4_I1_O)        0.124     7.705 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13/O
                         net (fo=1, routed)           0.585     8.291    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13_n_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I5_O)        0.124     8.415 f  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=11, routed)          0.661     9.076    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5_n_0
    SLICE_X31Y98         LUT5 (Prop_lut5_I2_O)        0.124     9.200 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[49]_i_1/O
                         net (fo=18, routed)          0.503     9.703    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_6
    SLICE_X31Y98         LUT4 (Prop_lut4_I3_O)        0.124     9.827 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[51]_i_1/O
                         net (fo=4, routed)           0.343    10.170    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X28Y97         FDRE                                         r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.526     8.330    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X28Y97         FDRE                                         r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[49]/C
                         clock pessimism              0.229     8.559    
                         clock uncertainty           -0.092     8.467    
    SLICE_X28Y97         FDRE (Setup_fdre_C_CE)      -0.205     8.262    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[49]
  -------------------------------------------------------------------
                         required time                          8.262    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                 -1.908    

Slack (VIOLATED) :        -1.894ns  (required time - arrival time)
  Source:                 nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.123ns  (logic 2.603ns (36.545%)  route 4.520ns (63.455%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 8.327 - 5.625 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.737     3.031    nolabel_line124/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.450     4.481 r  nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          1.328     5.809    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X26Y92         LUT6 (Prop_lut6_I1_O)        0.124     5.933 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_3/O
                         net (fo=1, routed)           0.000     5.933    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_3_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.466 f  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=3, routed)           0.958     7.425    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X30Y88         LUT4 (Prop_lut4_I3_O)        0.124     7.549 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_11__0/O
                         net (fo=1, routed)           0.657     8.206    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_11__0_n_0
    SLICE_X28Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.330 f  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_5__0/O
                         net (fo=11, routed)          0.672     9.001    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_5__0_n_0
    SLICE_X27Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.125 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[33]_i_1__0/O
                         net (fo=18, routed)          0.715     9.840    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_4
    SLICE_X28Y89         LUT4 (Prop_lut4_I3_O)        0.124     9.964 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[35]_i_1__0/O
                         net (fo=4, routed)           0.190    10.154    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_13
    SLICE_X29Y89         FDRE                                         r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.523     8.327    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X29Y89         FDRE                                         r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[32]/C
                         clock pessimism              0.229     8.556    
                         clock uncertainty           -0.092     8.464    
    SLICE_X29Y89         FDRE (Setup_fdre_C_CE)      -0.205     8.259    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[32]
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                 -1.894    

Slack (VIOLATED) :        -1.894ns  (required time - arrival time)
  Source:                 nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.123ns  (logic 2.603ns (36.545%)  route 4.520ns (63.455%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 8.327 - 5.625 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.737     3.031    nolabel_line124/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.450     4.481 r  nolabel_line124/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          1.328     5.809    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X26Y92         LUT6 (Prop_lut6_I1_O)        0.124     5.933 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_3/O
                         net (fo=1, routed)           0.000     5.933    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_3_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.466 f  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=3, routed)           0.958     7.425    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X30Y88         LUT4 (Prop_lut4_I3_O)        0.124     7.549 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_11__0/O
                         net (fo=1, routed)           0.657     8.206    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_11__0_n_0
    SLICE_X28Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.330 f  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_5__0/O
                         net (fo=11, routed)          0.672     9.001    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_5__0_n_0
    SLICE_X27Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.125 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[33]_i_1__0/O
                         net (fo=18, routed)          0.715     9.840    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_4
    SLICE_X28Y89         LUT4 (Prop_lut4_I3_O)        0.124     9.964 r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[35]_i_1__0/O
                         net (fo=4, routed)           0.190    10.154    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_13
    SLICE_X29Y89         FDRE                                         r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.523     8.327    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X29Y89         FDRE                                         r  nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[33]/C
                         clock pessimism              0.229     8.556    
                         clock uncertainty           -0.092     8.464    
    SLICE_X29Y89         FDRE (Setup_fdre_C_CE)      -0.205     8.259    nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[33]
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                 -1.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.591     0.927    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y45         FDCE                                         r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.092     1.160    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A4
    SLICE_X26Y45         RAMD32                                       r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.859     1.225    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X26Y45         RAMD32                                       r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.285     0.940    
    SLICE_X26Y45         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.140    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.591     0.927    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y45         FDCE                                         r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.092     1.160    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A4
    SLICE_X26Y45         RAMD32                                       r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.859     1.225    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X26Y45         RAMD32                                       r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.285     0.940    
    SLICE_X26Y45         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.140    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.591     0.927    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y45         FDCE                                         r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           0.134     1.202    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A3
    SLICE_X26Y45         RAMD32                                       r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.859     1.225    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X26Y45         RAMD32                                       r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.285     0.940    
    SLICE_X26Y45         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.180    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.591     0.927    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y45         FDCE                                         r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           0.134     1.202    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A3
    SLICE_X26Y45         RAMD32                                       r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.859     1.225    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X26Y45         RAMD32                                       r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.285     0.940    
    SLICE_X26Y45         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.180    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.771%)  route 0.223ns (61.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.559     0.895    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X51Y49         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.141     1.036 r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[29]/Q
                         net (fo=2, routed)           0.223     1.258    nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[29]
    SLICE_X48Y47         FDRE                                         r  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.830     1.196    nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X48Y47         FDRE                                         r  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[29]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X48Y47         FDRE (Hold_fdre_C_D)         0.070     1.231    nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 nolabel_line124/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.924%)  route 0.212ns (60.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.551     0.887    nolabel_line124/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X48Y65         FDRE                                         r  nolabel_line124/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  nolabel_line124/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[44]/Q
                         net (fo=1, routed)           0.212     1.240    nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[35]
    SLICE_X50Y63         FDRE                                         r  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.815     1.181    nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y63         FDRE                                         r  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y63         FDRE (Hold_fdre_C_D)         0.063     1.209    nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (41.999%)  route 0.226ns (58.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.561     0.896    nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X32Y37         FDRE                                         r  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][2]/Q
                         net (fo=1, routed)           0.226     1.287    nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[58]
    RAMB36_X2Y8          RAMB36E1                                     r  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.872     1.238    nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y8          RAMB36E1                                     r  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
                         clock pessimism             -0.280     0.958    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.254    nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.148ns (47.085%)  route 0.166ns (52.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.559     0.895    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X50Y48         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.148     1.043 r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[57]/Q
                         net (fo=2, routed)           0.166     1.209    nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[57]
    SLICE_X49Y47         FDRE                                         r  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.830     1.196    nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X49Y47         FDRE                                         r  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[57]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.013     1.174    nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.512%)  route 0.251ns (60.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.559     0.895    nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X36Y37         FDRE                                         r  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][6]/Q
                         net (fo=1, routed)           0.251     1.310    nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[62]
    RAMB36_X2Y8          RAMB36E1                                     r  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.872     1.238    nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y8          RAMB36E1                                     r  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
                         clock pessimism             -0.263     0.975    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.271    nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.257%)  route 0.215ns (50.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.559     0.895    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X50Y47         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.164     1.059 r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]/Q
                         net (fo=2, routed)           0.215     1.274    nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[45]
    SLICE_X46Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.319 r  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[45]_i_1__0/O
                         net (fo=1, routed)           0.000     1.319    nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_mux_out[45]
    SLICE_X46Y44         FDRE                                         r  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.829     1.195    nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X46Y44         FDRE                                         r  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[45]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X46Y44         FDRE (Hold_fdre_C_D)         0.120     1.280    nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.813 }
Period(ns):         5.625
Sources:            { nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.625       3.049      RAMB18_X0Y16  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB18_X0Y16  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.625       3.049      RAMB18_X1Y16  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB18_X1Y16  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.625       3.049      RAMB36_X2Y7   nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X2Y7   nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.625       3.049      RAMB36_X3Y14  nolabel_line124/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X3Y14  nolabel_line124/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.625       3.049      RAMB36_X1Y6   nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X1Y6   nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X36Y43  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X36Y43  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X36Y43  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X36Y43  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X36Y43  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X36Y43  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.812       1.562      SLICE_X36Y43  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.812       1.562      SLICE_X36Y43  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X36Y44  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X36Y44  nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X30Y51  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X30Y51  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X30Y51  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X30Y51  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X30Y51  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X30Y51  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.812       1.562      SLICE_X30Y51  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.812       1.562      SLICE_X30Y51  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X36Y47  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X36Y47  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line201/inst/clk_in1
  To Clock:  nolabel_line201/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line201/inst/clk_in1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { nolabel_line201/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y0  nolabel_line201/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCME2_ADV_X1Y0  nolabel_line201/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y0  nolabel_line201/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y0  nolabel_line201/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y0  nolabel_line201/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y0  nolabel_line201/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_idelay_refclk
  To Clock:  clk_out1_clk_wiz_1_idelay_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1_idelay_refclk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line201/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  nolabel_line224/nolabel_line207/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    nolabel_line201/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  nolabel_line201/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  nolabel_line224/nolabel_line207/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  nolabel_line201/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_idelay_refclk
  To Clock:  clkfbout_clk_wiz_1_idelay_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_idelay_refclk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { nolabel_line201/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    nolabel_line201/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y0  nolabel_line201/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y0  nolabel_line201/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.000       96.000     MMCME2_ADV_X1Y0  nolabel_line201/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y0  nolabel_line201/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  adc_data_clk
  To Clock:  adc_lvds_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -2.278ns,  Total Violation       -2.278ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 nolabel_line224/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.077ns  (logic 0.422ns (39.172%)  route 0.655ns (60.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.508ns = ( 5.008 - 2.500 ) 
    Source Clock Delay      (SCD):    3.332ns = ( 5.332 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510     3.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.823     5.332    nolabel_line224/adc_data_clk
    SLICE_X113Y54        FDRE                                         r  nolabel_line224/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDRE (Prop_fdre_C_Q)         0.422     5.754 r  nolabel_line224/g_ce_clkdiv_reg/Q
                         net (fo=1, routed)           0.655     6.410    nolabel_line224/asi2_mod_inst0/g_ce_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           1.584     5.008    nolabel_line224/asi2_mod_inst0/CLKB0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.052    
                         clock uncertainty           -0.035     5.016    
    ILOGIC_X1Y56         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.885     4.131    nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.131    
                         arrival time                          -6.410    
  -------------------------------------------------------------------
                         slack                                 -2.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 nolabel_line224/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.430ns  (logic 0.133ns (30.908%)  route 0.297ns (69.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 3.229 - 2.000 ) 
    Source Clock Delay      (SCD):    1.135ns = ( 3.135 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206     2.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.263     3.135    nolabel_line224/adc_data_clk
    SLICE_X113Y54        FDRE                                         r  nolabel_line224/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDRE (Prop_fdre_C_Q)         0.133     3.268 r  nolabel_line224/g_ce_clkdiv_reg/Q
                         net (fo=1, routed)           0.297     3.565    nolabel_line224/asi2_mod_inst0/g_ce_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.799     3.229    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.194    
    ILOGIC_X1Y56         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.066     3.128    nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.128    
                         arrival time                           3.565    
  -------------------------------------------------------------------
                         slack                                  0.437    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_data_clk

Setup :           11  Failing Endpoints,  Worst Slack       -2.323ns,  Total Violation      -24.794ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.323ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line224/g_ce_clkdiv_reg/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        1.835ns  (logic 0.456ns (24.849%)  route 1.379ns (75.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.064ns = ( 65.064 - 62.000 ) 
    Source Clock Delay      (SCD):    3.159ns = ( 65.034 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.865    65.034    clk_master
    SLICE_X111Y54        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.456    65.490 r  g_rst_gen_reg/Q
                         net (fo=18, routed)          1.379    66.869    nolabel_line224/g_rst_clkdiv_ctr_reg[0]_0
    SLICE_X113Y54        FDRE                                         r  nolabel_line224/g_ce_clkdiv_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459    63.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.762    65.064    nolabel_line224/adc_data_clk
    SLICE_X113Y54        FDRE                                         r  nolabel_line224/g_ce_clkdiv_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    65.064    
                         clock uncertainty           -0.092    64.972    
    SLICE_X113Y54        FDRE (Setup_fdre_C_R)       -0.426    64.546    nolabel_line224/g_ce_clkdiv_reg
  -------------------------------------------------------------------
                         required time                         64.546    
                         arrival time                         -66.869    
  -------------------------------------------------------------------
                         slack                                 -2.323    

Slack (VIOLATED) :        -2.323ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line224/g_rst_clkdiv_ctr_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        1.835ns  (logic 0.456ns (24.849%)  route 1.379ns (75.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.064ns = ( 65.064 - 62.000 ) 
    Source Clock Delay      (SCD):    3.159ns = ( 65.034 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.865    65.034    clk_master
    SLICE_X111Y54        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.456    65.490 r  g_rst_gen_reg/Q
                         net (fo=18, routed)          1.379    66.869    nolabel_line224/g_rst_clkdiv_ctr_reg[0]_0
    SLICE_X113Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459    63.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.762    65.064    nolabel_line224/adc_data_clk
    SLICE_X113Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.064    
                         clock uncertainty           -0.092    64.972    
    SLICE_X113Y54        FDRE (Setup_fdre_C_R)       -0.426    64.546    nolabel_line224/g_rst_clkdiv_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         64.546    
                         arrival time                         -66.869    
  -------------------------------------------------------------------
                         slack                                 -2.323    

Slack (VIOLATED) :        -2.323ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line224/g_rst_clkdiv_ctr_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        1.835ns  (logic 0.456ns (24.849%)  route 1.379ns (75.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.064ns = ( 65.064 - 62.000 ) 
    Source Clock Delay      (SCD):    3.159ns = ( 65.034 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.865    65.034    clk_master
    SLICE_X111Y54        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.456    65.490 r  g_rst_gen_reg/Q
                         net (fo=18, routed)          1.379    66.869    nolabel_line224/g_rst_clkdiv_ctr_reg[0]_0
    SLICE_X113Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459    63.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.762    65.064    nolabel_line224/adc_data_clk
    SLICE_X113Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.064    
                         clock uncertainty           -0.092    64.972    
    SLICE_X113Y54        FDRE (Setup_fdre_C_R)       -0.426    64.546    nolabel_line224/g_rst_clkdiv_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         64.546    
                         arrival time                         -66.869    
  -------------------------------------------------------------------
                         slack                                 -2.323    

Slack (VIOLATED) :        -2.323ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line224/g_rst_clkdiv_ctr_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        1.835ns  (logic 0.456ns (24.849%)  route 1.379ns (75.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.064ns = ( 65.064 - 62.000 ) 
    Source Clock Delay      (SCD):    3.159ns = ( 65.034 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.865    65.034    clk_master
    SLICE_X111Y54        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.456    65.490 r  g_rst_gen_reg/Q
                         net (fo=18, routed)          1.379    66.869    nolabel_line224/g_rst_clkdiv_ctr_reg[0]_0
    SLICE_X113Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459    63.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.762    65.064    nolabel_line224/adc_data_clk
    SLICE_X113Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.064    
                         clock uncertainty           -0.092    64.972    
    SLICE_X113Y54        FDRE (Setup_fdre_C_R)       -0.426    64.546    nolabel_line224/g_rst_clkdiv_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         64.546    
                         arrival time                         -66.869    
  -------------------------------------------------------------------
                         slack                                 -2.323    

Slack (VIOLATED) :        -2.323ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line224/g_rst_clkdiv_ctr_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        1.835ns  (logic 0.456ns (24.849%)  route 1.379ns (75.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.064ns = ( 65.064 - 62.000 ) 
    Source Clock Delay      (SCD):    3.159ns = ( 65.034 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.865    65.034    clk_master
    SLICE_X111Y54        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.456    65.490 r  g_rst_gen_reg/Q
                         net (fo=18, routed)          1.379    66.869    nolabel_line224/g_rst_clkdiv_ctr_reg[0]_0
    SLICE_X113Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459    63.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.762    65.064    nolabel_line224/adc_data_clk
    SLICE_X113Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.064    
                         clock uncertainty           -0.092    64.972    
    SLICE_X113Y54        FDRE (Setup_fdre_C_R)       -0.426    64.546    nolabel_line224/g_rst_clkdiv_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         64.546    
                         arrival time                         -66.869    
  -------------------------------------------------------------------
                         slack                                 -2.323    

Slack (VIOLATED) :        -2.323ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line224/g_rst_clkdiv_ctr_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        1.835ns  (logic 0.456ns (24.849%)  route 1.379ns (75.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.064ns = ( 65.064 - 62.000 ) 
    Source Clock Delay      (SCD):    3.159ns = ( 65.034 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.865    65.034    clk_master
    SLICE_X111Y54        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.456    65.490 r  g_rst_gen_reg/Q
                         net (fo=18, routed)          1.379    66.869    nolabel_line224/g_rst_clkdiv_ctr_reg[0]_0
    SLICE_X113Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459    63.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.762    65.064    nolabel_line224/adc_data_clk
    SLICE_X113Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.064    
                         clock uncertainty           -0.092    64.972    
    SLICE_X113Y54        FDRE (Setup_fdre_C_R)       -0.426    64.546    nolabel_line224/g_rst_clkdiv_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         64.546    
                         arrival time                         -66.869    
  -------------------------------------------------------------------
                         slack                                 -2.323    

Slack (VIOLATED) :        -2.264ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line224/g_rst_clkdiv_ctr_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        1.776ns  (logic 0.456ns (25.675%)  route 1.320ns (74.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.064ns = ( 65.064 - 62.000 ) 
    Source Clock Delay      (SCD):    3.159ns = ( 65.034 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.865    65.034    clk_master
    SLICE_X111Y54        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.456    65.490 r  g_rst_gen_reg/Q
                         net (fo=18, routed)          1.320    66.810    nolabel_line224/g_rst_clkdiv_ctr_reg[0]_0
    SLICE_X109Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459    63.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.762    65.064    nolabel_line224/adc_data_clk
    SLICE_X109Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.064    
                         clock uncertainty           -0.092    64.972    
    SLICE_X109Y54        FDRE (Setup_fdre_C_R)       -0.426    64.546    nolabel_line224/g_rst_clkdiv_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         64.546    
                         arrival time                         -66.810    
  -------------------------------------------------------------------
                         slack                                 -2.264    

Slack (VIOLATED) :        -2.264ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line224/g_rst_clkdiv_ctr_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        1.776ns  (logic 0.456ns (25.675%)  route 1.320ns (74.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.064ns = ( 65.064 - 62.000 ) 
    Source Clock Delay      (SCD):    3.159ns = ( 65.034 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.865    65.034    clk_master
    SLICE_X111Y54        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.456    65.490 r  g_rst_gen_reg/Q
                         net (fo=18, routed)          1.320    66.810    nolabel_line224/g_rst_clkdiv_ctr_reg[0]_0
    SLICE_X109Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459    63.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.762    65.064    nolabel_line224/adc_data_clk
    SLICE_X109Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.064    
                         clock uncertainty           -0.092    64.972    
    SLICE_X109Y54        FDRE (Setup_fdre_C_R)       -0.426    64.546    nolabel_line224/g_rst_clkdiv_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         64.546    
                         arrival time                         -66.810    
  -------------------------------------------------------------------
                         slack                                 -2.264    

Slack (VIOLATED) :        -2.264ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line224/g_rst_clkdiv_ctr_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        1.776ns  (logic 0.456ns (25.675%)  route 1.320ns (74.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.064ns = ( 65.064 - 62.000 ) 
    Source Clock Delay      (SCD):    3.159ns = ( 65.034 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.865    65.034    clk_master
    SLICE_X111Y54        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.456    65.490 r  g_rst_gen_reg/Q
                         net (fo=18, routed)          1.320    66.810    nolabel_line224/g_rst_clkdiv_ctr_reg[0]_0
    SLICE_X109Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459    63.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.762    65.064    nolabel_line224/adc_data_clk
    SLICE_X109Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.064    
                         clock uncertainty           -0.092    64.972    
    SLICE_X109Y54        FDRE (Setup_fdre_C_R)       -0.426    64.546    nolabel_line224/g_rst_clkdiv_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         64.546    
                         arrival time                         -66.810    
  -------------------------------------------------------------------
                         slack                                 -2.264    

Slack (VIOLATED) :        -2.045ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line224/g_rst_clkdiv_state_complete_reg/D
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.015ns  (logic 0.580ns (28.784%)  route 1.435ns (71.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.064ns = ( 65.064 - 62.000 ) 
    Source Clock Delay      (SCD):    3.159ns = ( 65.034 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.865    65.034    clk_master
    SLICE_X111Y54        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.456    65.490 f  g_rst_gen_reg/Q
                         net (fo=18, routed)          1.435    66.925    nolabel_line224/g_rst_clkdiv_ctr_reg[0]_0
    SLICE_X111Y53        LUT6 (Prop_lut6_I5_O)        0.124    67.049 r  nolabel_line224/g_rst_clkdiv_state_complete_i_1/O
                         net (fo=1, routed)           0.000    67.049    nolabel_line224/g_rst_clkdiv_state_complete_i_1_n_0
    SLICE_X111Y53        FDRE                                         r  nolabel_line224/g_rst_clkdiv_state_complete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459    63.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.762    65.064    nolabel_line224/adc_data_clk
    SLICE_X111Y53        FDRE                                         r  nolabel_line224/g_rst_clkdiv_state_complete_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    65.064    
                         clock uncertainty           -0.092    64.972    
    SLICE_X111Y53        FDRE (Setup_fdre_C_D)        0.032    65.004    nolabel_line224/g_rst_clkdiv_state_complete_reg
  -------------------------------------------------------------------
                         required time                         65.004    
                         arrival time                         -67.049    
  -------------------------------------------------------------------
                         slack                                 -2.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line224/g_ce_clkdiv_reg/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.690ns  (logic 0.141ns (20.432%)  route 0.549ns (79.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 91.473 - 90.000 ) 
    Source Clock Delay      (SCD):    0.972ns = ( 90.972 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.636    90.972    clk_master
    SLICE_X111Y54        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141    91.113 r  g_rst_gen_reg/Q
                         net (fo=18, routed)          0.549    91.662    nolabel_line224/g_rst_clkdiv_ctr_reg[0]_0
    SLICE_X113Y54        FDRE                                         r  nolabel_line224/g_ce_clkdiv_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311    90.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.300    91.473    nolabel_line224/adc_data_clk
    SLICE_X113Y54        FDRE                                         r  nolabel_line224/g_ce_clkdiv_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    91.473    
                         clock uncertainty            0.092    91.565    
    SLICE_X113Y54        FDRE (Hold_fdre_C_R)        -0.011    91.554    nolabel_line224/g_ce_clkdiv_reg
  -------------------------------------------------------------------
                         required time                        -91.554    
                         arrival time                          91.662    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line224/g_rst_clkdiv_ctr_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.690ns  (logic 0.141ns (20.432%)  route 0.549ns (79.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 91.473 - 90.000 ) 
    Source Clock Delay      (SCD):    0.972ns = ( 90.972 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.636    90.972    clk_master
    SLICE_X111Y54        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141    91.113 r  g_rst_gen_reg/Q
                         net (fo=18, routed)          0.549    91.662    nolabel_line224/g_rst_clkdiv_ctr_reg[0]_0
    SLICE_X113Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311    90.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.300    91.473    nolabel_line224/adc_data_clk
    SLICE_X113Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.473    
                         clock uncertainty            0.092    91.565    
    SLICE_X113Y54        FDRE (Hold_fdre_C_R)        -0.011    91.554    nolabel_line224/g_rst_clkdiv_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                        -91.554    
                         arrival time                          91.662    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line224/g_rst_clkdiv_ctr_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.690ns  (logic 0.141ns (20.432%)  route 0.549ns (79.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 91.473 - 90.000 ) 
    Source Clock Delay      (SCD):    0.972ns = ( 90.972 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.636    90.972    clk_master
    SLICE_X111Y54        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141    91.113 r  g_rst_gen_reg/Q
                         net (fo=18, routed)          0.549    91.662    nolabel_line224/g_rst_clkdiv_ctr_reg[0]_0
    SLICE_X113Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311    90.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.300    91.473    nolabel_line224/adc_data_clk
    SLICE_X113Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.473    
                         clock uncertainty            0.092    91.565    
    SLICE_X113Y54        FDRE (Hold_fdre_C_R)        -0.011    91.554    nolabel_line224/g_rst_clkdiv_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                        -91.554    
                         arrival time                          91.662    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line224/g_rst_clkdiv_ctr_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.690ns  (logic 0.141ns (20.432%)  route 0.549ns (79.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 91.473 - 90.000 ) 
    Source Clock Delay      (SCD):    0.972ns = ( 90.972 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.636    90.972    clk_master
    SLICE_X111Y54        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141    91.113 r  g_rst_gen_reg/Q
                         net (fo=18, routed)          0.549    91.662    nolabel_line224/g_rst_clkdiv_ctr_reg[0]_0
    SLICE_X113Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311    90.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.300    91.473    nolabel_line224/adc_data_clk
    SLICE_X113Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.473    
                         clock uncertainty            0.092    91.565    
    SLICE_X113Y54        FDRE (Hold_fdre_C_R)        -0.011    91.554    nolabel_line224/g_rst_clkdiv_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                        -91.554    
                         arrival time                          91.662    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line224/g_rst_clkdiv_ctr_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.690ns  (logic 0.141ns (20.432%)  route 0.549ns (79.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 91.473 - 90.000 ) 
    Source Clock Delay      (SCD):    0.972ns = ( 90.972 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.636    90.972    clk_master
    SLICE_X111Y54        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141    91.113 r  g_rst_gen_reg/Q
                         net (fo=18, routed)          0.549    91.662    nolabel_line224/g_rst_clkdiv_ctr_reg[0]_0
    SLICE_X113Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311    90.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.300    91.473    nolabel_line224/adc_data_clk
    SLICE_X113Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.473    
                         clock uncertainty            0.092    91.565    
    SLICE_X113Y54        FDRE (Hold_fdre_C_R)        -0.011    91.554    nolabel_line224/g_rst_clkdiv_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                        -91.554    
                         arrival time                          91.662    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line224/g_rst_clkdiv_ctr_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.690ns  (logic 0.141ns (20.432%)  route 0.549ns (79.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 91.473 - 90.000 ) 
    Source Clock Delay      (SCD):    0.972ns = ( 90.972 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.636    90.972    clk_master
    SLICE_X111Y54        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141    91.113 r  g_rst_gen_reg/Q
                         net (fo=18, routed)          0.549    91.662    nolabel_line224/g_rst_clkdiv_ctr_reg[0]_0
    SLICE_X113Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311    90.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.300    91.473    nolabel_line224/adc_data_clk
    SLICE_X113Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.473    
                         clock uncertainty            0.092    91.565    
    SLICE_X113Y54        FDRE (Hold_fdre_C_R)        -0.011    91.554    nolabel_line224/g_rst_clkdiv_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                        -91.554    
                         arrival time                          91.662    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line224/g_rst_clkdiv_reg/D
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.895ns  (logic 0.186ns (20.776%)  route 0.709ns (79.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 91.474 - 90.000 ) 
    Source Clock Delay      (SCD):    0.972ns = ( 90.972 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.636    90.972    clk_master
    SLICE_X111Y54        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141    91.113 r  g_rst_gen_reg/Q
                         net (fo=18, routed)          0.709    91.822    nolabel_line224/g_rst_clkdiv_ctr_reg[0]_0
    SLICE_X109Y52        LUT6 (Prop_lut6_I5_O)        0.045    91.867 r  nolabel_line224/g_rst_clkdiv_i_1/O
                         net (fo=1, routed)           0.000    91.867    nolabel_line224/g_rst_clkdiv_i_1_n_0
    SLICE_X109Y52        FDRE                                         r  nolabel_line224/g_rst_clkdiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311    90.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.301    91.474    nolabel_line224/adc_data_clk
    SLICE_X109Y52        FDRE                                         r  nolabel_line224/g_rst_clkdiv_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    91.474    
                         clock uncertainty            0.092    91.566    
    SLICE_X109Y52        FDRE (Hold_fdre_C_D)         0.099    91.665    nolabel_line224/g_rst_clkdiv_reg
  -------------------------------------------------------------------
                         required time                        -91.665    
                         arrival time                          91.867    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line224/g_rst_clkdiv_state_complete_reg/D
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.895ns  (logic 0.186ns (20.782%)  route 0.709ns (79.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 91.473 - 90.000 ) 
    Source Clock Delay      (SCD):    0.972ns = ( 90.972 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.636    90.972    clk_master
    SLICE_X111Y54        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141    91.113 f  g_rst_gen_reg/Q
                         net (fo=18, routed)          0.709    91.822    nolabel_line224/g_rst_clkdiv_ctr_reg[0]_0
    SLICE_X111Y53        LUT6 (Prop_lut6_I5_O)        0.045    91.867 r  nolabel_line224/g_rst_clkdiv_state_complete_i_1/O
                         net (fo=1, routed)           0.000    91.867    nolabel_line224/g_rst_clkdiv_state_complete_i_1_n_0
    SLICE_X111Y53        FDRE                                         r  nolabel_line224/g_rst_clkdiv_state_complete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311    90.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.300    91.473    nolabel_line224/adc_data_clk
    SLICE_X111Y53        FDRE                                         r  nolabel_line224/g_rst_clkdiv_state_complete_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    91.473    
                         clock uncertainty            0.092    91.565    
    SLICE_X111Y53        FDRE (Hold_fdre_C_D)         0.098    91.663    nolabel_line224/g_rst_clkdiv_state_complete_reg
  -------------------------------------------------------------------
                         required time                        -91.663    
                         arrival time                          91.867    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line224/g_rst_clkdiv_ctr_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.803ns  (logic 0.141ns (17.558%)  route 0.662ns (82.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 91.473 - 90.000 ) 
    Source Clock Delay      (SCD):    0.972ns = ( 90.972 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.636    90.972    clk_master
    SLICE_X111Y54        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141    91.113 r  g_rst_gen_reg/Q
                         net (fo=18, routed)          0.662    91.775    nolabel_line224/g_rst_clkdiv_ctr_reg[0]_0
    SLICE_X109Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311    90.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.300    91.473    nolabel_line224/adc_data_clk
    SLICE_X109Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.473    
                         clock uncertainty            0.092    91.565    
    SLICE_X109Y54        FDRE (Hold_fdre_C_R)        -0.011    91.554    nolabel_line224/g_rst_clkdiv_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                        -91.554    
                         arrival time                          91.775    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line224/g_rst_clkdiv_ctr_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.803ns  (logic 0.141ns (17.558%)  route 0.662ns (82.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 91.473 - 90.000 ) 
    Source Clock Delay      (SCD):    0.972ns = ( 90.972 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.636    90.972    clk_master
    SLICE_X111Y54        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141    91.113 r  g_rst_gen_reg/Q
                         net (fo=18, routed)          0.662    91.775    nolabel_line224/g_rst_clkdiv_ctr_reg[0]_0
    SLICE_X109Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311    90.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.300    91.473    nolabel_line224/adc_data_clk
    SLICE_X109Y54        FDRE                                         r  nolabel_line224/g_rst_clkdiv_ctr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.473    
                         clock uncertainty            0.092    91.565    
    SLICE_X109Y54        FDRE (Hold_fdre_C_R)        -0.011    91.554    nolabel_line224/g_rst_clkdiv_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                        -91.554    
                         arrival time                          91.775    
  -------------------------------------------------------------------
                         slack                                  0.221    





---------------------------------------------------------------------------------------------------
From Clock:  adc_data_clk
  To Clock:  clk_fpga_0

Setup :           57  Failing Endpoints,  Worst Slack       -4.406ns,  Total Violation     -224.201ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.476ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.406ns  (required time - arrival time)
  Source:                 nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.063ns  (clk_fpga_0 fall@104.063ns - adc_data_clk rise@104.000ns)
  Data Path Delay:        3.397ns  (logic 1.149ns (33.822%)  route 2.248ns (66.178%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 106.926 - 104.063 ) 
    Source Clock Delay      (SCD):    3.324ns = ( 107.324 - 104.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                    104.000   104.000 r  
    U18                                               0.000   104.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   104.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967   104.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510   105.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032   106.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.815   107.324    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_1
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653   107.977 r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/Q1
                         net (fo=1, routed)           1.052   109.029    nolabel_line224/asi2_mod_inst0/oq_data_raw[7]
    SLICE_X113Y56        LUT4 (Prop_lut4_I2_O)        0.124   109.153 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_5/O
                         net (fo=2, routed)           0.164   109.317    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_5_n_0
    SLICE_X113Y56        LUT5 (Prop_lut5_I4_O)        0.124   109.441 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3/O
                         net (fo=16, routed)          0.368   109.809    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_n_0
    SLICE_X110Y56        LUT5 (Prop_lut5_I4_O)        0.124   109.933 r  nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_2/O
                         net (fo=11, routed)          0.318   110.251    nolabel_line224/asi2_mod_inst0/train_escape_counter
    SLICE_X112Y56        LUT6 (Prop_lut6_I0_O)        0.124   110.375 r  nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_1/O
                         net (fo=10, routed)          0.347   110.722    nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_1_n_0
    SLICE_X112Y57        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    104.063   104.063 f  
    PS7_X0Y0             PS7                          0.000   104.063 f  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   105.151    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   105.242 f  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.685   106.926    nolabel_line224/asi2_mod_inst0/FCLK_CLK0
    SLICE_X112Y57        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   106.926    
                         clock uncertainty           -0.092   106.835    
    SLICE_X112Y57        FDRE (Setup_fdre_C_R)       -0.519   106.316    nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[3]
  -------------------------------------------------------------------
                         required time                        106.316    
                         arrival time                        -110.722    
  -------------------------------------------------------------------
                         slack                                 -4.406    

Slack (VIOLATED) :        -4.406ns  (required time - arrival time)
  Source:                 nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.063ns  (clk_fpga_0 fall@104.063ns - adc_data_clk rise@104.000ns)
  Data Path Delay:        3.397ns  (logic 1.149ns (33.822%)  route 2.248ns (66.178%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 106.926 - 104.063 ) 
    Source Clock Delay      (SCD):    3.324ns = ( 107.324 - 104.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                    104.000   104.000 r  
    U18                                               0.000   104.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   104.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967   104.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510   105.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032   106.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.815   107.324    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_1
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653   107.977 r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/Q1
                         net (fo=1, routed)           1.052   109.029    nolabel_line224/asi2_mod_inst0/oq_data_raw[7]
    SLICE_X113Y56        LUT4 (Prop_lut4_I2_O)        0.124   109.153 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_5/O
                         net (fo=2, routed)           0.164   109.317    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_5_n_0
    SLICE_X113Y56        LUT5 (Prop_lut5_I4_O)        0.124   109.441 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3/O
                         net (fo=16, routed)          0.368   109.809    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_n_0
    SLICE_X110Y56        LUT5 (Prop_lut5_I4_O)        0.124   109.933 r  nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_2/O
                         net (fo=11, routed)          0.318   110.251    nolabel_line224/asi2_mod_inst0/train_escape_counter
    SLICE_X112Y56        LUT6 (Prop_lut6_I0_O)        0.124   110.375 r  nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_1/O
                         net (fo=10, routed)          0.347   110.722    nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_1_n_0
    SLICE_X112Y57        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    104.063   104.063 f  
    PS7_X0Y0             PS7                          0.000   104.063 f  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   105.151    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   105.242 f  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.685   106.926    nolabel_line224/asi2_mod_inst0/FCLK_CLK0
    SLICE_X112Y57        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   106.926    
                         clock uncertainty           -0.092   106.835    
    SLICE_X112Y57        FDRE (Setup_fdre_C_R)       -0.519   106.316    nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[4]
  -------------------------------------------------------------------
                         required time                        106.316    
                         arrival time                        -110.722    
  -------------------------------------------------------------------
                         slack                                 -4.406    

Slack (VIOLATED) :        -4.406ns  (required time - arrival time)
  Source:                 nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.063ns  (clk_fpga_0 fall@104.063ns - adc_data_clk rise@104.000ns)
  Data Path Delay:        3.397ns  (logic 1.149ns (33.822%)  route 2.248ns (66.178%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 106.926 - 104.063 ) 
    Source Clock Delay      (SCD):    3.324ns = ( 107.324 - 104.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                    104.000   104.000 r  
    U18                                               0.000   104.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   104.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967   104.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510   105.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032   106.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.815   107.324    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_1
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653   107.977 r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/Q1
                         net (fo=1, routed)           1.052   109.029    nolabel_line224/asi2_mod_inst0/oq_data_raw[7]
    SLICE_X113Y56        LUT4 (Prop_lut4_I2_O)        0.124   109.153 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_5/O
                         net (fo=2, routed)           0.164   109.317    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_5_n_0
    SLICE_X113Y56        LUT5 (Prop_lut5_I4_O)        0.124   109.441 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3/O
                         net (fo=16, routed)          0.368   109.809    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_n_0
    SLICE_X110Y56        LUT5 (Prop_lut5_I4_O)        0.124   109.933 r  nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_2/O
                         net (fo=11, routed)          0.318   110.251    nolabel_line224/asi2_mod_inst0/train_escape_counter
    SLICE_X112Y56        LUT6 (Prop_lut6_I0_O)        0.124   110.375 r  nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_1/O
                         net (fo=10, routed)          0.347   110.722    nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_1_n_0
    SLICE_X112Y57        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    104.063   104.063 f  
    PS7_X0Y0             PS7                          0.000   104.063 f  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   105.151    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   105.242 f  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.685   106.926    nolabel_line224/asi2_mod_inst0/FCLK_CLK0
    SLICE_X112Y57        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000   106.926    
                         clock uncertainty           -0.092   106.835    
    SLICE_X112Y57        FDRE (Setup_fdre_C_R)       -0.519   106.316    nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[5]
  -------------------------------------------------------------------
                         required time                        106.316    
                         arrival time                        -110.722    
  -------------------------------------------------------------------
                         slack                                 -4.406    

Slack (VIOLATED) :        -4.313ns  (required time - arrival time)
  Source:                 nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.063ns  (clk_fpga_0 fall@104.063ns - adc_data_clk rise@104.000ns)
  Data Path Delay:        3.397ns  (logic 1.149ns (33.822%)  route 2.248ns (66.178%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 106.926 - 104.063 ) 
    Source Clock Delay      (SCD):    3.324ns = ( 107.324 - 104.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                    104.000   104.000 r  
    U18                                               0.000   104.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   104.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967   104.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510   105.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032   106.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.815   107.324    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_1
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653   107.977 r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/Q1
                         net (fo=1, routed)           1.052   109.029    nolabel_line224/asi2_mod_inst0/oq_data_raw[7]
    SLICE_X113Y56        LUT4 (Prop_lut4_I2_O)        0.124   109.153 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_5/O
                         net (fo=2, routed)           0.164   109.317    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_5_n_0
    SLICE_X113Y56        LUT5 (Prop_lut5_I4_O)        0.124   109.441 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3/O
                         net (fo=16, routed)          0.368   109.809    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_n_0
    SLICE_X110Y56        LUT5 (Prop_lut5_I4_O)        0.124   109.933 r  nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_2/O
                         net (fo=11, routed)          0.318   110.251    nolabel_line224/asi2_mod_inst0/train_escape_counter
    SLICE_X112Y56        LUT6 (Prop_lut6_I0_O)        0.124   110.375 r  nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_1/O
                         net (fo=10, routed)          0.347   110.722    nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_1_n_0
    SLICE_X113Y57        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    104.063   104.063 f  
    PS7_X0Y0             PS7                          0.000   104.063 f  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   105.151    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   105.242 f  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.685   106.926    nolabel_line224/asi2_mod_inst0/FCLK_CLK0
    SLICE_X113Y57        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000   106.926    
                         clock uncertainty           -0.092   106.835    
    SLICE_X113Y57        FDRE (Setup_fdre_C_R)       -0.426   106.409    nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[10]
  -------------------------------------------------------------------
                         required time                        106.409    
                         arrival time                        -110.722    
  -------------------------------------------------------------------
                         slack                                 -4.313    

Slack (VIOLATED) :        -4.313ns  (required time - arrival time)
  Source:                 nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.063ns  (clk_fpga_0 fall@104.063ns - adc_data_clk rise@104.000ns)
  Data Path Delay:        3.397ns  (logic 1.149ns (33.822%)  route 2.248ns (66.178%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 106.926 - 104.063 ) 
    Source Clock Delay      (SCD):    3.324ns = ( 107.324 - 104.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                    104.000   104.000 r  
    U18                                               0.000   104.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   104.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967   104.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510   105.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032   106.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.815   107.324    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_1
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653   107.977 r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/Q1
                         net (fo=1, routed)           1.052   109.029    nolabel_line224/asi2_mod_inst0/oq_data_raw[7]
    SLICE_X113Y56        LUT4 (Prop_lut4_I2_O)        0.124   109.153 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_5/O
                         net (fo=2, routed)           0.164   109.317    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_5_n_0
    SLICE_X113Y56        LUT5 (Prop_lut5_I4_O)        0.124   109.441 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3/O
                         net (fo=16, routed)          0.368   109.809    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_n_0
    SLICE_X110Y56        LUT5 (Prop_lut5_I4_O)        0.124   109.933 r  nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_2/O
                         net (fo=11, routed)          0.318   110.251    nolabel_line224/asi2_mod_inst0/train_escape_counter
    SLICE_X112Y56        LUT6 (Prop_lut6_I0_O)        0.124   110.375 r  nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_1/O
                         net (fo=10, routed)          0.347   110.722    nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_1_n_0
    SLICE_X113Y57        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    104.063   104.063 f  
    PS7_X0Y0             PS7                          0.000   104.063 f  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   105.151    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   105.242 f  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.685   106.926    nolabel_line224/asi2_mod_inst0/FCLK_CLK0
    SLICE_X113Y57        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   106.926    
                         clock uncertainty           -0.092   106.835    
    SLICE_X113Y57        FDRE (Setup_fdre_C_R)       -0.426   106.409    nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[1]
  -------------------------------------------------------------------
                         required time                        106.409    
                         arrival time                        -110.722    
  -------------------------------------------------------------------
                         slack                                 -4.313    

Slack (VIOLATED) :        -4.313ns  (required time - arrival time)
  Source:                 nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.063ns  (clk_fpga_0 fall@104.063ns - adc_data_clk rise@104.000ns)
  Data Path Delay:        3.397ns  (logic 1.149ns (33.822%)  route 2.248ns (66.178%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 106.926 - 104.063 ) 
    Source Clock Delay      (SCD):    3.324ns = ( 107.324 - 104.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                    104.000   104.000 r  
    U18                                               0.000   104.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   104.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967   104.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510   105.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032   106.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.815   107.324    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_1
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653   107.977 r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/Q1
                         net (fo=1, routed)           1.052   109.029    nolabel_line224/asi2_mod_inst0/oq_data_raw[7]
    SLICE_X113Y56        LUT4 (Prop_lut4_I2_O)        0.124   109.153 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_5/O
                         net (fo=2, routed)           0.164   109.317    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_5_n_0
    SLICE_X113Y56        LUT5 (Prop_lut5_I4_O)        0.124   109.441 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3/O
                         net (fo=16, routed)          0.368   109.809    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_n_0
    SLICE_X110Y56        LUT5 (Prop_lut5_I4_O)        0.124   109.933 r  nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_2/O
                         net (fo=11, routed)          0.318   110.251    nolabel_line224/asi2_mod_inst0/train_escape_counter
    SLICE_X112Y56        LUT6 (Prop_lut6_I0_O)        0.124   110.375 r  nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_1/O
                         net (fo=10, routed)          0.347   110.722    nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_1_n_0
    SLICE_X113Y57        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    104.063   104.063 f  
    PS7_X0Y0             PS7                          0.000   104.063 f  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   105.151    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   105.242 f  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.685   106.926    nolabel_line224/asi2_mod_inst0/FCLK_CLK0
    SLICE_X113Y57        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   106.926    
                         clock uncertainty           -0.092   106.835    
    SLICE_X113Y57        FDRE (Setup_fdre_C_R)       -0.426   106.409    nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[2]
  -------------------------------------------------------------------
                         required time                        106.409    
                         arrival time                        -110.722    
  -------------------------------------------------------------------
                         slack                                 -4.313    

Slack (VIOLATED) :        -4.313ns  (required time - arrival time)
  Source:                 nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.063ns  (clk_fpga_0 fall@104.063ns - adc_data_clk rise@104.000ns)
  Data Path Delay:        3.397ns  (logic 1.149ns (33.822%)  route 2.248ns (66.178%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 106.926 - 104.063 ) 
    Source Clock Delay      (SCD):    3.324ns = ( 107.324 - 104.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                    104.000   104.000 r  
    U18                                               0.000   104.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   104.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967   104.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510   105.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032   106.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.815   107.324    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_1
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653   107.977 r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/Q1
                         net (fo=1, routed)           1.052   109.029    nolabel_line224/asi2_mod_inst0/oq_data_raw[7]
    SLICE_X113Y56        LUT4 (Prop_lut4_I2_O)        0.124   109.153 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_5/O
                         net (fo=2, routed)           0.164   109.317    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_5_n_0
    SLICE_X113Y56        LUT5 (Prop_lut5_I4_O)        0.124   109.441 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3/O
                         net (fo=16, routed)          0.368   109.809    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_n_0
    SLICE_X110Y56        LUT5 (Prop_lut5_I4_O)        0.124   109.933 r  nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_2/O
                         net (fo=11, routed)          0.318   110.251    nolabel_line224/asi2_mod_inst0/train_escape_counter
    SLICE_X112Y56        LUT6 (Prop_lut6_I0_O)        0.124   110.375 r  nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_1/O
                         net (fo=10, routed)          0.347   110.722    nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_1_n_0
    SLICE_X113Y57        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    104.063   104.063 f  
    PS7_X0Y0             PS7                          0.000   104.063 f  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   105.151    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   105.242 f  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.685   106.926    nolabel_line224/asi2_mod_inst0/FCLK_CLK0
    SLICE_X113Y57        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000   106.926    
                         clock uncertainty           -0.092   106.835    
    SLICE_X113Y57        FDRE (Setup_fdre_C_R)       -0.426   106.409    nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[6]
  -------------------------------------------------------------------
                         required time                        106.409    
                         arrival time                        -110.722    
  -------------------------------------------------------------------
                         slack                                 -4.313    

Slack (VIOLATED) :        -4.313ns  (required time - arrival time)
  Source:                 nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.063ns  (clk_fpga_0 fall@104.063ns - adc_data_clk rise@104.000ns)
  Data Path Delay:        3.397ns  (logic 1.149ns (33.822%)  route 2.248ns (66.178%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 106.926 - 104.063 ) 
    Source Clock Delay      (SCD):    3.324ns = ( 107.324 - 104.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                    104.000   104.000 r  
    U18                                               0.000   104.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   104.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967   104.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510   105.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032   106.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.815   107.324    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_1
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653   107.977 r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/Q1
                         net (fo=1, routed)           1.052   109.029    nolabel_line224/asi2_mod_inst0/oq_data_raw[7]
    SLICE_X113Y56        LUT4 (Prop_lut4_I2_O)        0.124   109.153 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_5/O
                         net (fo=2, routed)           0.164   109.317    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_5_n_0
    SLICE_X113Y56        LUT5 (Prop_lut5_I4_O)        0.124   109.441 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3/O
                         net (fo=16, routed)          0.368   109.809    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_n_0
    SLICE_X110Y56        LUT5 (Prop_lut5_I4_O)        0.124   109.933 r  nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_2/O
                         net (fo=11, routed)          0.318   110.251    nolabel_line224/asi2_mod_inst0/train_escape_counter
    SLICE_X112Y56        LUT6 (Prop_lut6_I0_O)        0.124   110.375 r  nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_1/O
                         net (fo=10, routed)          0.347   110.722    nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_1_n_0
    SLICE_X113Y57        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    104.063   104.063 f  
    PS7_X0Y0             PS7                          0.000   104.063 f  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   105.151    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   105.242 f  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.685   106.926    nolabel_line224/asi2_mod_inst0/FCLK_CLK0
    SLICE_X113Y57        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   106.926    
                         clock uncertainty           -0.092   106.835    
    SLICE_X113Y57        FDRE (Setup_fdre_C_R)       -0.426   106.409    nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[7]
  -------------------------------------------------------------------
                         required time                        106.409    
                         arrival time                        -110.722    
  -------------------------------------------------------------------
                         slack                                 -4.313    

Slack (VIOLATED) :        -4.313ns  (required time - arrival time)
  Source:                 nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.063ns  (clk_fpga_0 fall@104.063ns - adc_data_clk rise@104.000ns)
  Data Path Delay:        3.397ns  (logic 1.149ns (33.822%)  route 2.248ns (66.178%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 106.926 - 104.063 ) 
    Source Clock Delay      (SCD):    3.324ns = ( 107.324 - 104.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                    104.000   104.000 r  
    U18                                               0.000   104.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   104.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967   104.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510   105.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032   106.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.815   107.324    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_1
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653   107.977 r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/Q1
                         net (fo=1, routed)           1.052   109.029    nolabel_line224/asi2_mod_inst0/oq_data_raw[7]
    SLICE_X113Y56        LUT4 (Prop_lut4_I2_O)        0.124   109.153 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_5/O
                         net (fo=2, routed)           0.164   109.317    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_5_n_0
    SLICE_X113Y56        LUT5 (Prop_lut5_I4_O)        0.124   109.441 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3/O
                         net (fo=16, routed)          0.368   109.809    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_n_0
    SLICE_X110Y56        LUT5 (Prop_lut5_I4_O)        0.124   109.933 r  nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_2/O
                         net (fo=11, routed)          0.318   110.251    nolabel_line224/asi2_mod_inst0/train_escape_counter
    SLICE_X112Y56        LUT6 (Prop_lut6_I0_O)        0.124   110.375 r  nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_1/O
                         net (fo=10, routed)          0.347   110.722    nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_1_n_0
    SLICE_X113Y57        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    104.063   104.063 f  
    PS7_X0Y0             PS7                          0.000   104.063 f  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   105.151    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   105.242 f  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.685   106.926    nolabel_line224/asi2_mod_inst0/FCLK_CLK0
    SLICE_X113Y57        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000   106.926    
                         clock uncertainty           -0.092   106.835    
    SLICE_X113Y57        FDRE (Setup_fdre_C_R)       -0.426   106.409    nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[8]
  -------------------------------------------------------------------
                         required time                        106.409    
                         arrival time                        -110.722    
  -------------------------------------------------------------------
                         slack                                 -4.313    

Slack (VIOLATED) :        -4.313ns  (required time - arrival time)
  Source:                 nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.063ns  (clk_fpga_0 fall@104.063ns - adc_data_clk rise@104.000ns)
  Data Path Delay:        3.397ns  (logic 1.149ns (33.822%)  route 2.248ns (66.178%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 106.926 - 104.063 ) 
    Source Clock Delay      (SCD):    3.324ns = ( 107.324 - 104.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                    104.000   104.000 r  
    U18                                               0.000   104.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   104.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967   104.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510   105.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032   106.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.815   107.324    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_1
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653   107.977 r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/Q1
                         net (fo=1, routed)           1.052   109.029    nolabel_line224/asi2_mod_inst0/oq_data_raw[7]
    SLICE_X113Y56        LUT4 (Prop_lut4_I2_O)        0.124   109.153 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_5/O
                         net (fo=2, routed)           0.164   109.317    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_5_n_0
    SLICE_X113Y56        LUT5 (Prop_lut5_I4_O)        0.124   109.441 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3/O
                         net (fo=16, routed)          0.368   109.809    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_n_0
    SLICE_X110Y56        LUT5 (Prop_lut5_I4_O)        0.124   109.933 r  nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_2/O
                         net (fo=11, routed)          0.318   110.251    nolabel_line224/asi2_mod_inst0/train_escape_counter
    SLICE_X112Y56        LUT6 (Prop_lut6_I0_O)        0.124   110.375 r  nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_1/O
                         net (fo=10, routed)          0.347   110.722    nolabel_line224/asi2_mod_inst0/train_escape_counter[10]_i_1_n_0
    SLICE_X113Y57        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    104.063   104.063 f  
    PS7_X0Y0             PS7                          0.000   104.063 f  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   105.151    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   105.242 f  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.685   106.926    nolabel_line224/asi2_mod_inst0/FCLK_CLK0
    SLICE_X113Y57        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000   106.926    
                         clock uncertainty           -0.092   106.835    
    SLICE_X113Y57        FDRE (Setup_fdre_C_R)       -0.426   106.409    nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[9]
  -------------------------------------------------------------------
                         required time                        106.409    
                         arrival time                        -110.722    
  -------------------------------------------------------------------
                         slack                                 -4.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line224/asi2_mod_inst0/train_output_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.062ns  (clk_fpga_0 fall@75.938ns - adc_data_clk rise@76.000ns)
  Data Path Delay:        0.770ns  (logic 0.267ns (34.656%)  route 0.503ns (65.344%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 77.212 - 75.938 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 77.133 - 76.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     76.000    76.000 r  
    U18                                               0.000    76.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    76.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395    76.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206    76.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271    76.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.261    77.133    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_1
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177    77.310 f  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/Q8
                         net (fo=2, routed)           0.339    77.649    nolabel_line224/asi2_mod_inst0/oq_data_raw[0]
    SLICE_X113Y56        LUT5 (Prop_lut5_I2_O)        0.045    77.694 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3/O
                         net (fo=16, routed)          0.164    77.858    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_n_0
    SLICE_X112Y56        LUT6 (Prop_lut6_I3_O)        0.045    77.903 r  nolabel_line224/asi2_mod_inst0/train_output[5]_i_2/O
                         net (fo=1, routed)           0.000    77.903    nolabel_line224/asi2_mod_inst0/I427[5]
    SLICE_X112Y56        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     75.938    75.938 f  
    PS7_X0Y0             PS7                          0.000    75.938 f  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    76.274    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    76.303 f  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.908    77.211    nolabel_line224/asi2_mod_inst0/FCLK_CLK0
    SLICE_X112Y56        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_output_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    77.211    
                         clock uncertainty            0.092    77.303    
    SLICE_X112Y56        FDRE (Hold_fdre_C_D)         0.124    77.427    nolabel_line224/asi2_mod_inst0/train_output_reg[5]
  -------------------------------------------------------------------
                         required time                        -77.427    
                         arrival time                          77.903    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.062ns  (clk_fpga_0 fall@75.938ns - adc_data_clk rise@76.000ns)
  Data Path Delay:        0.791ns  (logic 0.267ns (33.744%)  route 0.524ns (66.256%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 77.212 - 75.938 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 77.133 - 76.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     76.000    76.000 r  
    U18                                               0.000    76.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    76.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395    76.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206    76.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271    76.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.261    77.133    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_1
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177    77.310 f  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/Q8
                         net (fo=2, routed)           0.339    77.649    nolabel_line224/asi2_mod_inst0/oq_data_raw[0]
    SLICE_X113Y56        LUT5 (Prop_lut5_I2_O)        0.045    77.694 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3/O
                         net (fo=16, routed)          0.185    77.879    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_n_0
    SLICE_X110Y55        LUT6 (Prop_lut6_I4_O)        0.045    77.924 r  nolabel_line224/asi2_mod_inst0/train_escape_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    77.924    nolabel_line224/asi2_mod_inst0/train_escape_counter[0]_i_1_n_0
    SLICE_X110Y55        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     75.938    75.938 f  
    PS7_X0Y0             PS7                          0.000    75.938 f  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    76.274    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    76.303 f  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.908    77.211    nolabel_line224/asi2_mod_inst0/FCLK_CLK0
    SLICE_X110Y55        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    77.211    
                         clock uncertainty            0.092    77.303    
    SLICE_X110Y55        FDRE (Hold_fdre_C_D)         0.099    77.402    nolabel_line224/asi2_mod_inst0/train_escape_counter_reg[0]
  -------------------------------------------------------------------
                         required time                        -77.402    
                         arrival time                          77.924    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line224/asi2_mod_inst0/train_counter_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.062ns  (clk_fpga_0 fall@75.938ns - adc_data_clk rise@76.000ns)
  Data Path Delay:        0.792ns  (logic 0.267ns (33.695%)  route 0.525ns (66.305%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 77.212 - 75.938 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 77.133 - 76.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     76.000    76.000 r  
    U18                                               0.000    76.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    76.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395    76.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206    76.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271    76.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.261    77.133    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_1
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177    77.310 r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/Q8
                         net (fo=2, routed)           0.339    77.649    nolabel_line224/asi2_mod_inst0/oq_data_raw[0]
    SLICE_X113Y56        LUT5 (Prop_lut5_I2_O)        0.045    77.694 f  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3/O
                         net (fo=16, routed)          0.186    77.880    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_n_0
    SLICE_X110Y55        LUT5 (Prop_lut5_I0_O)        0.045    77.925 r  nolabel_line224/asi2_mod_inst0/train_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    77.925    nolabel_line224/asi2_mod_inst0/train_counter[0]_i_1_n_0
    SLICE_X110Y55        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     75.938    75.938 f  
    PS7_X0Y0             PS7                          0.000    75.938 f  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    76.274    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    76.303 f  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.908    77.211    nolabel_line224/asi2_mod_inst0/FCLK_CLK0
    SLICE_X110Y55        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    77.211    
                         clock uncertainty            0.092    77.303    
    SLICE_X110Y55        FDRE (Hold_fdre_C_D)         0.099    77.402    nolabel_line224/asi2_mod_inst0/train_counter_reg[0]
  -------------------------------------------------------------------
                         required time                        -77.402    
                         arrival time                          77.925    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line224/asi2_mod_inst0/train_output_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.062ns  (clk_fpga_0 fall@75.938ns - adc_data_clk rise@76.000ns)
  Data Path Delay:        0.878ns  (logic 0.312ns (35.522%)  route 0.566ns (64.478%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 77.212 - 75.938 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 77.133 - 76.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     76.000    76.000 r  
    U18                                               0.000    76.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    76.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395    76.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206    76.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271    76.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.261    77.133    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_1
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177    77.310 f  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/Q8
                         net (fo=2, routed)           0.339    77.649    nolabel_line224/asi2_mod_inst0/oq_data_raw[0]
    SLICE_X113Y56        LUT5 (Prop_lut5_I2_O)        0.045    77.694 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3/O
                         net (fo=16, routed)          0.176    77.870    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_n_0
    SLICE_X111Y55        LUT5 (Prop_lut5_I1_O)        0.045    77.915 r  nolabel_line224/asi2_mod_inst0/train_output[0]_i_2/O
                         net (fo=1, routed)           0.051    77.966    nolabel_line224/asi2_mod_inst0/train_output[0]_i_2_n_0
    SLICE_X111Y55        LUT5 (Prop_lut5_I4_O)        0.045    78.011 r  nolabel_line224/asi2_mod_inst0/train_output[0]_i_1/O
                         net (fo=1, routed)           0.000    78.011    nolabel_line224/asi2_mod_inst0/I427[0]
    SLICE_X111Y55        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     75.938    75.938 f  
    PS7_X0Y0             PS7                          0.000    75.938 f  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    76.274    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    76.303 f  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.908    77.211    nolabel_line224/asi2_mod_inst0/FCLK_CLK0
    SLICE_X111Y55        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_output_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    77.211    
                         clock uncertainty            0.092    77.303    
    SLICE_X111Y55        FDRE (Hold_fdre_C_D)         0.098    77.401    nolabel_line224/asi2_mod_inst0/train_output_reg[0]
  -------------------------------------------------------------------
                         required time                        -77.401    
                         arrival time                          78.011    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.062ns  (clk_fpga_0 fall@75.938ns - adc_data_clk rise@76.000ns)
  Data Path Delay:        0.923ns  (logic 0.267ns (28.919%)  route 0.656ns (71.081%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 77.208 - 75.938 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 77.133 - 76.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     76.000    76.000 r  
    U18                                               0.000    76.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    76.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395    76.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206    76.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271    76.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.261    77.133    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_1
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177    77.310 f  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/Q8
                         net (fo=2, routed)           0.339    77.649    nolabel_line224/asi2_mod_inst0/oq_data_raw[0]
    SLICE_X113Y56        LUT5 (Prop_lut5_I2_O)        0.045    77.694 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3/O
                         net (fo=16, routed)          0.317    78.011    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_n_0
    SLICE_X107Y55        LUT6 (Prop_lut6_I4_O)        0.045    78.056 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_1/O
                         net (fo=1, routed)           0.000    78.056    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_1_n_0
    SLICE_X107Y55        FDRE                                         r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     75.938    75.938 f  
    PS7_X0Y0             PS7                          0.000    75.938 f  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    76.274    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    76.303 f  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.905    77.208    nolabel_line224/asi2_mod_inst0/FCLK_CLK0
    SLICE_X107Y55        FDRE                                         r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    77.208    
                         clock uncertainty            0.092    77.300    
    SLICE_X107Y55        FDRE (Hold_fdre_C_D)         0.099    77.399    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state_reg[1]
  -------------------------------------------------------------------
                         required time                        -77.399    
                         arrival time                          78.056    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.062ns  (clk_fpga_0 fall@75.938ns - adc_data_clk rise@76.000ns)
  Data Path Delay:        0.922ns  (logic 0.267ns (28.951%)  route 0.655ns (71.049%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 77.208 - 75.938 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 77.133 - 76.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     76.000    76.000 r  
    U18                                               0.000    76.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    76.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395    76.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206    76.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271    76.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.261    77.133    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_1
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177    77.310 f  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/Q8
                         net (fo=2, routed)           0.339    77.649    nolabel_line224/asi2_mod_inst0/oq_data_raw[0]
    SLICE_X113Y56        LUT5 (Prop_lut5_I2_O)        0.045    77.694 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3/O
                         net (fo=16, routed)          0.316    78.010    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_n_0
    SLICE_X107Y55        LUT6 (Prop_lut6_I4_O)        0.045    78.055 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[0]_i_1/O
                         net (fo=1, routed)           0.000    78.055    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[0]_i_1_n_0
    SLICE_X107Y55        FDRE                                         r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     75.938    75.938 f  
    PS7_X0Y0             PS7                          0.000    75.938 f  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    76.274    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    76.303 f  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.905    77.208    nolabel_line224/asi2_mod_inst0/FCLK_CLK0
    SLICE_X107Y55        FDRE                                         r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    77.208    
                         clock uncertainty            0.092    77.300    
    SLICE_X107Y55        FDRE (Hold_fdre_C_D)         0.098    77.398    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state_reg[0]
  -------------------------------------------------------------------
                         required time                        -77.398    
                         arrival time                          78.055    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line224/asi2_mod_inst0/train_output_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.062ns  (clk_fpga_0 fall@75.938ns - adc_data_clk rise@76.000ns)
  Data Path Delay:        0.933ns  (logic 0.312ns (33.451%)  route 0.621ns (66.549%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 77.212 - 75.938 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 77.133 - 76.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     76.000    76.000 r  
    U18                                               0.000    76.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    76.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395    76.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206    76.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271    76.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.261    77.133    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_1
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177    77.310 f  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/Q8
                         net (fo=2, routed)           0.339    77.649    nolabel_line224/asi2_mod_inst0/oq_data_raw[0]
    SLICE_X113Y56        LUT5 (Prop_lut5_I2_O)        0.045    77.694 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3/O
                         net (fo=16, routed)          0.177    77.871    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_n_0
    SLICE_X110Y56        LUT6 (Prop_lut6_I3_O)        0.045    77.916 r  nolabel_line224/asi2_mod_inst0/train_output[3]_i_2/O
                         net (fo=1, routed)           0.104    78.021    nolabel_line224/asi2_mod_inst0/train_output[3]_i_2_n_0
    SLICE_X111Y55        LUT5 (Prop_lut5_I4_O)        0.045    78.066 r  nolabel_line224/asi2_mod_inst0/train_output[3]_i_1/O
                         net (fo=1, routed)           0.000    78.066    nolabel_line224/asi2_mod_inst0/I427[3]
    SLICE_X111Y55        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     75.938    75.938 f  
    PS7_X0Y0             PS7                          0.000    75.938 f  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    76.274    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    76.303 f  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.908    77.211    nolabel_line224/asi2_mod_inst0/FCLK_CLK0
    SLICE_X111Y55        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_output_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    77.211    
                         clock uncertainty            0.092    77.303    
    SLICE_X111Y55        FDRE (Hold_fdre_C_D)         0.099    77.402    nolabel_line224/asi2_mod_inst0/train_output_reg[3]
  -------------------------------------------------------------------
                         required time                        -77.402    
                         arrival time                          78.066    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line224/asi2_mod_inst0/train_output_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.062ns  (clk_fpga_0 fall@75.938ns - adc_data_clk rise@76.000ns)
  Data Path Delay:        0.970ns  (logic 0.312ns (32.167%)  route 0.658ns (67.833%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 77.212 - 75.938 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 77.133 - 76.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     76.000    76.000 r  
    U18                                               0.000    76.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    76.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395    76.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206    76.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271    76.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.261    77.133    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_1
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177    77.310 f  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/Q8
                         net (fo=2, routed)           0.339    77.649    nolabel_line224/asi2_mod_inst0/oq_data_raw[0]
    SLICE_X113Y56        LUT5 (Prop_lut5_I2_O)        0.045    77.694 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3/O
                         net (fo=16, routed)          0.185    77.879    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_n_0
    SLICE_X110Y55        LUT3 (Prop_lut3_I0_O)        0.045    77.924 r  nolabel_line224/asi2_mod_inst0/train_output[4]_i_3/O
                         net (fo=1, routed)           0.134    78.058    nolabel_line224/asi2_mod_inst0/train_output[4]_i_3_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I3_O)        0.045    78.103 r  nolabel_line224/asi2_mod_inst0/train_output[4]_i_1/O
                         net (fo=1, routed)           0.000    78.103    nolabel_line224/asi2_mod_inst0/I427[4]
    SLICE_X112Y54        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     75.938    75.938 f  
    PS7_X0Y0             PS7                          0.000    75.938 f  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    76.274    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    76.303 f  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.908    77.211    nolabel_line224/asi2_mod_inst0/FCLK_CLK0
    SLICE_X112Y54        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_output_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    77.211    
                         clock uncertainty            0.092    77.303    
    SLICE_X112Y54        FDRE (Hold_fdre_C_D)         0.125    77.428    nolabel_line224/asi2_mod_inst0/train_output_reg[4]
  -------------------------------------------------------------------
                         required time                        -77.428    
                         arrival time                          78.103    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line224/asi2_mod_inst0/train_output_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.062ns  (clk_fpga_0 fall@75.938ns - adc_data_clk rise@76.000ns)
  Data Path Delay:        0.976ns  (logic 0.312ns (31.965%)  route 0.664ns (68.035%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 77.212 - 75.938 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 77.133 - 76.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     76.000    76.000 r  
    U18                                               0.000    76.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    76.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395    76.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206    76.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271    76.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.261    77.133    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_1
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177    77.310 f  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/Q8
                         net (fo=2, routed)           0.339    77.649    nolabel_line224/asi2_mod_inst0/oq_data_raw[0]
    SLICE_X113Y56        LUT5 (Prop_lut5_I2_O)        0.045    77.694 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3/O
                         net (fo=16, routed)          0.174    77.868    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_n_0
    SLICE_X112Y55        LUT6 (Prop_lut6_I3_O)        0.045    77.913 r  nolabel_line224/asi2_mod_inst0/train_output[1]_i_2/O
                         net (fo=1, routed)           0.151    78.064    nolabel_line224/asi2_mod_inst0/train_output[1]_i_2_n_0
    SLICE_X112Y56        LUT5 (Prop_lut5_I4_O)        0.045    78.109 r  nolabel_line224/asi2_mod_inst0/train_output[1]_i_1/O
                         net (fo=1, routed)           0.000    78.109    nolabel_line224/asi2_mod_inst0/I427[1]
    SLICE_X112Y56        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     75.938    75.938 f  
    PS7_X0Y0             PS7                          0.000    75.938 f  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    76.274    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    76.303 f  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.908    77.211    nolabel_line224/asi2_mod_inst0/FCLK_CLK0
    SLICE_X112Y56        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_output_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    77.211    
                         clock uncertainty            0.092    77.303    
    SLICE_X112Y56        FDRE (Hold_fdre_C_D)         0.125    77.428    nolabel_line224/asi2_mod_inst0/train_output_reg[1]
  -------------------------------------------------------------------
                         required time                        -77.428    
                         arrival time                          78.109    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line224/asi2_mod_inst0/train_output_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.062ns  (clk_fpga_0 fall@75.938ns - adc_data_clk rise@76.000ns)
  Data Path Delay:        0.988ns  (logic 0.312ns (31.568%)  route 0.676ns (68.432%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 77.212 - 75.938 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 77.133 - 76.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     76.000    76.000 r  
    U18                                               0.000    76.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    76.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395    76.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206    76.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271    76.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.261    77.133    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_1
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177    77.310 f  nolabel_line224/asi2_mod_inst0/ISERDESE2_adc_inst/Q8
                         net (fo=2, routed)           0.339    77.649    nolabel_line224/asi2_mod_inst0/oq_data_raw[0]
    SLICE_X113Y56        LUT5 (Prop_lut5_I2_O)        0.045    77.694 r  nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3/O
                         net (fo=16, routed)          0.179    77.873    nolabel_line224/asi2_mod_inst0/FSM_sequential_train_state[1]_i_3_n_0
    SLICE_X111Y55        LUT6 (Prop_lut6_I3_O)        0.045    77.918 r  nolabel_line224/asi2_mod_inst0/train_output[2]_i_2/O
                         net (fo=1, routed)           0.158    78.076    nolabel_line224/asi2_mod_inst0/train_output[2]_i_2_n_0
    SLICE_X112Y56        LUT5 (Prop_lut5_I4_O)        0.045    78.121 r  nolabel_line224/asi2_mod_inst0/train_output[2]_i_1/O
                         net (fo=1, routed)           0.000    78.121    nolabel_line224/asi2_mod_inst0/I427[2]
    SLICE_X112Y56        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     75.938    75.938 f  
    PS7_X0Y0             PS7                          0.000    75.938 f  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    76.274    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    76.303 f  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.908    77.211    nolabel_line224/asi2_mod_inst0/FCLK_CLK0
    SLICE_X112Y56        FDRE                                         r  nolabel_line224/asi2_mod_inst0/train_output_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    77.211    
                         clock uncertainty            0.092    77.303    
    SLICE_X112Y56        FDRE (Hold_fdre_C_D)         0.125    77.428    nolabel_line224/asi2_mod_inst0/train_output_reg[2]
  -------------------------------------------------------------------
                         required time                        -77.428    
                         arrival time                          78.121    
  -------------------------------------------------------------------
                         slack                                  0.693    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_data_clk
  To Clock:  adc_data_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.478ns (36.323%)  route 0.838ns (63.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.211ns = ( 7.211 - 4.000 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510     1.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.977     3.486    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y54         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDPE (Prop_fdpe_C_Q)         0.478     3.964 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.838     4.802    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X60Y53         FDPE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459     5.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.909     7.211    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X60Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.208     7.418    
                         clock uncertainty           -0.035     7.383    
    SLICE_X60Y53         FDPE (Recov_fdpe_C_PRE)     -0.530     6.853    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          6.853    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.478ns (39.348%)  route 0.737ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.211ns = ( 7.211 - 4.000 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510     1.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.977     3.486    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDPE (Prop_fdpe_C_Q)         0.478     3.964 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.737     4.701    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X61Y53         FDPE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459     5.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.909     7.211    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X61Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.208     7.418    
                         clock uncertainty           -0.035     7.383    
    SLICE_X61Y53         FDPE (Recov_fdpe_C_PRE)     -0.530     6.853    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          6.853    
                         arrival time                          -4.701    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.478ns (39.348%)  route 0.737ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.211ns = ( 7.211 - 4.000 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510     1.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.977     3.486    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDPE (Prop_fdpe_C_Q)         0.478     3.964 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.737     4.701    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X61Y53         FDPE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459     5.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.909     7.211    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X61Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.208     7.418    
                         clock uncertainty           -0.035     7.383    
    SLICE_X61Y53         FDPE (Recov_fdpe_C_PRE)     -0.530     6.853    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          6.853    
                         arrival time                          -4.701    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.478ns (48.804%)  route 0.501ns (51.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 7.212 - 4.000 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510     1.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.977     3.486    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y54         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDPE (Prop_fdpe_C_Q)         0.478     3.964 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.501     4.466    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X59Y53         FDCE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459     5.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.910     7.212    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y53         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.250     7.461    
                         clock uncertainty           -0.035     7.426    
    SLICE_X59Y53         FDCE (Recov_fdce_C_CLR)     -0.576     6.850    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          6.850    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.478ns (48.804%)  route 0.501ns (51.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 7.212 - 4.000 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510     1.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.977     3.486    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y54         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDPE (Prop_fdpe_C_Q)         0.478     3.964 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.501     4.466    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X59Y53         FDCE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459     5.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.910     7.212    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y53         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.250     7.461    
                         clock uncertainty           -0.035     7.426    
    SLICE_X59Y53         FDCE (Recov_fdce_C_CLR)     -0.576     6.850    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          6.850    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.478ns (48.804%)  route 0.501ns (51.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 7.212 - 4.000 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510     1.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.977     3.486    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y54         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDPE (Prop_fdpe_C_Q)         0.478     3.964 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.501     4.466    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X59Y53         FDCE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459     5.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.910     7.212    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y53         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.250     7.461    
                         clock uncertainty           -0.035     7.426    
    SLICE_X59Y53         FDCE (Recov_fdce_C_CLR)     -0.576     6.850    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                          6.850    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (recovery check against rising-edge clock adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.478ns (48.804%)  route 0.501ns (51.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 7.212 - 4.000 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510     1.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.977     3.486    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y54         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDPE (Prop_fdpe_C_Q)         0.478     3.964 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.501     4.466    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X59Y53         FDCE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459     5.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.910     7.212    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y53         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.250     7.461    
                         clock uncertainty           -0.035     7.426    
    SLICE_X59Y53         FDCE (Recov_fdce_C_CLR)     -0.576     6.850    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                          6.850    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.478ns (48.804%)  route 0.501ns (51.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 7.212 - 4.000 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510     1.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.977     3.486    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y54         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDPE (Prop_fdpe_C_Q)         0.478     3.964 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.501     4.466    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X58Y53         FDPE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459     5.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.910     7.212    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.250     7.461    
                         clock uncertainty           -0.035     7.426    
    SLICE_X58Y53         FDPE (Recov_fdpe_C_PRE)     -0.532     6.894    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          6.894    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.478ns (48.804%)  route 0.501ns (51.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 7.212 - 4.000 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510     1.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.977     3.486    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y54         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDPE (Prop_fdpe_C_Q)         0.478     3.964 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.501     4.466    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X58Y53         FDPE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459     5.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.910     7.212    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.250     7.461    
                         clock uncertainty           -0.035     7.426    
    SLICE_X58Y53         FDPE (Recov_fdpe_C_PRE)     -0.532     6.894    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          6.894    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (recovery check against rising-edge clock adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.478ns (48.804%)  route 0.501ns (51.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 7.212 - 4.000 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.510     1.477    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.977     3.486    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y54         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDPE (Prop_fdpe_C_Q)         0.478     3.964 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.501     4.466    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X58Y53         FDPE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.459     5.383    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.910     7.212    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.250     7.461    
                         clock uncertainty           -0.035     7.426    
    SLICE_X58Y53         FDPE (Recov_fdpe_C_PRE)     -0.532     6.894    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                          6.894    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  2.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.848%)  route 0.210ns (56.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206     0.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.322     1.194    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDPE (Prop_fdpe_C_Q)         0.164     1.358 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.210     1.568    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y52         FDCE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311     0.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.360     1.533    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y52         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.301     1.232    
    SLICE_X62Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.165    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.848%)  route 0.210ns (56.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206     0.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.322     1.194    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDPE (Prop_fdpe_C_Q)         0.164     1.358 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.210     1.568    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y52         FDCE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311     0.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.360     1.533    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y52         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.301     1.232    
    SLICE_X62Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.165    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.848%)  route 0.210ns (56.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206     0.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.322     1.194    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDPE (Prop_fdpe_C_Q)         0.164     1.358 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.210     1.568    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y52         FDCE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311     0.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.360     1.533    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y52         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.301     1.232    
    SLICE_X62Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.165    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.848%)  route 0.210ns (56.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206     0.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.322     1.194    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDPE (Prop_fdpe_C_Q)         0.164     1.358 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.210     1.568    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y52         FDCE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311     0.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.360     1.533    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y52         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism             -0.301     1.232    
    SLICE_X62Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.165    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.652%)  route 0.230ns (58.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206     0.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.322     1.194    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDPE (Prop_fdpe_C_Q)         0.164     1.358 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.230     1.588    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X61Y52         FDCE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311     0.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.360     1.533    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y52         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.301     1.232    
    SLICE_X61Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.140    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.652%)  route 0.230ns (58.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206     0.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.322     1.194    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDPE (Prop_fdpe_C_Q)         0.164     1.358 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.230     1.588    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X61Y52         FDCE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311     0.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.360     1.533    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y52         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.301     1.232    
    SLICE_X61Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.140    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.652%)  route 0.230ns (58.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206     0.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.322     1.194    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDPE (Prop_fdpe_C_Q)         0.164     1.358 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.230     1.588    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X61Y52         FDCE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311     0.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.360     1.533    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y52         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.301     1.232    
    SLICE_X61Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.140    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.652%)  route 0.230ns (58.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206     0.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.322     1.194    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDPE (Prop_fdpe_C_Q)         0.164     1.358 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.230     1.588    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X61Y52         FDCE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311     0.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.360     1.533    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y52         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.301     1.232    
    SLICE_X61Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.140    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.652%)  route 0.230ns (58.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206     0.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.322     1.194    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDPE (Prop_fdpe_C_Q)         0.164     1.358 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.230     1.588    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X61Y52         FDCE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311     0.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.360     1.533    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y52         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.301     1.232    
    SLICE_X61Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.140    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.652%)  route 0.230ns (58.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.206     0.601    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.322     1.194    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDPE (Prop_fdpe_C_Q)         0.164     1.358 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.230     1.588    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X61Y52         FDCE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line224/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line224/nolabel_line146/O
                         net (fo=3, routed)           0.311     0.741    nolabel_line224/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line224/bufr_adc_ref_clkdiv/O
                         net (fo=184, routed)         0.360     1.533    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y52         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.301     1.232    
    SLICE_X61Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.140    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.448    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.718ns (25.485%)  route 2.099ns (74.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 8.299 - 5.625 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.670     2.964    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y47         FDPE                                         r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.383 f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.045     4.428    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y48         LUT3 (Prop_lut3_I2_O)        0.299     4.727 f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.055     5.781    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X37Y45         FDCE                                         f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.495     8.299    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y45         FDCE                                         r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.264     8.563    
                         clock uncertainty           -0.092     8.471    
    SLICE_X37Y45         FDCE (Recov_fdce_C_CLR)     -0.405     8.066    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.718ns (25.485%)  route 2.099ns (74.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 8.299 - 5.625 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.670     2.964    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y47         FDPE                                         r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.383 f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.045     4.428    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y48         LUT3 (Prop_lut3_I2_O)        0.299     4.727 f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.055     5.781    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X37Y45         FDCE                                         f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.495     8.299    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y45         FDCE                                         r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.264     8.563    
                         clock uncertainty           -0.092     8.471    
    SLICE_X37Y45         FDCE (Recov_fdce_C_CLR)     -0.405     8.066    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.718ns (25.485%)  route 2.099ns (74.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 8.299 - 5.625 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.670     2.964    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y47         FDPE                                         r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.383 f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.045     4.428    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y48         LUT3 (Prop_lut3_I2_O)        0.299     4.727 f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.055     5.781    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y45         FDPE                                         f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.495     8.299    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y45         FDPE                                         r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.264     8.563    
                         clock uncertainty           -0.092     8.471    
    SLICE_X36Y45         FDPE (Recov_fdpe_C_PRE)     -0.361     8.110    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.110    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.331ns  (required time - arrival time)
  Source:                 nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.718ns (25.485%)  route 2.099ns (74.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 8.299 - 5.625 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.670     2.964    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y47         FDPE                                         r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.383 f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.045     4.428    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y48         LUT3 (Prop_lut3_I2_O)        0.299     4.727 f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.055     5.781    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X37Y45         FDPE                                         f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.495     8.299    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y45         FDPE                                         r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.264     8.563    
                         clock uncertainty           -0.092     8.471    
    SLICE_X37Y45         FDPE (Recov_fdpe_C_PRE)     -0.359     8.112    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.112    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  2.331    

Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.718ns (25.485%)  route 2.099ns (74.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 8.299 - 5.625 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.670     2.964    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y47         FDPE                                         r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.383 f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.045     4.428    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y48         LUT3 (Prop_lut3_I2_O)        0.299     4.727 f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.055     5.781    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y45         FDCE                                         f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.495     8.299    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y45         FDCE                                         r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.264     8.563    
                         clock uncertainty           -0.092     8.471    
    SLICE_X36Y45         FDCE (Recov_fdce_C_CLR)     -0.319     8.152    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.152    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.456ns (18.260%)  route 2.041ns (81.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 8.286 - 5.625 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.712     3.006    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDPE (Prop_fdpe_C_Q)         0.456     3.462 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          2.041     5.503    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X51Y46         FDCE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.482     8.286    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X51Y46         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
                         clock pessimism              0.115     8.401    
                         clock uncertainty           -0.092     8.310    
    SLICE_X51Y46         FDCE (Recov_fdce_C_CLR)     -0.405     7.905    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -5.503    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.456ns (18.260%)  route 2.041ns (81.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 8.286 - 5.625 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.712     3.006    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDPE (Prop_fdpe_C_Q)         0.456     3.462 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          2.041     5.503    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X51Y46         FDCE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.482     8.286    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X51Y46         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/C
                         clock pessimism              0.115     8.401    
                         clock uncertainty           -0.092     8.310    
    SLICE_X51Y46         FDCE (Recov_fdce_C_CLR)     -0.405     7.905    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -5.503    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.718ns (26.901%)  route 1.951ns (73.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 8.299 - 5.625 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.670     2.964    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y47         FDPE                                         r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.383 f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.045     4.428    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y48         LUT3 (Prop_lut3_I2_O)        0.299     4.727 f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.906     5.633    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X37Y46         FDCE                                         f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.495     8.299    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y46         FDCE                                         r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.264     8.563    
                         clock uncertainty           -0.092     8.471    
    SLICE_X37Y46         FDCE (Recov_fdce_C_CLR)     -0.405     8.066    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -5.633    
  -------------------------------------------------------------------
                         slack                                  2.433    

Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.718ns (26.901%)  route 1.951ns (73.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 8.299 - 5.625 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.670     2.964    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y47         FDPE                                         r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.383 f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.045     4.428    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y48         LUT3 (Prop_lut3_I2_O)        0.299     4.727 f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.906     5.633    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X37Y46         FDCE                                         f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.495     8.299    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y46         FDCE                                         r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.264     8.563    
                         clock uncertainty           -0.092     8.471    
    SLICE_X37Y46         FDCE (Recov_fdce_C_CLR)     -0.405     8.066    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -5.633    
  -------------------------------------------------------------------
                         slack                                  2.433    

Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.718ns (26.901%)  route 1.951ns (73.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 8.299 - 5.625 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.670     2.964    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y47         FDPE                                         r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.383 f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.045     4.428    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y48         LUT3 (Prop_lut3_I2_O)        0.299     4.727 f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.906     5.633    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X37Y46         FDCE                                         f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        1.495     8.299    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y46         FDCE                                         r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.264     8.563    
                         clock uncertainty           -0.092     8.471    
    SLICE_X37Y46         FDCE (Recov_fdce_C_CLR)     -0.405     8.066    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -5.633    
  -------------------------------------------------------------------
                         slack                                  2.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[37]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.811%)  route 0.405ns (74.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.577     0.913    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.054 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          0.405     1.459    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X56Y48         FDCE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.853     1.219    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X56Y48         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[37]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X56Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.097    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[39]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.811%)  route 0.405ns (74.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.577     0.913    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.054 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          0.405     1.459    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X56Y48         FDCE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.853     1.219    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X56Y48         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[39]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X56Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.097    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.811%)  route 0.405ns (74.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.577     0.913    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.054 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          0.405     1.459    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X56Y48         FDCE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.853     1.219    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X56Y48         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X56Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.097    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.811%)  route 0.405ns (74.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.577     0.913    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.054 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          0.405     1.459    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X56Y48         FDCE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.853     1.219    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X56Y48         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X56Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.097    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.577     0.913    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.054 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          0.410     1.464    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/AR[0]
    SLICE_X56Y49         FDCE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.853     1.219    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/rd_clk
    SLICE_X56Y49         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[5]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X56Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.097    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.141ns (22.275%)  route 0.492ns (77.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.577     0.913    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.054 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          0.492     1.546    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/AR[0]
    SLICE_X54Y48         FDCE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.851     1.217    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/rd_clk
    SLICE_X54Y48         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[1]/C
                         clock pessimism             -0.030     1.187    
    SLICE_X54Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.120    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.141ns (22.275%)  route 0.492ns (77.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.577     0.913    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y53         FDPE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.054 f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          0.492     1.546    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/AR[0]
    SLICE_X54Y48         FDCE                                         f  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.851     1.217    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/rd_clk
    SLICE_X54Y48         FDCE                                         r  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[2]/C
                         clock pessimism             -0.030     1.187    
    SLICE_X54Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.120    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.227ns (35.196%)  route 0.418ns (64.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.559     0.895    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y50         FDPE                                         r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDPE (Prop_fdpe_C_Q)         0.128     1.023 f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.181     1.204    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y51         LUT3 (Prop_lut3_I2_O)        0.099     1.303 f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.237     1.540    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y49         FDCE                                         f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.831     1.197    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y49         FDCE                                         r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.227ns (35.196%)  route 0.418ns (64.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.559     0.895    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y50         FDPE                                         r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDPE (Prop_fdpe_C_Q)         0.128     1.023 f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.181     1.204    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y51         LUT3 (Prop_lut3_I2_O)        0.099     1.303 f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.237     1.540    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y49         FDCE                                         f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.831     1.197    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y49         FDCE                                         r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.227ns (35.196%)  route 0.418ns (64.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.559     0.895    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y50         FDPE                                         r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDPE (Prop_fdpe_C_Q)         0.128     1.023 f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.181     1.204    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y51         LUT3 (Prop_lut3_I2_O)        0.099     1.303 f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.237     1.540    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y49         FDCE                                         f  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line124/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line124/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5260, routed)        0.831     1.197    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y49         FDCE                                         r  nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.440    





