
---------- Begin Simulation Statistics ----------
simSeconds                                   0.006743                       # Number of seconds simulated (Second)
simTicks                                   6742530000                       # Number of ticks simulated (Tick)
finalTick                                582725745500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     30.50                       # Real time elapsed on the host (Second)
hostTickRate                                221093444                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1232460                       # Number of bytes of host memory used (Byte)
simInsts                                    186900228                       # Number of instructions simulated (Count)
simOps                                      217570614                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  6128605                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    7134310                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        13346227                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              1.424492                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.702005                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.commitStats0.numInsts             9369113                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps              10796775                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 1.424492                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.702005                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts          9581865                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts          744248                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts         655055                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts              566                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass          211      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu      9074653     84.05%     84.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult       322404      2.99%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv          172      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            6      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu           12      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            8      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc            6      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead       744248      6.89%     93.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite       655055      6.07%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total     10796775                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl      1764795                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl      1497558                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl       267205                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl      1320596                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl       444167                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall       267605                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn       266255                       # Class of control type instructions committed (Count)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns       533860                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles 2660616.184289                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 10685610.815711                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     0.800647                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.199353                       # Percentage of idle cycles (Ratio)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts       1399303                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntAluAccesses      9581865                       # Number of integer alu accesses (Count)
system.cpu0.executeStats0.numIntRegReads     13448434                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites      7438578                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs          1399303                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads      1311354                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites         3209                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses          566                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numVecRegReads          456                       # Number of times the vector registers were read (Count)
system.cpu0.executeStats0.numVecRegWrites          166                       # Number of times the vector registers were written (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts              9369113                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps               10796775                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.702005                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches           1764795                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.132232                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu0.mmu.prefetchFaults                     20                       # Number of MMU faults due to prefetch (Count)
system.cpu0.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu0.mmu.permsFaults                        10                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu0.mmu.dtb.readHits                   574713                       # Read hits (Count)
system.cpu0.mmu.dtb.readMisses                    362                       # Read misses (Count)
system.cpu0.mmu.dtb.writeHits                  654998                       # Write hits (Count)
system.cpu0.mmu.dtb.writeMisses                    55                       # Write misses (Count)
system.cpu0.mmu.dtb.inserts                       395                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.dtb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu0.mmu.dtb.flushedEntries                135                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.dtb.readAccesses               575075                       # Read accesses (Count)
system.cpu0.mmu.dtb.writeAccesses              655053                       # Write accesses (Count)
system.cpu0.mmu.dtb.hits                      1229711                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.dtb.misses                        417                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.dtb.accesses                  1230128                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.dtb_walker.walks                  301                       # Table walker walks requested (Count)
system.cpu0.mmu.dtb_walker.walksLongDescriptor          301                       # Table walker walks initiated with long descriptors (Count)
system.cpu0.mmu.dtb_walker.walkWaitTime::samples          301                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::0          301    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::total          301                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.pageSizes::4KiB          266     88.96%     88.96% # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb_walker.pageSizes::2MiB           33     11.04%    100.00% # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb_walker.pageSizes::total          299                       # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::Data          301                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::total          301                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::Data          299                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::total          299                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin::total          600                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.instHits                  9368405                       # Inst hits (Count)
system.cpu0.mmu.itb.instMisses                    708                       # Inst misses (Count)
system.cpu0.mmu.itb.inserts                       708                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.itb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu0.mmu.itb.flushedEntries                126                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.itb.instAccesses              9369113                       # Inst accesses (Count)
system.cpu0.mmu.itb.hits                      9368405                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.itb.misses                        708                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.itb.accesses                  9369113                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.itb_walker.walks                  482                       # Table walker walks requested (Count)
system.cpu0.mmu.itb_walker.walksLongDescriptor          482                       # Table walker walks initiated with long descriptors (Count)
system.cpu0.mmu.itb_walker.walkWaitTime::samples          482                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb_walker.walkWaitTime::0          482    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb_walker.walkWaitTime::total          482                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb_walker.pageSizes::4KiB          476     98.76%     98.76% # Table walker page sizes translated (Count)
system.cpu0.mmu.itb_walker.pageSizes::2MiB            6      1.24%    100.00% # Table walker page sizes translated (Count)
system.cpu0.mmu.itb_walker.pageSizes::total          482                       # Table walker page sizes translated (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::Inst          482                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::total          482                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::Inst          482                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::total          482                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin::total          964                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.l2_shared.partialHits             724                       # partial translation hits (Count)
system.cpu0.mmu.l2_shared.instHits                689                       # Inst hits (Count)
system.cpu0.mmu.l2_shared.instMisses               19                       # Inst misses (Count)
system.cpu0.mmu.l2_shared.readHits                311                       # Read hits (Count)
system.cpu0.mmu.l2_shared.readMisses               51                       # Read misses (Count)
system.cpu0.mmu.l2_shared.writeHits                46                       # Write hits (Count)
system.cpu0.mmu.l2_shared.writeMisses               9                       # Write misses (Count)
system.cpu0.mmu.l2_shared.inserts                 812                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.l2_shared.flushTlb                132                       # Number of times a TLB invalidation was requested (Count)
system.cpu0.mmu.l2_shared.flushedEntries          595                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.l2_shared.readAccesses            362                       # Read accesses (Count)
system.cpu0.mmu.l2_shared.writeAccesses            55                       # Write accesses (Count)
system.cpu0.mmu.l2_shared.instAccesses            708                       # Inst accesses (Count)
system.cpu0.mmu.l2_shared.hits                   1046                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.l2_shared.misses                   79                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.l2_shared.accesses               1125                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu0.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu0.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu0.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu0.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.stage2_dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu0.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu0.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu0.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu0.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.stage2_itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu0.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions             34                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 78084167.166667                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 53963526.989521                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value       806380                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value    162415912                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   5398383491                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED   1405515009                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                        13346219                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              1.393938                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.717392                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.commitStats0.numInsts             9574472                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps              11018940                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 1.393938                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.717392                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts          9763644                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts          726786                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts         637987                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts               96                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            1      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu      9316403     84.55%     84.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult       337704      3.06%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv           59      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     87.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead       726786      6.60%     94.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite       637987      5.79%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total     11018940                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl      1799253                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl      1528718                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl       270530                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl      1352623                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl       446625                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall       271844                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn       270428                       # Class of control type instructions committed (Count)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns       542272                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles 2440734.302792                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 10905484.697208                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.817122                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.182878                       # Percentage of idle cycles (Ratio)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts       1364773                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntAluAccesses      9763644                       # Number of integer alu accesses (Count)
system.cpu1.executeStats0.numIntRegReads     13772930                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites      7592937                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs          1364773                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads      1354847                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites          390                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses           96                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numVecRegReads           64                       # Number of times the vector registers were read (Count)
system.cpu1.executeStats0.numVecRegWrites           32                       # Number of times the vector registers were written (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts              9574472                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps               11018940                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.717392                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches           1799253                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.134814                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu1.mmu.prefetchFaults                      4                       # Number of MMU faults due to prefetch (Count)
system.cpu1.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu1.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu1.mmu.dtb.readHits                   549306                       # Read hits (Count)
system.cpu1.mmu.dtb.readMisses                     82                       # Read misses (Count)
system.cpu1.mmu.dtb.writeHits                  637974                       # Write hits (Count)
system.cpu1.mmu.dtb.writeMisses                    10                       # Write misses (Count)
system.cpu1.mmu.dtb.inserts                        88                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.dtb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu1.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.dtb.readAccesses               549388                       # Read accesses (Count)
system.cpu1.mmu.dtb.writeAccesses              637984                       # Write accesses (Count)
system.cpu1.mmu.dtb.hits                      1187280                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.dtb.misses                         92                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.dtb.accesses                  1187372                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.dtb_walker.walks                   80                       # Table walker walks requested (Count)
system.cpu1.mmu.dtb_walker.walksLongDescriptor           80                       # Table walker walks initiated with long descriptors (Count)
system.cpu1.mmu.dtb_walker.walkWaitTime::samples           80                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::0           80    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::total           80                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.pageSizes::4KiB           70     87.50%     87.50% # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb_walker.pageSizes::2MiB           10     12.50%    100.00% # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb_walker.pageSizes::total           80                       # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::Data           80                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::total           80                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::Data           80                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::total           80                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin::total          160                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.instHits                  9574314                       # Inst hits (Count)
system.cpu1.mmu.itb.instMisses                    158                       # Inst misses (Count)
system.cpu1.mmu.itb.inserts                       158                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.itb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu1.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.itb.instAccesses              9574472                       # Inst accesses (Count)
system.cpu1.mmu.itb.hits                      9574314                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.itb.misses                        158                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.itb.accesses                  9574472                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.itb_walker.walks                  127                       # Table walker walks requested (Count)
system.cpu1.mmu.itb_walker.walksLongDescriptor          127                       # Table walker walks initiated with long descriptors (Count)
system.cpu1.mmu.itb_walker.walkWaitTime::samples          127                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.walkWaitTime::0          127    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.walkWaitTime::total          127                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.pageSizes::4KiB          125     98.43%     98.43% # Table walker page sizes translated (Count)
system.cpu1.mmu.itb_walker.pageSizes::2MiB            2      1.57%    100.00% # Table walker page sizes translated (Count)
system.cpu1.mmu.itb_walker.pageSizes::total          127                       # Table walker page sizes translated (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::Inst          127                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::total          127                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::Inst          127                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::total          127                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin::total          254                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.l2_shared.partialHits             190                       # partial translation hits (Count)
system.cpu1.mmu.l2_shared.instHits                153                       # Inst hits (Count)
system.cpu1.mmu.l2_shared.instMisses                5                       # Inst misses (Count)
system.cpu1.mmu.l2_shared.readHits                 68                       # Read hits (Count)
system.cpu1.mmu.l2_shared.readMisses               14                       # Read misses (Count)
system.cpu1.mmu.l2_shared.writeHits                 8                       # Write hits (Count)
system.cpu1.mmu.l2_shared.writeMisses               2                       # Write misses (Count)
system.cpu1.mmu.l2_shared.inserts                 214                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.l2_shared.flushTlb                132                       # Number of times a TLB invalidation was requested (Count)
system.cpu1.mmu.l2_shared.flushedEntries            2                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.l2_shared.readAccesses             82                       # Read accesses (Count)
system.cpu1.mmu.l2_shared.writeAccesses            10                       # Write accesses (Count)
system.cpu1.mmu.l2_shared.instAccesses            158                       # Inst accesses (Count)
system.cpu1.mmu.l2_shared.hits                    229                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.l2_shared.misses                   21                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.l2_shared.accesses                250                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu1.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu1.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu1.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu1.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.stage2_dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu1.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu1.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu1.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu1.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.stage2_itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu1.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions             18                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples           10                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 129443115.600000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 47189012.983505                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value     54703496                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value    162416152                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total           10                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   5509467344                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED   1294431156                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                        13346252                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                            389.262439                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.002569                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.commitStats0.numInsts               34286                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps                 43215                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi               389.262439                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.002569                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts            41948                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts            7527                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts           6509                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu        29125     67.40%     67.40% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult           37      0.09%     67.48% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv           17      0.04%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead         7527     17.42%     84.94% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite         6509     15.06%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total        43215                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl         7085                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl         4872                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl         2211                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl         2662                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl         4421                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall         2181                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn         2181                       # Class of control type instructions committed (Count)
system.cpu2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns         4362                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles 13303502.014214                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles 42749.985786                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction     0.003203                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction     0.996797                       # Percentage of idle cycles (Ratio)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts         14036                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntAluAccesses        41948                       # Number of integer alu accesses (Count)
system.cpu2.executeStats0.numIntRegReads        44207                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites        32685                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs            14036                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads         3874                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites          442                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetchStats0.numInsts                34286                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                  43215                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            0.002569                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches              7085                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.000531                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu2.mmu.prefetchFaults                      0                       # Number of MMU faults due to prefetch (Count)
system.cpu2.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu2.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu2.mmu.dtb.readHits                     7525                       # Read hits (Count)
system.cpu2.mmu.dtb.readMisses                      3                       # Read misses (Count)
system.cpu2.mmu.dtb.writeHits                    6508                       # Write hits (Count)
system.cpu2.mmu.dtb.writeMisses                     1                       # Write misses (Count)
system.cpu2.mmu.dtb.inserts                         4                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.dtb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu2.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.dtb.readAccesses                 7528                       # Read accesses (Count)
system.cpu2.mmu.dtb.writeAccesses                6509                       # Write accesses (Count)
system.cpu2.mmu.dtb.hits                        14033                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.dtb.misses                          4                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.dtb.accesses                    14037                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.dtb_walker.walks                    1                       # Table walker walks requested (Count)
system.cpu2.mmu.dtb_walker.walksLongDescriptor            1                       # Table walker walks initiated with long descriptors (Count)
system.cpu2.mmu.dtb_walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb_walker.walkWaitTime::0            1    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb_walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb_walker.pageSizes::4KiB            1    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu2.mmu.dtb_walker.pageSizes::total            1                       # Table walker page sizes translated (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Requested::Data            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Completed::Data            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin::total            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.instHits                    34266                       # Inst hits (Count)
system.cpu2.mmu.itb.instMisses                     20                       # Inst misses (Count)
system.cpu2.mmu.itb.inserts                        20                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.itb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu2.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.itb.instAccesses                34286                       # Inst accesses (Count)
system.cpu2.mmu.itb.hits                        34266                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.itb.misses                         20                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.itb.accesses                    34286                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.itb_walker.walks                   10                       # Table walker walks requested (Count)
system.cpu2.mmu.itb_walker.walksLongDescriptor           10                       # Table walker walks initiated with long descriptors (Count)
system.cpu2.mmu.itb_walker.walkWaitTime::samples           10                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.itb_walker.walkWaitTime::0           10    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.itb_walker.walkWaitTime::total           10                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.itb_walker.pageSizes::4KiB           10    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu2.mmu.itb_walker.pageSizes::total           10                       # Table walker page sizes translated (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Requested::Inst           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Requested::total           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Completed::Inst           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Completed::total           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin::total           20                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.l2_shared.partialHits              11                       # partial translation hits (Count)
system.cpu2.mmu.l2_shared.instHits                 20                       # Inst hits (Count)
system.cpu2.mmu.l2_shared.instMisses                0                       # Inst misses (Count)
system.cpu2.mmu.l2_shared.readHits                  3                       # Read hits (Count)
system.cpu2.mmu.l2_shared.writeHits                 1                       # Write hits (Count)
system.cpu2.mmu.l2_shared.inserts                  11                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.l2_shared.flushTlb                132                       # Number of times a TLB invalidation was requested (Count)
system.cpu2.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.l2_shared.readAccesses              3                       # Read accesses (Count)
system.cpu2.mmu.l2_shared.writeAccesses             1                       # Write accesses (Count)
system.cpu2.mmu.l2_shared.instAccesses             20                       # Inst accesses (Count)
system.cpu2.mmu.l2_shared.hits                     24                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.l2_shared.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.l2_shared.accesses                 24                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu2.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu2.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu2.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu2.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.stage2_dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu2.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu2.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu2.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu2.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu2.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.stage2_itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu2.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu2.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions             84                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples           43                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean 157727934.790698                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 18360018.680706                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10           43    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value     65509588                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value    162416156                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total           43                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON     21597304                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED   6782301196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                        13346253                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                            352.432148                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.002837                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.commitStats0.numInsts               37869                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps                 47520                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi               352.432148                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.002837                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts            46054                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts            8477                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts           7132                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu        31859     67.04%     67.04% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult           35      0.07%     67.12% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv           17      0.04%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     67.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead         8477     17.84%     84.99% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite         7132     15.01%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total        47520                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl         7878                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl         5500                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl         2376                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl         3154                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl         4722                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall         2330                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn         2330                       # Class of control type instructions committed (Count)
system.cpu3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns         4660                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles 13299243.519627                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles 47009.480373                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction     0.003522                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction     0.996478                       # Percentage of idle cycles (Ratio)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts         15609                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntAluAccesses        46054                       # Number of integer alu accesses (Count)
system.cpu3.executeStats0.numIntRegReads        48785                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites        35713                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs            15609                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads         4295                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites          526                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetchStats0.numInsts                37869                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                  47520                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            0.002837                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches              7878                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.000590                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu3.mmu.prefetchFaults                      0                       # Number of MMU faults due to prefetch (Count)
system.cpu3.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu3.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu3.mmu.dtb.readHits                     8474                       # Read hits (Count)
system.cpu3.mmu.dtb.readMisses                      4                       # Read misses (Count)
system.cpu3.mmu.dtb.writeHits                    7131                       # Write hits (Count)
system.cpu3.mmu.dtb.writeMisses                     1                       # Write misses (Count)
system.cpu3.mmu.dtb.inserts                         5                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.dtb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu3.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.dtb.readAccesses                 8478                       # Read accesses (Count)
system.cpu3.mmu.dtb.writeAccesses                7132                       # Write accesses (Count)
system.cpu3.mmu.dtb.hits                        15605                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.dtb.misses                          5                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.dtb.accesses                    15610                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.dtb_walker.walks                    1                       # Table walker walks requested (Count)
system.cpu3.mmu.dtb_walker.walksLongDescriptor            1                       # Table walker walks initiated with long descriptors (Count)
system.cpu3.mmu.dtb_walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkWaitTime::0            1    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.pageSizes::4KiB            1    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu3.mmu.dtb_walker.pageSizes::total            1                       # Table walker page sizes translated (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Requested::Data            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Completed::Data            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin::total            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.instHits                    37840                       # Inst hits (Count)
system.cpu3.mmu.itb.instMisses                     29                       # Inst misses (Count)
system.cpu3.mmu.itb.inserts                        29                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.itb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu3.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.itb.instAccesses                37869                       # Inst accesses (Count)
system.cpu3.mmu.itb.hits                        37840                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.itb.misses                         29                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.itb.accesses                    37869                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.itb_walker.walks                   10                       # Table walker walks requested (Count)
system.cpu3.mmu.itb_walker.walksLongDescriptor           10                       # Table walker walks initiated with long descriptors (Count)
system.cpu3.mmu.itb_walker.walkWaitTime::samples           10                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.walkWaitTime::0           10    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.walkWaitTime::total           10                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.pageSizes::4KiB           10    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu3.mmu.itb_walker.pageSizes::total           10                       # Table walker page sizes translated (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Requested::Inst           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Requested::total           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Completed::Inst           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Completed::total           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin::total           20                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.l2_shared.partialHits              11                       # partial translation hits (Count)
system.cpu3.mmu.l2_shared.instHits                 29                       # Inst hits (Count)
system.cpu3.mmu.l2_shared.instMisses                0                       # Inst misses (Count)
system.cpu3.mmu.l2_shared.readHits                  4                       # Read hits (Count)
system.cpu3.mmu.l2_shared.writeHits                 1                       # Write hits (Count)
system.cpu3.mmu.l2_shared.inserts                  11                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.l2_shared.flushTlb                132                       # Number of times a TLB invalidation was requested (Count)
system.cpu3.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.l2_shared.readAccesses              4                       # Read accesses (Count)
system.cpu3.mmu.l2_shared.writeAccesses             1                       # Write accesses (Count)
system.cpu3.mmu.l2_shared.instAccesses             29                       # Inst accesses (Count)
system.cpu3.mmu.l2_shared.hits                     34                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.l2_shared.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.l2_shared.accesses                 34                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu3.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu3.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu3.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu3.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.stage2_dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu3.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu3.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu3.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu3.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu3.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.stage2_itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu3.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu3.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions             86                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples           44                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean 154094302.272727                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 28851500.532344                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10           44    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value      7813316                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value    162416156                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total           44                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON     23749200                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED   6780149300                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                        13346253                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                            374.379450                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              0.002671                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.commitStats0.numInsts               35649                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps                 44891                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi               374.379450                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 0.002671                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts            43548                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts            7837                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts           6742                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu        30258     67.40%     67.40% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult           40      0.09%     67.49% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv           14      0.03%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead         7837     17.46%     84.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite         6742     15.02%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total        44891                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedControl::IsControl         7373                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsDirectControl         5082                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsIndirectControl         2289                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCondControl         2792                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsUncondControl         4579                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCall         2256                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsReturn         2256                       # Class of control type instructions committed (Count)
system.cpu4.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu4.exec_context.thread_0.numCallsReturns         4512                       # Number of times a function call or return occured (Count)
system.cpu4.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu4.exec_context.thread_0.numIdleCycles 13301844.951571                       # Number of idle cycles (Cycle)
system.cpu4.exec_context.thread_0.numBusyCycles 44408.048429                       # Number of busy cycles (Cycle)
system.cpu4.exec_context.thread_0.notIdleFraction     0.003327                       # Percentage of non-idle cycles (Ratio)
system.cpu4.exec_context.thread_0.idleFraction     0.996673                       # Percentage of idle cycles (Ratio)
system.cpu4.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts         14579                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numIntAluAccesses        43548                       # Number of integer alu accesses (Count)
system.cpu4.executeStats0.numIntRegReads        45925                       # Number of times the integer registers were read (Count)
system.cpu4.executeStats0.numIntRegWrites        33919                       # Number of times the integer registers were written (Count)
system.cpu4.executeStats0.numMemRefs            14579                       # Number of memory refs (Count)
system.cpu4.executeStats0.numMiscRegReads         3993                       # Number of times the Misc registers were read (Count)
system.cpu4.executeStats0.numMiscRegWrites          460                       # Number of times the Misc registers were written (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetchStats0.numInsts                35649                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                  44891                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate            0.002671                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.numBranches              7373                       # Number of branches fetched (Count)
system.cpu4.fetchStats0.branchRate           0.000552                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu4.mmu.prefetchFaults                      0                       # Number of MMU faults due to prefetch (Count)
system.cpu4.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu4.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu4.mmu.dtb.readHits                     7834                       # Read hits (Count)
system.cpu4.mmu.dtb.readMisses                      4                       # Read misses (Count)
system.cpu4.mmu.dtb.writeHits                    6741                       # Write hits (Count)
system.cpu4.mmu.dtb.writeMisses                     1                       # Write misses (Count)
system.cpu4.mmu.dtb.inserts                         5                       # Number of times an entry is inserted into the TLB (Count)
system.cpu4.mmu.dtb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu4.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu4.mmu.dtb.readAccesses                 7838                       # Read accesses (Count)
system.cpu4.mmu.dtb.writeAccesses                6742                       # Write accesses (Count)
system.cpu4.mmu.dtb.hits                        14575                       # Total TLB (inst and data) hits (Count)
system.cpu4.mmu.dtb.misses                          5                       # Total TLB (inst and data) misses (Count)
system.cpu4.mmu.dtb.accesses                    14580                       # Total TLB (inst and data) accesses (Count)
system.cpu4.mmu.dtb_walker.walks                    2                       # Table walker walks requested (Count)
system.cpu4.mmu.dtb_walker.walksLongDescriptor            2                       # Table walker walks initiated with long descriptors (Count)
system.cpu4.mmu.dtb_walker.walkWaitTime::samples            2                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu4.mmu.dtb_walker.walkWaitTime::0            2    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu4.mmu.dtb_walker.walkWaitTime::total            2                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu4.mmu.dtb_walker.pageSizes::4KiB            2    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu4.mmu.dtb_walker.pageSizes::total            2                       # Table walker page sizes translated (Count)
system.cpu4.mmu.dtb_walker.requestOrigin_Requested::Data            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.requestOrigin_Requested::total            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.requestOrigin_Completed::Data            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.requestOrigin_Completed::total            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.requestOrigin::total            4                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.instHits                    35625                       # Inst hits (Count)
system.cpu4.mmu.itb.instMisses                     24                       # Inst misses (Count)
system.cpu4.mmu.itb.inserts                        24                       # Number of times an entry is inserted into the TLB (Count)
system.cpu4.mmu.itb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu4.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu4.mmu.itb.instAccesses                35649                       # Inst accesses (Count)
system.cpu4.mmu.itb.hits                        35625                       # Total TLB (inst and data) hits (Count)
system.cpu4.mmu.itb.misses                         24                       # Total TLB (inst and data) misses (Count)
system.cpu4.mmu.itb.accesses                    35649                       # Total TLB (inst and data) accesses (Count)
system.cpu4.mmu.itb_walker.walks                   10                       # Table walker walks requested (Count)
system.cpu4.mmu.itb_walker.walksLongDescriptor           10                       # Table walker walks initiated with long descriptors (Count)
system.cpu4.mmu.itb_walker.walkWaitTime::samples           10                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu4.mmu.itb_walker.walkWaitTime::0           10    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu4.mmu.itb_walker.walkWaitTime::total           10                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu4.mmu.itb_walker.pageSizes::4KiB           10    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu4.mmu.itb_walker.pageSizes::total           10                       # Table walker page sizes translated (Count)
system.cpu4.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.requestOrigin_Requested::Inst           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.requestOrigin_Requested::total           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.requestOrigin_Completed::Inst           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.requestOrigin_Completed::total           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.requestOrigin::total           20                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.l2_shared.partialHits              12                       # partial translation hits (Count)
system.cpu4.mmu.l2_shared.instHits                 24                       # Inst hits (Count)
system.cpu4.mmu.l2_shared.instMisses                0                       # Inst misses (Count)
system.cpu4.mmu.l2_shared.readHits                  4                       # Read hits (Count)
system.cpu4.mmu.l2_shared.writeHits                 1                       # Write hits (Count)
system.cpu4.mmu.l2_shared.inserts                  12                       # Number of times an entry is inserted into the TLB (Count)
system.cpu4.mmu.l2_shared.flushTlb                132                       # Number of times a TLB invalidation was requested (Count)
system.cpu4.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu4.mmu.l2_shared.readAccesses              4                       # Read accesses (Count)
system.cpu4.mmu.l2_shared.writeAccesses             1                       # Write accesses (Count)
system.cpu4.mmu.l2_shared.instAccesses             24                       # Inst accesses (Count)
system.cpu4.mmu.l2_shared.hits                     29                       # Total TLB (inst and data) hits (Count)
system.cpu4.mmu.l2_shared.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu4.mmu.l2_shared.accesses                 29                       # Total TLB (inst and data) accesses (Count)
system.cpu4.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu4.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu4.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu4.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu4.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu4.mmu.stage2_dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu4.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu4.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu4.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu4.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu4.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu4.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu4.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu4.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu4.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu4.mmu.stage2_itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu4.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu4.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu4.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu4.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu4.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu4.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions             86                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples           44                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean 154124171.454545                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::stdev 28036127.091786                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10           44    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value     16356556                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value    162416156                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total           44                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON     22434956                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED   6781463544                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                        13346221                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                              1.456029                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              0.686800                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.commitStats0.numInsts             9166181                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps              10549395                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                 1.456029                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 0.686800                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts          9348975                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts          698912                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts         613310                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts               96                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass            1      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu      8914277     84.50%     84.50% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult       322833      3.06%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv           62      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0      0.00%     87.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead       698912      6.63%     94.19% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite       613310      5.81%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total     10549395                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedControl::IsControl      1722994                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsDirectControl      1463775                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsIndirectControl       259209                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCondControl      1294610                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsUncondControl       428374                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCall       260373                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsReturn       259021                       # Class of control type instructions committed (Count)
system.cpu5.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu5.exec_context.thread_0.numCallsReturns       519394                       # Number of times a function call or return occured (Count)
system.cpu5.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu5.exec_context.thread_0.numIdleCycles 2905446.008889                       # Number of idle cycles (Cycle)
system.cpu5.exec_context.thread_0.numBusyCycles 10440774.991111                       # Number of busy cycles (Cycle)
system.cpu5.exec_context.thread_0.notIdleFraction     0.782302                       # Percentage of non-idle cycles (Ratio)
system.cpu5.exec_context.thread_0.idleFraction     0.217698                       # Percentage of idle cycles (Ratio)
system.cpu5.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts       1312222                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numIntAluAccesses      9348975                       # Number of integer alu accesses (Count)
system.cpu5.executeStats0.numIntRegReads     13181100                       # Number of times the integer registers were read (Count)
system.cpu5.executeStats0.numIntRegWrites      7269860                       # Number of times the integer registers were written (Count)
system.cpu5.executeStats0.numMemRefs          1312222                       # Number of memory refs (Count)
system.cpu5.executeStats0.numMiscRegReads      1295825                       # Number of times the Misc registers were read (Count)
system.cpu5.executeStats0.numMiscRegWrites          799                       # Number of times the Misc registers were written (Count)
system.cpu5.executeStats0.numVecAluAccesses           96                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numVecRegReads           64                       # Number of times the vector registers were read (Count)
system.cpu5.executeStats0.numVecRegWrites           32                       # Number of times the vector registers were written (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetchStats0.numInsts              9166181                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps               10549395                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate            0.686800                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.numBranches           1722994                       # Number of branches fetched (Count)
system.cpu5.fetchStats0.branchRate           0.129100                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu5.mmu.prefetchFaults                      4                       # Number of MMU faults due to prefetch (Count)
system.cpu5.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu5.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu5.mmu.dtb.readHits                   529500                       # Read hits (Count)
system.cpu5.mmu.dtb.readMisses                     93                       # Read misses (Count)
system.cpu5.mmu.dtb.writeHits                  613289                       # Write hits (Count)
system.cpu5.mmu.dtb.writeMisses                    18                       # Write misses (Count)
system.cpu5.mmu.dtb.inserts                       102                       # Number of times an entry is inserted into the TLB (Count)
system.cpu5.mmu.dtb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu5.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu5.mmu.dtb.readAccesses               529593                       # Read accesses (Count)
system.cpu5.mmu.dtb.writeAccesses              613307                       # Write accesses (Count)
system.cpu5.mmu.dtb.hits                      1142789                       # Total TLB (inst and data) hits (Count)
system.cpu5.mmu.dtb.misses                        111                       # Total TLB (inst and data) misses (Count)
system.cpu5.mmu.dtb.accesses                  1142900                       # Total TLB (inst and data) accesses (Count)
system.cpu5.mmu.dtb_walker.walks                   93                       # Table walker walks requested (Count)
system.cpu5.mmu.dtb_walker.walksLongDescriptor           93                       # Table walker walks initiated with long descriptors (Count)
system.cpu5.mmu.dtb_walker.walkWaitTime::samples           93                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu5.mmu.dtb_walker.walkWaitTime::0           93    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu5.mmu.dtb_walker.walkWaitTime::total           93                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu5.mmu.dtb_walker.pageSizes::4KiB           76     86.36%     86.36% # Table walker page sizes translated (Count)
system.cpu5.mmu.dtb_walker.pageSizes::2MiB           12     13.64%    100.00% # Table walker page sizes translated (Count)
system.cpu5.mmu.dtb_walker.pageSizes::total           88                       # Table walker page sizes translated (Count)
system.cpu5.mmu.dtb_walker.requestOrigin_Requested::Data           93                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.requestOrigin_Requested::total           93                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.requestOrigin_Completed::Data           88                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.requestOrigin_Completed::total           88                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.requestOrigin::total          181                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.instHits                  9166003                       # Inst hits (Count)
system.cpu5.mmu.itb.instMisses                    178                       # Inst misses (Count)
system.cpu5.mmu.itb.inserts                       178                       # Number of times an entry is inserted into the TLB (Count)
system.cpu5.mmu.itb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu5.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu5.mmu.itb.instAccesses              9166181                       # Inst accesses (Count)
system.cpu5.mmu.itb.hits                      9166003                       # Total TLB (inst and data) hits (Count)
system.cpu5.mmu.itb.misses                        178                       # Total TLB (inst and data) misses (Count)
system.cpu5.mmu.itb.accesses                  9166181                       # Total TLB (inst and data) accesses (Count)
system.cpu5.mmu.itb_walker.walks                  133                       # Table walker walks requested (Count)
system.cpu5.mmu.itb_walker.walksLongDescriptor          133                       # Table walker walks initiated with long descriptors (Count)
system.cpu5.mmu.itb_walker.walkWaitTime::samples          133                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu5.mmu.itb_walker.walkWaitTime::0          133    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu5.mmu.itb_walker.walkWaitTime::total          133                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu5.mmu.itb_walker.pageSizes::4KiB          131     98.50%     98.50% # Table walker page sizes translated (Count)
system.cpu5.mmu.itb_walker.pageSizes::2MiB            2      1.50%    100.00% # Table walker page sizes translated (Count)
system.cpu5.mmu.itb_walker.pageSizes::total          133                       # Table walker page sizes translated (Count)
system.cpu5.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.requestOrigin_Requested::Inst          133                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.requestOrigin_Requested::total          133                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.requestOrigin_Completed::Inst          133                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.requestOrigin_Completed::total          133                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.requestOrigin::total          266                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.l2_shared.partialHits             207                       # partial translation hits (Count)
system.cpu5.mmu.l2_shared.instHits                173                       # Inst hits (Count)
system.cpu5.mmu.l2_shared.instMisses                5                       # Inst misses (Count)
system.cpu5.mmu.l2_shared.readHits                 78                       # Read hits (Count)
system.cpu5.mmu.l2_shared.readMisses               15                       # Read misses (Count)
system.cpu5.mmu.l2_shared.writeHits                15                       # Write hits (Count)
system.cpu5.mmu.l2_shared.writeMisses               3                       # Write misses (Count)
system.cpu5.mmu.l2_shared.inserts                 229                       # Number of times an entry is inserted into the TLB (Count)
system.cpu5.mmu.l2_shared.flushTlb                132                       # Number of times a TLB invalidation was requested (Count)
system.cpu5.mmu.l2_shared.flushedEntries            2                       # Number of entries that have been flushed from TLB (Count)
system.cpu5.mmu.l2_shared.readAccesses             93                       # Read accesses (Count)
system.cpu5.mmu.l2_shared.writeAccesses            18                       # Write accesses (Count)
system.cpu5.mmu.l2_shared.instAccesses            178                       # Inst accesses (Count)
system.cpu5.mmu.l2_shared.hits                    266                       # Total TLB (inst and data) hits (Count)
system.cpu5.mmu.l2_shared.misses                   23                       # Total TLB (inst and data) misses (Count)
system.cpu5.mmu.l2_shared.accesses                289                       # Total TLB (inst and data) accesses (Count)
system.cpu5.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu5.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu5.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu5.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu5.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu5.mmu.stage2_dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu5.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu5.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu5.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu5.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu5.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu5.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu5.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu5.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu5.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu5.mmu.stage2_itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu5.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu5.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu5.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu5.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu5.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu5.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions             22                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples           12                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean    127433666                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::stdev 52854133.669136                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value       127500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value    162416152                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total           12                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON   5274694508                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED   1529203992                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                        13223481                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                              1.059014                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              0.944275                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.commitStats0.numInsts            12486599                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps              12772178                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                 1.059014                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 0.944275                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts         10469758                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts         4676261                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts        2446369                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts              915                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass          104      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu      5647847     44.22%     44.22% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult         1407      0.01%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv          174      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd            3      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu            6      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            4      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc            3      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0      0.00%     44.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead      4676261     36.61%     80.85% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite      2446369     19.15%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total     12772178                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedControl::IsControl      2490715                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsDirectControl      2429357                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsIndirectControl        61267                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCondControl      2372918                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsUncondControl       117706                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCall        54320                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsReturn        58394                       # Class of control type instructions committed (Count)
system.cpu6.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu6.exec_context.thread_0.numCallsReturns       112714                       # Number of times a function call or return occured (Count)
system.cpu6.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu6.exec_context.thread_0.numIdleCycles 699044.363971                       # Number of idle cycles (Cycle)
system.cpu6.exec_context.thread_0.numBusyCycles 12524436.636029                       # Number of busy cycles (Cycle)
system.cpu6.exec_context.thread_0.notIdleFraction     0.947136                       # Percentage of non-idle cycles (Ratio)
system.cpu6.exec_context.thread_0.idleFraction     0.052864                       # Percentage of idle cycles (Ratio)
system.cpu6.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts       7122630                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numIntAluAccesses     10469758                       # Number of integer alu accesses (Count)
system.cpu6.executeStats0.numIntRegReads     12940153                       # Number of times the integer registers were read (Count)
system.cpu6.executeStats0.numIntRegWrites      5618147                       # Number of times the integer registers were written (Count)
system.cpu6.executeStats0.numMemRefs          7122630                       # Number of memory refs (Count)
system.cpu6.executeStats0.numMiscRegReads      6706236                       # Number of times the Misc registers were read (Count)
system.cpu6.executeStats0.numMiscRegWrites        27296                       # Number of times the Misc registers were written (Count)
system.cpu6.executeStats0.numVecAluAccesses          915                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numVecRegReads          876                       # Number of times the vector registers were read (Count)
system.cpu6.executeStats0.numVecRegWrites           83                       # Number of times the vector registers were written (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetchStats0.numInsts             12486599                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps               12772178                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate            0.944275                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.numBranches           2490715                       # Number of branches fetched (Count)
system.cpu6.fetchStats0.branchRate           0.188355                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu6.mmu.prefetchFaults                     16                       # Number of MMU faults due to prefetch (Count)
system.cpu6.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu6.mmu.permsFaults                         4                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu6.mmu.dtb.readHits                  4676695                       # Read hits (Count)
system.cpu6.mmu.dtb.readMisses                    625                       # Read misses (Count)
system.cpu6.mmu.dtb.writeHits                 2446236                       # Write hits (Count)
system.cpu6.mmu.dtb.writeMisses                   130                       # Write misses (Count)
system.cpu6.mmu.dtb.inserts                       695                       # Number of times an entry is inserted into the TLB (Count)
system.cpu6.mmu.dtb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu6.mmu.dtb.flushedEntries                 34                       # Number of entries that have been flushed from TLB (Count)
system.cpu6.mmu.dtb.readAccesses              4677320                       # Read accesses (Count)
system.cpu6.mmu.dtb.writeAccesses             2446366                       # Write accesses (Count)
system.cpu6.mmu.dtb.hits                      7122931                       # Total TLB (inst and data) hits (Count)
system.cpu6.mmu.dtb.misses                        755                       # Total TLB (inst and data) misses (Count)
system.cpu6.mmu.dtb.accesses                  7123686                       # Total TLB (inst and data) accesses (Count)
system.cpu6.mmu.dtb_walker.walks                  349                       # Table walker walks requested (Count)
system.cpu6.mmu.dtb_walker.walksLongDescriptor          349                       # Table walker walks initiated with long descriptors (Count)
system.cpu6.mmu.dtb_walker.walkWaitTime::samples          349                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu6.mmu.dtb_walker.walkWaitTime::0          349    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu6.mmu.dtb_walker.walkWaitTime::total          349                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu6.mmu.dtb_walker.pageSizes::4KiB          263     86.23%     86.23% # Table walker page sizes translated (Count)
system.cpu6.mmu.dtb_walker.pageSizes::2MiB           42     13.77%    100.00% # Table walker page sizes translated (Count)
system.cpu6.mmu.dtb_walker.pageSizes::total          305                       # Table walker page sizes translated (Count)
system.cpu6.mmu.dtb_walker.requestOrigin_Requested::Data          349                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.requestOrigin_Requested::total          349                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.requestOrigin_Completed::Data          305                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.requestOrigin_Completed::total          305                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.requestOrigin::total          654                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.instHits                 12484815                       # Inst hits (Count)
system.cpu6.mmu.itb.instMisses                   1807                       # Inst misses (Count)
system.cpu6.mmu.itb.inserts                      1791                       # Number of times an entry is inserted into the TLB (Count)
system.cpu6.mmu.itb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu6.mmu.itb.flushedEntries                 64                       # Number of entries that have been flushed from TLB (Count)
system.cpu6.mmu.itb.instAccesses             12486622                       # Inst accesses (Count)
system.cpu6.mmu.itb.hits                     12484815                       # Total TLB (inst and data) hits (Count)
system.cpu6.mmu.itb.misses                       1807                       # Total TLB (inst and data) misses (Count)
system.cpu6.mmu.itb.accesses                 12486622                       # Total TLB (inst and data) accesses (Count)
system.cpu6.mmu.itb_walker.walks                  547                       # Table walker walks requested (Count)
system.cpu6.mmu.itb_walker.walksLongDescriptor          547                       # Table walker walks initiated with long descriptors (Count)
system.cpu6.mmu.itb_walker.walkWaitTime::samples          547                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu6.mmu.itb_walker.walkWaitTime::0          547    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu6.mmu.itb_walker.walkWaitTime::total          547                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu6.mmu.itb_walker.pageSizes::4KiB          525     98.87%     98.87% # Table walker page sizes translated (Count)
system.cpu6.mmu.itb_walker.pageSizes::2MiB            6      1.13%    100.00% # Table walker page sizes translated (Count)
system.cpu6.mmu.itb_walker.pageSizes::total          531                       # Table walker page sizes translated (Count)
system.cpu6.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.requestOrigin_Requested::Inst          547                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.requestOrigin_Requested::total          547                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.requestOrigin_Completed::Inst          531                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.requestOrigin_Completed::total          531                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.requestOrigin::total         1078                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.l2_shared.partialHits             825                       # partial translation hits (Count)
system.cpu6.mmu.l2_shared.instHits               1790                       # Inst hits (Count)
system.cpu6.mmu.l2_shared.instMisses               17                       # Inst misses (Count)
system.cpu6.mmu.l2_shared.readHits                572                       # Read hits (Count)
system.cpu6.mmu.l2_shared.readMisses               53                       # Read misses (Count)
system.cpu6.mmu.l2_shared.writeHits               113                       # Write hits (Count)
system.cpu6.mmu.l2_shared.writeMisses              17                       # Write misses (Count)
system.cpu6.mmu.l2_shared.inserts                 868                       # Number of times an entry is inserted into the TLB (Count)
system.cpu6.mmu.l2_shared.flushTlb                132                       # Number of times a TLB invalidation was requested (Count)
system.cpu6.mmu.l2_shared.flushedEntries          119                       # Number of entries that have been flushed from TLB (Count)
system.cpu6.mmu.l2_shared.readAccesses            625                       # Read accesses (Count)
system.cpu6.mmu.l2_shared.writeAccesses           130                       # Write accesses (Count)
system.cpu6.mmu.l2_shared.instAccesses           1807                       # Inst accesses (Count)
system.cpu6.mmu.l2_shared.hits                   2475                       # Total TLB (inst and data) hits (Count)
system.cpu6.mmu.l2_shared.misses                   87                       # Total TLB (inst and data) misses (Count)
system.cpu6.mmu.l2_shared.accesses               2562                       # Total TLB (inst and data) accesses (Count)
system.cpu6.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu6.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu6.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu6.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu6.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu6.mmu.stage2_dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu6.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu6.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu6.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu6.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu6.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu6.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu6.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu6.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu6.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu6.mmu.stage2_itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu6.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu6.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu6.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu6.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu6.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu6.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions             17                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean 39604024.444444                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::stdev 60378325.534307                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value       518500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value    157360152                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON   6627302280                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED    356436220                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                        13607840                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                             29.601953                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              0.033782                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.commitStats0.numInsts              459694                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps                539780                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                29.601953                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 0.033782                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts           503265                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts           99768                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts          74919                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts              263                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass           96      0.02%      0.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu       364695     67.56%     67.58% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult          210      0.04%     67.62% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv           38      0.01%     67.63% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd            0      0.00%     67.63% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0      0.00%     67.63% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0      0.00%     67.63% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0      0.00%     67.63% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.63% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0      0.00%     67.63% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0      0.00%     67.63% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.63% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd           14      0.00%     67.63% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.63% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu           14      0.00%     67.63% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp           12      0.00%     67.63% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt            0      0.00%     67.63% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc           14      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0      0.00%     67.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead        99768     18.48%     86.12% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite        74919     13.88%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total       539780                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedControl::IsControl        95950                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsDirectControl        79695                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsIndirectControl        16187                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCondControl        61878                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsUncondControl        34004                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCall        15060                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsReturn        15053                       # Class of control type instructions committed (Count)
system.cpu7.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu7.exec_context.thread_0.numCallsReturns        30113                       # Number of times a function call or return occured (Count)
system.cpu7.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu7.exec_context.thread_0.numIdleCycles 13063148.161331                       # Number of idle cycles (Cycle)
system.cpu7.exec_context.thread_0.numBusyCycles 544691.838669                       # Number of busy cycles (Cycle)
system.cpu7.exec_context.thread_0.notIdleFraction     0.040028                       # Percentage of non-idle cycles (Ratio)
system.cpu7.exec_context.thread_0.idleFraction     0.959972                       # Percentage of idle cycles (Ratio)
system.cpu7.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts        174687                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numIntAluAccesses       503265                       # Number of integer alu accesses (Count)
system.cpu7.executeStats0.numIntRegReads       574522                       # Number of times the integer registers were read (Count)
system.cpu7.executeStats0.numIntRegWrites       366203                       # Number of times the integer registers were written (Count)
system.cpu7.executeStats0.numMemRefs           174687                       # Number of memory refs (Count)
system.cpu7.executeStats0.numMiscRegReads        25863                       # Number of times the Misc registers were read (Count)
system.cpu7.executeStats0.numMiscRegWrites         7787                       # Number of times the Misc registers were written (Count)
system.cpu7.executeStats0.numVecAluAccesses          263                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numVecRegReads          225                       # Number of times the vector registers were read (Count)
system.cpu7.executeStats0.numVecRegWrites          124                       # Number of times the vector registers were written (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetchStats0.numInsts               459694                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                 539780                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate            0.033782                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.numBranches             95950                       # Number of branches fetched (Count)
system.cpu7.fetchStats0.branchRate           0.007051                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu7.mmu.prefetchFaults                     11                       # Number of MMU faults due to prefetch (Count)
system.cpu7.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu7.mmu.permsFaults                         5                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu7.mmu.dtb.readHits                   100103                       # Read hits (Count)
system.cpu7.mmu.dtb.readMisses                    169                       # Read misses (Count)
system.cpu7.mmu.dtb.writeHits                   74892                       # Write hits (Count)
system.cpu7.mmu.dtb.writeMisses                    49                       # Write misses (Count)
system.cpu7.mmu.dtb.inserts                       178                       # Number of times an entry is inserted into the TLB (Count)
system.cpu7.mmu.dtb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu7.mmu.dtb.flushedEntries                  5                       # Number of entries that have been flushed from TLB (Count)
system.cpu7.mmu.dtb.readAccesses               100272                       # Read accesses (Count)
system.cpu7.mmu.dtb.writeAccesses               74941                       # Write accesses (Count)
system.cpu7.mmu.dtb.hits                       174995                       # Total TLB (inst and data) hits (Count)
system.cpu7.mmu.dtb.misses                        218                       # Total TLB (inst and data) misses (Count)
system.cpu7.mmu.dtb.accesses                   175213                       # Total TLB (inst and data) accesses (Count)
system.cpu7.mmu.dtb_walker.walks                  197                       # Table walker walks requested (Count)
system.cpu7.mmu.dtb_walker.walksLongDescriptor          197                       # Table walker walks initiated with long descriptors (Count)
system.cpu7.mmu.dtb_walker.walkWaitTime::samples          197                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu7.mmu.dtb_walker.walkWaitTime::0          197    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu7.mmu.dtb_walker.walkWaitTime::total          197                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu7.mmu.dtb_walker.pageSizes::4KiB          142     84.52%     84.52% # Table walker page sizes translated (Count)
system.cpu7.mmu.dtb_walker.pageSizes::2MiB           26     15.48%    100.00% # Table walker page sizes translated (Count)
system.cpu7.mmu.dtb_walker.pageSizes::total          168                       # Table walker page sizes translated (Count)
system.cpu7.mmu.dtb_walker.requestOrigin_Requested::Data          197                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.requestOrigin_Requested::total          197                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.requestOrigin_Completed::Data          168                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.requestOrigin_Completed::total          168                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.requestOrigin::total          365                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.instHits                   459194                       # Inst hits (Count)
system.cpu7.mmu.itb.instMisses                    524                       # Inst misses (Count)
system.cpu7.mmu.itb.inserts                       504                       # Number of times an entry is inserted into the TLB (Count)
system.cpu7.mmu.itb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu7.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu7.mmu.itb.instAccesses               459718                       # Inst accesses (Count)
system.cpu7.mmu.itb.hits                       459194                       # Total TLB (inst and data) hits (Count)
system.cpu7.mmu.itb.misses                        524                       # Total TLB (inst and data) misses (Count)
system.cpu7.mmu.itb.accesses                   459718                       # Total TLB (inst and data) accesses (Count)
system.cpu7.mmu.itb_walker.walks                  338                       # Table walker walks requested (Count)
system.cpu7.mmu.itb_walker.walksLongDescriptor          338                       # Table walker walks initiated with long descriptors (Count)
system.cpu7.mmu.itb_walker.walkWaitTime::samples          338                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu7.mmu.itb_walker.walkWaitTime::0          338    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu7.mmu.itb_walker.walkWaitTime::total          338                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu7.mmu.itb_walker.pageSizes::4KiB          316     99.37%     99.37% # Table walker page sizes translated (Count)
system.cpu7.mmu.itb_walker.pageSizes::2MiB            2      0.63%    100.00% # Table walker page sizes translated (Count)
system.cpu7.mmu.itb_walker.pageSizes::total          318                       # Table walker page sizes translated (Count)
system.cpu7.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.requestOrigin_Requested::Inst          338                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.requestOrigin_Requested::total          338                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.requestOrigin_Completed::Inst          318                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.requestOrigin_Completed::total          318                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.requestOrigin::total          656                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.l2_shared.partialHits             487                       # partial translation hits (Count)
system.cpu7.mmu.l2_shared.instHits                513                       # Inst hits (Count)
system.cpu7.mmu.l2_shared.instMisses               11                       # Inst misses (Count)
system.cpu7.mmu.l2_shared.readHits                133                       # Read hits (Count)
system.cpu7.mmu.l2_shared.readMisses               36                       # Read misses (Count)
system.cpu7.mmu.l2_shared.writeHits                37                       # Write hits (Count)
system.cpu7.mmu.l2_shared.writeMisses              12                       # Write misses (Count)
system.cpu7.mmu.l2_shared.inserts                 510                       # Number of times an entry is inserted into the TLB (Count)
system.cpu7.mmu.l2_shared.flushTlb                132                       # Number of times a TLB invalidation was requested (Count)
system.cpu7.mmu.l2_shared.flushedEntries           12                       # Number of entries that have been flushed from TLB (Count)
system.cpu7.mmu.l2_shared.readAccesses            169                       # Read accesses (Count)
system.cpu7.mmu.l2_shared.writeAccesses            49                       # Write accesses (Count)
system.cpu7.mmu.l2_shared.instAccesses            524                       # Inst accesses (Count)
system.cpu7.mmu.l2_shared.hits                    683                       # Total TLB (inst and data) hits (Count)
system.cpu7.mmu.l2_shared.misses                   59                       # Total TLB (inst and data) misses (Count)
system.cpu7.mmu.l2_shared.accesses                742                       # Total TLB (inst and data) accesses (Count)
system.cpu7.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu7.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu7.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu7.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu7.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu7.mmu.stage2_dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu7.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu7.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu7.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu7.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu7.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu7.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu7.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu7.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu7.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu7.mmu.stage2_itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu7.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu7.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu7.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu7.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu7.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu7.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions             85                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples           43                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean 151953718.325581                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::stdev 31293549.623573                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10           43    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value     44370436                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value    162416156                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total           43                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON    269888612                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED   6534009888                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                   220                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  220                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                 8859                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                8859                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.realview_io.pio          200                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pci_ide.pio          364                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total          564                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pci_ide.dma::system.iobridge.cpu_side_port        17594                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pci_ide.dma::total        17594                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    18158                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.realview_io.pio          400                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pci_ide.pio          203                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total          603                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pci_ide.dma::system.iobridge.cpu_side_port       561384                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pci_ide.dma::total       561384                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                    561987                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                         0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys                0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                             0                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                           nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.mmu.dtb_walker         2960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.mmu.itb_walker         4112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.inst     37476452                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data      4305482                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.mmu.dtb_walker          784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.mmu.itb_walker         1080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst     38297888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data      4032741                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.mmu.dtb_walker            8                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.mmu.itb_walker           80                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst       137144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data        69835                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.mmu.dtb_walker            8                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.mmu.itb_walker           80                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst       151476                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data        77910                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.mmu.dtb_walker           16                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.mmu.itb_walker           80                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.inst       142596                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.data        72524                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.mmu.dtb_walker          920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.mmu.itb_walker         1128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.inst     36664724                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.data      3894529                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.mmu.dtb_walker         3488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.mmu.itb_walker         4592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.inst     49946424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.data     20103128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.mmu.dtb_walker         2040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.mmu.itb_walker         2856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.inst      1838792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.data       886292                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::pci_ide          232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      198122401                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst     37476452                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst     38297888                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst       137144                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst       151476                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu4.inst       142596                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu5.inst     36664724                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu6.inst     49946424                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu7.inst      1838792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total    164655496                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu0.data      2897994                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu1.data      2577645                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu2.data        51028                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu3.data        55822                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu4.data        52776                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu5.data      2511163                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu6.data     10786798                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu7.data       652867                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::pci_ide       561152                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     20147245                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.mmu.dtb_walker          370                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.mmu.itb_walker          514                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.inst      9369113                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data       574972                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.mmu.dtb_walker           98                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.mmu.itb_walker          135                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst      9574472                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data       549373                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.mmu.dtb_walker            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.mmu.itb_walker           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst        34286                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data         7521                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.mmu.dtb_walker            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.mmu.itb_walker           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst        37869                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data         8471                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.mmu.dtb_walker            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.mmu.itb_walker           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.inst        35649                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.data         7830                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.mmu.dtb_walker          115                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.mmu.itb_walker          141                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.inst      9166181                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.data       529576                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.mmu.dtb_walker          436                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.mmu.itb_walker          574                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.inst     12486606                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.data      4677163                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.mmu.dtb_walker          255                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.mmu.itb_walker          357                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.inst       459698                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.data       100238                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::pci_ide            29                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        47622076                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu0.data       655006                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu1.data       637981                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu2.data         6507                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu3.data         7130                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu4.data         6739                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu5.data       613299                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu6.data      2438621                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu7.data        74918                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::pci_ide         8768                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        4448969                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.mmu.dtb_walker       439004                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.mmu.itb_walker       609860                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.inst    5558218058                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data     638555854                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.mmu.dtb_walker       116277                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.mmu.itb_walker       160177                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst    5680047104                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data     598105014                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.mmu.dtb_walker         1186                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.mmu.itb_walker        11865                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst      20340139                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data      10357388                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.mmu.dtb_walker         1186                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.mmu.itb_walker        11865                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst      22465751                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data      11555010                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.mmu.dtb_walker         2373                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.mmu.itb_walker        11865                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.inst      21148738                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.data      10756200                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.mmu.dtb_walker       136447                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.mmu.itb_walker       167296                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.inst    5437828827                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.data     577606477                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.mmu.dtb_walker       517313                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.mmu.itb_walker       681050                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.inst    7407668042                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.data    2981540757                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.mmu.dtb_walker       302557                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.mmu.itb_walker       423580                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.inst     272715435                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.data     131447988                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::pci_ide           34408                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total       29383985092                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst   5558218058                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst   5680047104                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst     20340139                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst     22465751                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu4.inst     21148738                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu5.inst   5437828827                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu6.inst   7407668042                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu7.inst    272715435                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total   24420432093                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu0.data    429808099                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu1.data    382296408                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu2.data      7568079                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu3.data      8279088                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu4.data      7827329                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu5.data    372436311                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu6.data   1599814610                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu7.data     96828194                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::pci_ide       83225733                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       2988083850                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.mmu.dtb_walker       439004                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.mmu.itb_walker       609860                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst   5558218058                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data   1068363952                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.mmu.dtb_walker       116277                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.mmu.itb_walker       160177                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst   5680047104                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data    980401422                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.mmu.dtb_walker         1186                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.mmu.itb_walker        11865                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst     20340139                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data     17925467                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.mmu.dtb_walker         1186                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.mmu.itb_walker        11865                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst     22465751                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data     19834098                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.mmu.dtb_walker         2373                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.mmu.itb_walker        11865                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.inst     21148738                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.data     18583529                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.mmu.dtb_walker       136447                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.mmu.itb_walker       167296                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.inst   5437828827                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.data    950042788                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.mmu.dtb_walker       517313                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.mmu.itb_walker       681050                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.inst   7407668042                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.data   4581355367                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.mmu.dtb_walker       302557                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.mmu.itb_walker       423580                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.inst    272715435                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.data    228276181                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::pci_ide       83260141                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total      32372068941                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                    0                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                       0                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                     0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat                  0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                     nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat                   nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat                nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                   0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate              nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesRead                     0                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                       0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                 nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   2589131520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    2589131520                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower          384                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 582725745500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   2589131520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    2589131520                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower          384                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 582725745500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq             47595371                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            47608819                       # Transaction distribution (Count)
system.membus.transDist::WriteReq             4435671                       # Transaction distribution (Count)
system.membus.transDist::WriteResp            4435671                       # Transaction distribution (Count)
system.membus.transDist::SoftPFReq                465                       # Transaction distribution (Count)
system.membus.transDist::SoftPFExReq            13059                       # Transaction distribution (Count)
system.membus.transDist::SoftPFResp             13524                       # Transaction distribution (Count)
system.membus.transDist::LoadLockedReq          13448                       # Transaction distribution (Count)
system.membus.transDist::StoreCondReq           13442                       # Transaction distribution (Count)
system.membus.transDist::StoreCondResp          13442                       # Transaction distribution (Count)
system.membus.transDist::CleanSharedReq          7616                       # Transaction distribution (Count)
system.membus.transDist::CleanSharedResp         7616                       # Transaction distribution (Count)
system.membus.pktCount_system.iobridge.mem_side_port::system.mem_ctrls.port        17594                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iobridge.mem_side_port::total        17594                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache_port::system.mem_ctrls.port     18738226                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache_port::total     18738226                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache_port::system.bridge.cpu_side_port          146                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache_port::system.realview.gic.pio           90                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache_port::system.mem_ctrls.port      2459956                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache_port::total      2460192                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.mmu.itb_walker.port::system.mem_ctrls.port         1028                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.mmu.itb_walker.port::total         1028                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.mmu.dtb_walker.port::system.mem_ctrls.port          740                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.mmu.dtb_walker.port::total          740                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache_port::system.mem_ctrls.port     19148944                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache_port::total     19148944                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache_port::system.bridge.cpu_side_port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache_port::system.realview.gic.pio           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache_port::system.mem_ctrls.port      2374708                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache_port::total      2374736                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.mmu.itb_walker.port::system.mem_ctrls.port          270                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.mmu.itb_walker.port::total          270                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.mmu.dtb_walker.port::system.mem_ctrls.port          196                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.mmu.dtb_walker.port::total          196                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache_port::system.mem_ctrls.port        68572                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache_port::total        68572                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache_port::system.bridge.cpu_side_port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache_port::system.realview.gic.pio           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache_port::system.mem_ctrls.port        28056                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache_port::total        28074                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.mmu.itb_walker.port::system.mem_ctrls.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.mmu.itb_walker.port::total           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.mmu.dtb_walker.port::system.mem_ctrls.port            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.mmu.dtb_walker.port::total            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache_port::system.mem_ctrls.port        75738                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache_port::total        75738                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache_port::system.bridge.cpu_side_port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache_port::system.realview.gic.pio           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache_port::system.mem_ctrls.port        31202                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache_port::total        31220                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.mmu.itb_walker.port::system.mem_ctrls.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.mmu.itb_walker.port::total           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.mmu.dtb_walker.port::system.mem_ctrls.port            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.mmu.dtb_walker.port::total            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache_port::system.mem_ctrls.port        71298                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache_port::total        71298                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache_port::system.bridge.cpu_side_port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache_port::system.realview.gic.pio           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache_port::system.mem_ctrls.port        29138                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache_port::total        29160                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.mmu.itb_walker.port::system.mem_ctrls.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.mmu.itb_walker.port::total           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.mmu.dtb_walker.port::system.mem_ctrls.port            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.mmu.dtb_walker.port::total            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache_port::system.mem_ctrls.port     18332362                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache_port::total     18332362                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache_port::system.bridge.cpu_side_port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache_port::system.realview.gic.pio           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache_port::system.mem_ctrls.port      2285750                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache_port::total      2285782                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.mmu.itb_walker.port::system.mem_ctrls.port          282                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.mmu.itb_walker.port::total          282                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.mmu.dtb_walker.port::system.mem_ctrls.port          230                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.mmu.dtb_walker.port::total          230                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache_port::system.mem_ctrls.port     24973212                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache_port::total     24973212                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache_port::system.bridge.cpu_side_port          368                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache_port::system.realview.gic.pio           76                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache_port::system.mem_ctrls.port     14246800                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache_port::total     14247244                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.mmu.itb_walker.port::system.mem_ctrls.port         1148                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.mmu.itb_walker.port::total         1148                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.mmu.dtb_walker.port::system.mem_ctrls.port          872                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.mmu.dtb_walker.port::total          872                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache_port::system.mem_ctrls.port       919396                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache_port::total       919396                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache_port::system.bridge.cpu_side_port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache_port::system.realview.gic.pio           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache_port::system.mem_ctrls.port       350312                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache_port::total       350336                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.mmu.itb_walker.port::system.mem_ctrls.port          714                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.mmu.itb_walker.port::total          714                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.mmu.dtb_walker.port::system.mem_ctrls.port          510                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.mmu.dtb_walker.port::total          510                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               104158144                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.iobridge.mem_side_port::system.mem_ctrls.port       561384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iobridge.mem_side_port::total       561384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache_port::system.mem_ctrls.port     37476452                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache_port::total     37476452                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache_port::system.bridge.cpu_side_port          124                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache_port::system.realview.gic.pio          180                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache_port::system.mem_ctrls.port      7203476                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache_port::total      7203780                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.mmu.itb_walker.port::system.mem_ctrls.port         4112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.mmu.itb_walker.port::total         4112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.mmu.dtb_walker.port::system.mem_ctrls.port         2960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.mmu.dtb_walker.port::total         2960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache_port::system.mem_ctrls.port     38297888                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache_port::total     38297888                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache_port::system.bridge.cpu_side_port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache_port::system.realview.gic.pio           36                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache_port::system.mem_ctrls.port      6610386                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache_port::total      6610442                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.mmu.itb_walker.port::system.mem_ctrls.port         1080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.mmu.itb_walker.port::total         1080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.mmu.dtb_walker.port::system.mem_ctrls.port          784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.mmu.dtb_walker.port::total          784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache_port::system.mem_ctrls.port       137144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache_port::total       137144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache_port::system.bridge.cpu_side_port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache_port::system.realview.gic.pio           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache_port::system.mem_ctrls.port       120863                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache_port::total       120899                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.mmu.itb_walker.port::system.mem_ctrls.port           80                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.mmu.itb_walker.port::total           80                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.mmu.dtb_walker.port::system.mem_ctrls.port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.mmu.dtb_walker.port::total            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache_port::system.mem_ctrls.port       151476                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache_port::total       151476                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache_port::system.bridge.cpu_side_port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache_port::system.realview.gic.pio           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache_port::system.mem_ctrls.port       133732                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache_port::total       133768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.mmu.itb_walker.port::system.mem_ctrls.port           80                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.mmu.itb_walker.port::total           80                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.mmu.dtb_walker.port::system.mem_ctrls.port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.mmu.dtb_walker.port::total            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache_port::system.mem_ctrls.port       142596                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache_port::total       142596                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache_port::system.bridge.cpu_side_port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache_port::system.realview.gic.pio           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache_port::system.mem_ctrls.port       125300                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache_port::total       125344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.mmu.itb_walker.port::system.mem_ctrls.port           80                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.mmu.itb_walker.port::total           80                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.mmu.dtb_walker.port::system.mem_ctrls.port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.mmu.dtb_walker.port::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache_port::system.mem_ctrls.port     36664724                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache_port::total     36664724                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache_port::system.bridge.cpu_side_port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache_port::system.realview.gic.pio           36                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache_port::system.mem_ctrls.port      6405692                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache_port::total      6405756                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.mmu.itb_walker.port::system.mem_ctrls.port         1128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.mmu.itb_walker.port::total         1128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.mmu.dtb_walker.port::system.mem_ctrls.port          920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.mmu.dtb_walker.port::total          920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache_port::system.mem_ctrls.port     49946424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache_port::total     49946424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache_port::system.bridge.cpu_side_port          379                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache_port::system.realview.gic.pio          152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache_port::system.mem_ctrls.port     30889926                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache_port::total     30890457                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.mmu.itb_walker.port::system.mem_ctrls.port         4592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.mmu.itb_walker.port::total         4592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.mmu.dtb_walker.port::system.mem_ctrls.port         3488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.mmu.dtb_walker.port::total         3488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache_port::system.mem_ctrls.port      1838792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache_port::total      1838792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache_port::system.bridge.cpu_side_port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache_port::system.realview.gic.pio           36                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache_port::system.mem_ctrls.port      1539159                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache_port::total      1539207                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.mmu.itb_walker.port::system.mem_ctrls.port         2856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.mmu.itb_walker.port::total         2856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.mmu.dtb_walker.port::system.mem_ctrls.port         2040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.mmu.dtb_walker.port::total         2040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                218270765                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           52079072                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 52079072    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::5                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::6                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::7                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::8                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             52079072                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests           7616                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs             0                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages          137                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes       561152                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs          137                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 582725745500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                      216                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
