<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="DSP_FPGA_PARACOMM">
		<CBX_INST_ENTRY INSTANCE_NAME="|PARA_COMM|PLL_IP:U0|altpll:altpll_component" CBX_FILE_NAME="PLL_IP_altpll.v"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|PARA_COMM|RAM_2_PORT:U4|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_auq3.tdf"/>
	</PROJECT>
</LOG_ROOT>
