✔ [2/93] Built LeanRV64D.Sail.IntRange
✔ [3/93] Built LeanRV64D.Sail.BitVec
✔ [4/93] Built LeanRV64D.Sail.Sail
✔ [5/93] Built LeanRV64D.Defs
✔ [6/93] Built LeanRV64D.Specialization
✔ [7/93] Built LeanRV64D.RiscvExtras
✔ [8/93] Built LeanRV64D.Option
✔ [9/93] Built LeanRV64D.Flow
✔ [10/93] Built LeanRV64D.Arith
✔ [11/93] Built LeanRV64D.String
✔ [12/93] Built LeanRV64D.Mapping
✔ [13/93] Built LeanRV64D.Vector
✔ [14/93] Built LeanRV64D.HexBits
✔ [15/93] Built LeanRV64D.HexBitsSigned
✔ [16/93] Built LeanRV64D.DecBits
✔ [17/93] Built LeanRV64D.Prelude
✔ [18/93] Built LeanRV64D.RiscvErrors
✔ [19/93] Built LeanRV64D.RiscvXlen
✔ [20/93] Built LeanRV64D.RiscvFlen
✔ [21/93] Built LeanRV64D.RiscvVlen
✔ [22/93] Built LeanRV64D.PreludeMemAddrtype
✔ [23/93] Built LeanRV64D.PreludeMemMetadata
✔ [24/93] Built LeanRV64D.Result
✔ [25/93] Built LeanRV64D.Common
✔ [26/93] Built LeanRV64D.ReadWrite
✔ [27/93] Built LeanRV64D.PreludeMem
✔ [28/93] Built LeanRV64D.Arithmetic
✔ [29/93] Built LeanRV64D.RiscvTypesExt
✔ [30/93] Built LeanRV64D.RiscvTypes
✔ [31/93] Built LeanRV64D.RiscvVmemTypes
✔ [32/93] Built LeanRV64D.RiscvRegType
✔ [33/93] Built LeanRV64D.RiscvFregType
✔ [34/93] Built LeanRV64D.RiscvRegs
✔ [35/93] Built LeanRV64D.RiscvPcAccess
✔ [36/93] Built LeanRV64D.RiscvSysRegs
✔ [37/93] Built LeanRV64D.RiscvPmpRegs
✔ [38/93] Built LeanRV64D.RiscvPmpControl
✔ [39/93] Built LeanRV64D.RiscvExtRegs
✔ [40/93] Built LeanRV64D.RiscvAddrChecks
✔ [41/93] Built LeanRV64D.RiscvVregType
✔ [42/93] Built LeanRV64D.RiscvVextRegs
✔ [43/93] Built LeanRV64D.RiscvVextControl
✔ [44/93] Built LeanRV64D.RiscvSysExceptions
✔ [45/93] Built LeanRV64D.RiscvZihpm
✔ [46/93] Built LeanRV64D.RiscvSscofpmf
✔ [47/93] Built LeanRV64D.RiscvZkrControl
✔ [48/93] Built LeanRV64D.RiscvSoftfloatInterface
✔ [49/93] Built LeanRV64D.RiscvFdextRegs
✔ [50/93] Built LeanRV64D.RiscvSmcntrpmf
✔ [51/93] Built LeanRV64D.RiscvSysControl
✔ [52/93] Built LeanRV64D.RiscvPlatform
✔ [53/93] Built LeanRV64D.RiscvMem
✔ [54/93] Built LeanRV64D.RiscvVmemPte
✔ [55/93] Built LeanRV64D.RiscvVmemPtw
✔ [56/93] Built LeanRV64D.RiscvVmemTlb
✔ [57/93] Built LeanRV64D.RiscvVmem
✔ [58/93] Built LeanRV64D.RiscvTypesKext
✔ [59/93] Built LeanRV64D.RiscvInstsBase
✔ [60/93] Built LeanRV64D.RiscvInstsAext
✔ [61/93] Built LeanRV64D.RiscvInstsMext
✔ [62/93] Built LeanRV64D.RiscvInstsZicsr
✔ [63/93] Built LeanRV64D.RiscvInstsFext
✔ [64/93] Built LeanRV64D.RiscvInstsDext
✔ [65/93] Built LeanRV64D.RiscvInstsZba
✔ [66/93] Built LeanRV64D.RiscvInstsZbb
✔ [67/93] Built LeanRV64D.RiscvInstsZbs
✔ [68/93] Built LeanRV64D.RiscvInstsZfh
✔ [69/93] Built LeanRV64D.RiscvInstsZfa
✔ [70/93] Built LeanRV64D.RiscvInstsZbkb
✔ [71/93] Built LeanRV64D.RiscvInstsZicond
✔ [72/93] Built LeanRV64D.RiscvInstsVextUtils
✔ [73/93] Built LeanRV64D.RiscvInstsVextFpUtils
✔ [74/93] Built LeanRV64D.RiscvInstsVextVset
✔ [75/93] Built LeanRV64D.RiscvInstsVextArith
✔ [76/93] Built LeanRV64D.RiscvInstsVextFp
✔ [77/93] Built LeanRV64D.RiscvInstsVextMem
✔ [78/93] Built LeanRV64D.RiscvInstsVextMask
✔ [79/93] Built LeanRV64D.RiscvInstsVextVm
✔ [80/93] Built LeanRV64D.RiscvInstsVextFpVm
✔ [81/93] Built LeanRV64D.RiscvInstsVextRed
✔ [82/93] Built LeanRV64D.RiscvInstsVextFpRed
✔ [83/93] Built LeanRV64D.RiscvInstsZicbom
✔ [84/93] Built LeanRV64D.RiscvInstsZicboz
✔ [85/93] Built LeanRV64D.RiscvInstsEnd
✔ [86/93] Built LeanRV64D.RiscvCsrEnd
✔ [87/93] Built LeanRV64D.RiscvStepExt
✔ [88/93] Built LeanRV64D.RiscvDecodeExt
✔ [89/93] Built LeanRV64D.RiscvFetch
✔ [90/93] Built LeanRV64D.RiscvStep
✔ [91/93] Built LeanRV64D.Main
✔ [92/93] Built LeanRV64D
Build completed successfully.
