
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002577                       # Number of seconds simulated (Second)
simTicks                                   2576704500                       # Number of ticks simulated (Tick)
finalTick                                  2576704500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     53.50                       # Real time elapsed on the host (Second)
hostTickRate                                 48165184                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8537164                       # Number of bytes of host memory used (Byte)
simInsts                                      4403247                       # Number of instructions simulated (Count)
simOps                                        8893406                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    82308                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     166240                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          5153410                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        16714997                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       68                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       14673546                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  92467                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              7821644                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           8293352                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   4                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             5080654                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.888121                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.856377                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   2168432     42.68%     42.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    146660      2.89%     45.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    207859      4.09%     49.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    302466      5.95%     55.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    270484      5.32%     60.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    606418     11.94%     72.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    741800     14.60%     87.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    453336      8.92%     96.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    183199      3.61%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               5080654                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  500098     98.58%     98.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     98.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     98.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     98.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     98.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     98.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     98.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     98.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     98.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     98.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     98.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     98.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     98.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     24      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     21      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     3      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    2      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    579      0.11%     98.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  6469      1.28%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                46      0.01%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               46      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       112820      0.77%      0.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      12279572     83.69%     84.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           35      0.00%     84.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1430      0.01%     84.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          604      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          120      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          428      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         1254      0.01%     84.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     84.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         1089      0.01%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         1029      0.01%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          260      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1419093      9.67%     94.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       851901      5.81%     99.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         2044      0.01%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         1867      0.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       14673546                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.847347                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              507288                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.034572                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 35009237                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                24520529                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        13743237                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     18264                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    16252                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             8355                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    15058839                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         9175                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          13947517                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1318210                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    726029                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            2109181                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1500278                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       790971                       # Number of stores executed (Count)
system.cpu.numRate                           2.706464                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             955                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           72756                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4403247                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8893406                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.170366                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.170366                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.854434                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.854434                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   18191411                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  11440082                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       11276                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                       6021                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     6831270                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    5727206                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   5569478                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       63                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        1661797                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1032172                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        14989                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        17948                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 2615251                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2358707                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            227287                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1848897                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1846724                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998825                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   84108                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  4                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            1445                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                146                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1299                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          303                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         7820370                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              63                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            226923                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      3991397                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.228144                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.834116                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1852189     46.40%     46.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          417453     10.46%     56.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          269535      6.75%     63.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          526999     13.20%     76.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          113878      2.85%     79.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           79520      1.99%     81.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          133685      3.35%     85.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           84440      2.12%     87.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          513698     12.87%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      3991397                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4403247                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8893406                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1429662                       # Number of memory references committed (Count)
system.cpu.commit.loads                        918770                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1087048                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                       6178                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8824401                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 36307                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        65386      0.74%      0.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7393738     83.14%     83.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           25      0.00%     83.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1315      0.01%     83.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          422      0.00%     83.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          112      0.00%     83.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          328      0.00%     83.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          692      0.01%     83.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          746      0.01%     83.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          895      0.01%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           85      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       917740     10.32%     94.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       509327      5.73%     99.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         1030      0.01%     99.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         1565      0.02%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8893406                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        513698                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1800877                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1800877                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1800877                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1800877                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        15779                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           15779                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        15779                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          15779                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    664428496                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    664428496                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    664428496                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    664428496                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1816656                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1816656                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1816656                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1816656                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.008686                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.008686                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.008686                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.008686                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 42108.403321                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 42108.403321                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 42108.403321                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 42108.403321                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        14751                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          510                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      28.923529                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         2132                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              2132                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        10857                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         10857                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        10857                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        10857                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         4922                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         4922                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         4922                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         4922                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    193284996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    193284996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    193284996                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    193284996                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002709                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002709                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002709                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002709                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 39269.605039                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 39269.605039                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 39269.605039                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 39269.605039                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                   4858                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1290949                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1290949                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        14815                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         14815                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    622251000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    622251000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1305764                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1305764                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.011346                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.011346                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 42001.417482                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 42001.417482                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        10833                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        10833                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         3982                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         3982                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    152666000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    152666000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.003050                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.003050                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 38339.025615                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 38339.025615                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       509928                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         509928                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          964                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          964                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     42177496                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     42177496                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       510892                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       510892                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001887                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001887                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 43752.589212                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 43752.589212                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           24                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           24                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          940                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          940                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     40618996                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     40618996                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001840                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001840                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 43211.697872                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 43211.697872                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2576704500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse            63.966664                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1805799                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               4922                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             366.883178                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              132500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data    63.966664                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999479                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999479                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           61                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           14538170                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          14538170                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2576704500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   686693                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1008899                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   2848974                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                308962                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 227126                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1719302                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   604                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               20488468                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2715                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2576704500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2576704500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles             661966                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       10964273                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     2615251                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1930978                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       4188791                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  455436                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  266                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1883                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           21                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    588516                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 26081                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            5080654                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.328386                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.431036                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  1139798     22.43%     22.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   783416     15.42%     37.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   229095      4.51%     42.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    77623      1.53%     43.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    37824      0.74%     44.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   665135     13.09%     57.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    22063      0.43%     58.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    98390      1.94%     60.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2027310     39.90%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              5080654                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.507480                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.127576                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         586665                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            586665                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        586665                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           586665                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1851                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1851                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1851                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1851                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    103808499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    103808499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    103808499                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    103808499                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       588516                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        588516                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       588516                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       588516                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.003145                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.003145                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.003145                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.003145                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 56082.387358                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 56082.387358                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 56082.387358                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 56082.387358                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          369                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      92.250000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          915                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               915                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          429                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           429                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          429                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          429                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1422                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1422                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1422                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1422                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     82568000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     82568000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     82568000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     82568000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.002416                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.002416                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.002416                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.002416                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 58064.697609                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 58064.697609                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 58064.697609                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 58064.697609                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    915                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       586665                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          586665                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1851                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1851                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    103808499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    103808499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       588516                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       588516                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.003145                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.003145                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 56082.387358                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 56082.387358                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          429                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          429                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1422                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1422                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     82568000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     82568000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.002416                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.002416                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 58064.697609                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 58064.697609                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2576704500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           500.728920                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               588086                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1421                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             413.853624                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               62500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   500.728920                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.977986                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.977986                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          506                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           96                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          410                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.988281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            1178453                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           1178453                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2576704500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    227126                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     919634                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     6090                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               16715065                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 4188                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1661797                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1032172                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    66                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1005                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     4581                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             76                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         172177                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       113902                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               286079                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 13843656                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                13751592                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  10054563                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  13507462                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.668445                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.744371                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2576704500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2576704500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       10882                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  743027                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   31                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  76                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 521280                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    388                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             918770                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.129809                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            10.297261                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 908447     98.88%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  528      0.06%     98.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 2197      0.24%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  479      0.05%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   97      0.01%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   84      0.01%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   92      0.01%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  189      0.02%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  208      0.02%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  291      0.03%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                444      0.05%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                714      0.08%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               3770      0.41%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               1219      0.13%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              221                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               918770                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1317174                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  790971                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       598                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       138                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2576704500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  588802                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       413                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2576704500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   2576704500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 227126                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   888286                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  959374                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           3448                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   2806844                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                195576                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               19288083                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  1972                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  14701                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1485                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  27263                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            23736866                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    44715703                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 26373451                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     17469                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              10849431                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 12887421                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      92                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  67                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1121524                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         20189681                       # The number of ROB reads (Count)
system.cpu.rob.writes                        34527530                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4403247                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8893406                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    35                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    127                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   2299                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      2426                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   127                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  2299                       # number of overall hits (Count)
system.l2.overallHits::total                     2426                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1294                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 2623                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    3917                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1294                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                2623                       # number of overall misses (Count)
system.l2.overallMisses::total                   3917                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        79048000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       160666500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          239714500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       79048000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      160666500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         239714500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               1421                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data               4922                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  6343                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              1421                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data              4922                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 6343                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.910626                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.532913                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.617531                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.910626                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.532913                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.617531                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 61088.098918                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 61252.954632                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    61198.493745                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 61088.098918                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 61252.954632                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   61198.493745                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.demandMshrMisses::cpu.inst             1294                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             2623                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                3917                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1294                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            2623                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               3917                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     66118000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    134436500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      200554500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     66118000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    134436500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     200554500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.910626                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.532913                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.617531                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.910626                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.532913                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.617531                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 51095.826893                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 51252.954632                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 51201.046719                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 51095.826893                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 51252.954632                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 51201.046719                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst             127                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                127                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1294                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1294                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     79048000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     79048000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         1421                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1421                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.910626                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.910626                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 61088.098918                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 61088.098918                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1294                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1294                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     66118000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     66118000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.910626                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.910626                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 51095.826893                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 51095.826893                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                367                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   367                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data              575                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                 575                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data     35147500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       35147500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data            942                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total               942                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.610403                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.610403                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 61126.086957                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 61126.086957                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data          575                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total             575                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data     29397500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     29397500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.610403                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.610403                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 51126.086957                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 51126.086957                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           1932                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              1932                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         2048                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            2048                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    125519000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    125519000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data         3980                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          3980                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.514573                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.514573                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 61288.574219                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 61288.574219                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         2048                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         2048                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    105039000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    105039000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.514573                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.514573                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 51288.574219                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 51288.574219                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          915                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              915                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          915                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          915                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         2132                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             2132                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         2132                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         2132                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2576704500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  3703.978975                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        12112                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       3916                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.092952                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       52000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst      1186.807310                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      2517.171665                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.036218                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.076818                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.113036                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           3916                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   80                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 3836                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.119507                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     100820                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    100820                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2576704500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst            82816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data           167872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total              250688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst        82816                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total           82816                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              1294                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data              2623                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                 3917                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst            32140278                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data            65149884                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total               97290163                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst        32140278                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total           32140278                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst           32140278                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data           65149884                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total              97290163                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2576704500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                3341                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                575                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               575                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           3342                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         7833                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total         7833                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    7833                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       250624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       250624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   250624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               4503                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     4503    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 4503                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2576704500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             5612704                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           19580000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           4503                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp               5401                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         2132                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          915                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             2726                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq               942                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp              942                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1422                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          3980                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3757                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        14702                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  18459                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       149440                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       451456                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  600896                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               1                       # Total snoops (Count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              6344                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000631                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.025104                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    6340     99.94%     99.94% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       4      0.06%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                6344                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2576704500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            9105500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2132997                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy           7383000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         12117                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         5773                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
