ISim log file
Running: /home/csusb.edu/006198682/Documents/CSE 401/CSE401_Project/pipeline_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/csusb.edu/006198682/Documents/CSE 401/CSE401_Project/pipeline_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "/home/csusb.edu/006198682/Documents/CSE 401/CSE401_Project/I_EXECUTE.v" Line 28.  For instance IEXECUTE2/ex_mux_2/, width 32 of formal port a is not equal to width 5 of actual signal instrout_1511.
WARNING: File "/home/csusb.edu/006198682/Documents/CSE 401/CSE401_Project/I_EXECUTE.v" Line 28.  For instance IEXECUTE2/ex_mux_2/, width 32 of formal port b is not equal to width 5 of actual signal instrout_2016.
WARNING: File "/home/csusb.edu/006198682/Documents/CSE 401/CSE401_Project/I_EXECUTE.v" Line 39.  For instance IEXECUTE2/ex_mux_2/, width 32 of formal port y is not equal to width 5 of actual signal muxout.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
2348875776
2349072385
2147483648
      4128
   2103328
 276889614
2147483648
2147483648
2147483648
 276824079
2147483648
2147483648
2147483648
   4397088
   6295584
   8462370
 268500980
2147483648
2147483648
2147483648
   6301728
 268435464
2147483648
2147483648
         1
         6
         0
         0
         0
         0
Finished circuit initialization process.
RTYPE.
LW.
RTYPE.
BEQ.
BEQ.
RTYPE.
BEQ.
BEQ.
BEQ.
RTYPE.
BEQ.
BEQ.
Stopped at time : 40 ns :  in File "/home/csusb.edu/006198682/Documents/CSE 401/CSE401_Project/Pipeline.v" Line 22 
# restart
# run all
Simulator is doing circuit initialization process.
2348875776
2349072385
2147483648
      4128
   2103328
 276889614
2147483648
2147483648
2147483648
 276824079
2147483648
2147483648
2147483648
   4397088
   6295584
   8462370
 268500980
2147483648
2147483648
2147483648
   6301728
 268435464
2147483648
2147483648
         1
         6
         0
         0
         0
         0
Finished circuit initialization process.
RTYPE.
LW.
RTYPE.
BEQ.
BEQ.
RTYPE.
BEQ.
BEQ.
BEQ.
RTYPE.
BEQ.
BEQ.
Stopped at time : 40 ns :  in File "/home/csusb.edu/006198682/Documents/CSE 401/CSE401_Project/Pipeline.v" Line 22 
# restart
# run all
Simulator is doing circuit initialization process.
2348875776
2349072385
2147483648
      4128
   2103328
 276889614
2147483648
2147483648
2147483648
 276824079
2147483648
2147483648
2147483648
   4397088
   6295584
   8462370
 268500980
2147483648
2147483648
2147483648
   6301728
 268435464
2147483648
2147483648
         1
         6
         0
         0
         0
         0
Finished circuit initialization process.
RTYPE.
LW.
RTYPE.
BEQ.
BEQ.
RTYPE.
BEQ.
BEQ.
BEQ.
RTYPE.
BEQ.
BEQ.
Stopped at time : 40 ns :  in File "/home/csusb.edu/006198682/Documents/CSE 401/CSE401_Project/Pipeline.v" Line 22 
# exit 0
