
;; Function ILI9341_SetAddress (ILI9341_SetAddress, funcdef_no=332, decl_uid=9997, cgraph_uid=336, symbol_order=337)

*****starting processing of loop 1 ******
setting blocks to analyze 3, 5
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 2 ( 0.33)
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 2 ( 0.33)
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 3 (  0.5)


starting region dump


ILI9341_SetAddress

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 27
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r114={1d,2u} r115={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} 
;;    total ref usage 60{32d,28u,0e} in 22{22 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0
;;  reg->defs[] map:	100[0,0] 113[1,1] 119[2,2] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u5(7){ }u6(13){ }u7(102){ }u8(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 113 119
;; live  in  	
;; live  gen 	 100 [cc] 113 119
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(3) 100[0],113[1],119[2]
;; rd  kill	(3) 100[0],113[1],119[2]
;;  UD chains for artificial uses at top

(code_label 15 60 7 3 2 (nil) [0 uses])
(note 7 15 8 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 8
(debug_insn 8 7 9 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
;;   UD chains for insn luid 1 uid 9
(debug_insn 9 8 12 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
;;   UD chains for insn luid 2 uid 12
;;      reg 122 { }
(insn 12 9 14 3 (set (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 122)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
;;   UD chains for insn luid 3 uid 14
;;      reg 119 { d2(bb 3 insn 12) }
(insn 14 12 16 3 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
;;   UD chains for insn luid 4 uid 16
;;      reg 113 { d1(bb 3 insn 14) }
(insn 16 14 17 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
;;   UD chains for insn luid 5 uid 17
;;      reg 100 { d0(bb 3 insn 16) }
(jump_insn 17 16 62 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 62)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 62)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 100[0],113[1],119[2]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 62 17 61 5 3 (nil) [1 uses])
(note 61 62 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



*****ending processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_SetAddress

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r114={1d,2u} r115={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} 
;;    total ref usage 60{32d,28u,0e} in 22{22 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 115 [ address ])
        (reg:SI 0 r0 [ address ])) "../System/lcd_ili9341.c":86:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ address ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 60 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 60 6 15 2 (set (reg/f:SI 122)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 15 60 7 3 2 (nil) [0 uses])
(note 7 15 8 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 8 7 9 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 9 8 12 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 12 9 14 3 (set (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 122)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 14 12 16 3 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 16 14 17 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 17 16 62 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 62)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 62)
      ; pc falls through to BB 4
(code_label 62 17 61 5 3 (nil) [1 uses])
(note 61 62 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 3
(note 18 61 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 20 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 20 19 21 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(insn 21 20 22 4 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (mem:HI (reg/v/f:SI 115 [ address ]) [1 *address_4(D)+0 S2 A16]))) "../System/lcd_ili9341.c":92:2 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 115 [ address ])
        (nil)))
(debug_insn 22 21 23 4 (var_location:HI address (subreg:HI (reg:SI 114 [ _2 ]) 0)) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 23 22 24 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 24 23 25 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 25 24 27 4 (set (reg/f:SI 120)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 25 28 4 (set (mem/v:HI (reg/f:SI 120) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg/s/v:HI (reg:SI 114 [ _2 ]) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(debug_insn 28 27 29 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 29 28 30 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 30 29 31 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 31 30 32 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 32 31 0 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))

;; Function ILI9341_SendData (ILI9341_SendData, funcdef_no=333, decl_uid=10000, cgraph_uid=337, symbol_order=338)

*****starting processing of loop 5 ******
setting blocks to analyze 15, 23
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 25 n_edges 34 count 2 ( 0.08)
df_worklist_dataflow_doublequeue: n_basic_blocks 25 n_edges 34 count 2 ( 0.08)
df_worklist_dataflow_doublequeue: n_basic_blocks 25 n_edges 34 count 3 ( 0.12)


starting region dump


ILI9341_SendData

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 162
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={4d,2u} r2={4d,1u} r3={4d,1u} r7={1d,24u} r12={4d} r13={1d,26u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={12d,10u} r101={2d} r102={1d,24u} r103={1d,23u} r104={2d} r105={2d} r106={2d} r114={1d,1u} r116={1d,1u} r117={1d,2u} r118={1d,1u} r120={2d,3u} r123={2d,1u} r124={2d,5u} r125={5d,14u} r127={1d,1u} r131={1d,1u} r135={1d,1u} r137={1d,1u} r139={1d,1u} r143={1d,1u} r147={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,6u} 
;;    total ref usage 389{228d,161u,0e} in 98{96 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0
;;  reg->defs[] map:	100[0,0] 118[1,1] 147[2,2] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u100(7){ }u101(13){ }u102(102){ }u103(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 100 [cc] 118 147
;; live  in  	
;; live  gen 	 100 [cc] 118 147
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(3) 100[0],118[1],147[2]
;; rd  kill	(3) 100[0],118[1],147[2]
;;  UD chains for artificial uses at top

(code_label 120 109 110 15 15 (nil) [0 uses])
(note 110 120 111 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 111
;;      reg 125 { }
(debug_insn 111 110 112 15 (var_location:SI remain (reg/v:SI 125 [ length ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 112
;;      reg 120 { }
(debug_insn 112 111 113 15 (var_location:SI len (reg/v:SI 120 [ len ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 113
(debug_insn 113 112 114 15 (debug_marker) "../System/lcd_ili9341.c":144:49 -1
     (nil))
;;   UD chains for insn luid 3 uid 114
(debug_insn 114 113 117 15 (debug_marker) "../System/lcd_ili9341.c":144:9 -1
     (nil))
;;   UD chains for insn luid 4 uid 117
;;      reg 153 { }
(insn 117 114 119 15 (set (reg:SI 147 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 153)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":144:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
;;   UD chains for insn luid 5 uid 119
;;      reg 147 { d2(bb 15 insn 117) }
(insn 119 117 121 15 (set (reg:SI 118 [ _20 ])
        (zero_extend:SI (subreg:QI (reg:SI 147 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":144:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 147 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
;;   UD chains for insn luid 6 uid 121
;;      reg 118 { d1(bb 15 insn 119) }
(insn 121 119 122 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 118 [ _20 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":144:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _20 ])
        (nil)))
;;   UD chains for insn luid 7 uid 122
;;      reg 100 { d0(bb 15 insn 121) }
(jump_insn 122 121 186 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 186)
            (pc))) "../System/lcd_ili9341.c":144:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 186)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 100[0],118[1],147[2]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 186 122 185 23 23 (nil) [1 uses])
(note 185 186 123 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



*****ending processing of loop 5 ******
starting the processing of deferred insns
ending the processing of deferred insns
*****starting processing of loop 4 ******
setting blocks to analyze 11, 12, 13, 14, 15, 16, 17, 22, 23
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 25 n_edges 34 count 15 (  0.6)
df_worklist_dataflow_doublequeue: n_basic_blocks 25 n_edges 34 count 18 ( 0.72)
df_worklist_dataflow_doublequeue: n_basic_blocks 25 n_edges 34 count 19 ( 0.76)


starting region dump


ILI9341_SendData

Dataflow summary:
def_info->table_size = 99, use_info->table_size = 162
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={4d,2u} r2={4d,1u} r3={4d,1u} r7={1d,24u} r12={4d} r13={1d,26u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={12d,10u} r101={2d} r102={1d,24u} r103={1d,23u} r104={2d} r105={2d} r106={2d} r114={1d,1u} r116={1d,1u} r117={1d,2u} r118={1d,1u} r120={2d,3u} r123={2d,1u} r124={2d,5u} r125={5d,14u} r127={1d,1u} r131={1d,1u} r135={1d,1u} r137={1d,1u} r139={1d,1u} r143={1d,1u} r147={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,6u} 
;;    total ref usage 389{228d,161u,0e} in 98{96 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88
;;  reg->defs[] map:	0[0,1] 1[2,3] 2[4,5] 3[6,7] 12[8,9] 14[10,10] 15[11,11] 16[12,12] 17[13,13] 18[14,14] 19[15,15] 20[16,16] 21[17,17] 22[18,18] 23[19,19] 24[20,20] 25[21,21] 26[22,22] 27[23,23] 28[24,24] 29[25,25] 30[26,26] 31[27,27] 48[28,28] 49[29,29] 50[30,30] 51[31,31] 52[32,32] 53[33,33] 54[34,34] 55[35,35] 56[36,36] 57[37,37] 58[38,38] 59[39,39] 60[40,40] 61[41,41] 62[42,42] 63[43,43] 64[44,44] 65[45,45] 66[46,46] 67[47,47] 68[48,48] 69[49,49] 70[50,50] 71[51,51] 72[52,52] 73[53,53] 74[54,54] 75[55,55] 76[56,56] 77[57,57] 78[58,58] 79[59,59] 80[60,60] 81[61,61] 82[62,62] 83[63,63] 84[64,64] 85[65,65] 86[66,66] 87[67,67] 88[68,68] 89[69,69] 90[70,70] 91[71,71] 92[72,72] 93[73,73] 94[74,74] 95[75,75] 96[76,76] 97[77,77] 98[78,78] 99[79,79] 100[80,84] 101[85,85] 104[86,86] 105[87,87] 106[88,88] 118[89,89] 120[90,91] 124[92,92] 125[93,94] 143[95,95] 147[96,96] 150[97,97] 151[98,98] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u74(7){ }u75(13){ }u76(102){ }u77(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc]
;; live  in  	 124 125
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(3) 124[92],125[93,94]
;; rd  gen 	(1) 100[80]
;; rd  kill	(5) 100[80,81,82,83,84]
;;  UD chains for artificial uses at top

(code_label 145 86 87 11 16 (nil) [0 uses])
(note 87 145 88 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 88
;;      reg 125 { d94(bb 13 insn 7) d93(bb 12 insn 104) }
(debug_insn 88 87 89 11 (var_location:SI remain (reg/v:SI 125 [ length ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 89
;;      reg 125 { d94(bb 13 insn 7) d93(bb 12 insn 104) }
(debug_insn 89 88 90 11 (var_location:SI len (reg/v:SI 125 [ length ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 90
;;      reg 124 { d92(bb 17 insn 140) }
(debug_insn 90 89 91 11 (var_location:SI data (reg/v/f:SI 124 [ data ])) -1
     (nil))
;;   UD chains for insn luid 3 uid 91
(debug_insn 91 90 92 11 (debug_marker) "../System/lcd_ili9341.c":131:2 -1
     (nil))
;;   UD chains for insn luid 4 uid 92
(debug_insn 92 91 95 11 (debug_marker) "../System/lcd_ili9341.c":133:3 -1
     (nil))
;;   UD chains for insn luid 5 uid 95
;;      reg 125 { d94(bb 13 insn 7) d93(bb 12 insn 104) }
(insn 95 92 96 11 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ length ])
            (const_int 65536 [0x10000]))) "../System/lcd_ili9341.c":133:6 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 6 uid 96
;;      reg 100 { d80(bb 11 insn 95) }
(jump_insn 96 95 97 11 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 168)
            (pc))) "../System/lcd_ili9341.c":133:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 168)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  out 	 124 125
;; rd  out 	(3) 124[92],125[93,94]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u83(7){ }u84(13){ }u85(102){ }u86(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 120 125 143
;; live  in  	 124 125
;; live  gen 	 120 125 143
;; live  kill	
;; rd  in  	(4) 100[80],124[92],125[93,94]
;; rd  gen 	(3) 120[90],125[93],143[95]
;; rd  kill	(5) 120[90,91],125[93,94],143[95]
;;  UD chains for artificial uses at top

(note 97 96 98 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 98
(debug_insn 98 97 99 12 (debug_marker) "../System/lcd_ili9341.c":135:4 -1
     (nil))
;;   UD chains for insn luid 1 uid 99
(debug_insn 99 98 100 12 (var_location:SI len (const_int 65535 [0xffff])) "../System/lcd_ili9341.c":135:8 -1
     (nil))
;;   UD chains for insn luid 2 uid 100
(debug_insn 100 99 103 12 (debug_marker) "../System/lcd_ili9341.c":136:4 -1
     (nil))
;;   UD chains for insn luid 3 uid 103
;;      reg 125 { d94(bb 13 insn 7) d93(bb 12 insn 104) }
(insn 103 100 104 12 (set (reg:SI 143)
        (plus:SI (reg/v:SI 125 [ length ])
            (const_int -65280 [0xffffffffffff0100]))) "../System/lcd_ili9341.c":136:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 125 [ length ])
        (nil)))
;;   UD chains for insn luid 4 uid 104
;;      reg 143 { d95(bb 12 insn 103) }
(insn 104 103 106 12 (set (reg/v:SI 125 [ length ])
        (plus:SI (reg:SI 143)
            (const_int -255 [0xffffffffffffff01]))) "../System/lcd_ili9341.c":136:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
;;   UD chains for insn luid 5 uid 106
;;      reg 125 { d93(bb 12 insn 104) }
(debug_insn 106 104 5 12 (var_location:SI remain (reg/v:SI 125 [ length ])) "../System/lcd_ili9341.c":136:11 -1
     (nil))
;;   UD chains for insn luid 6 uid 5
(insn 5 106 168 12 (set (reg/v:SI 120 [ len ])
        (const_int 65535 [0xffff])) "../System/lcd_ili9341.c":135:8 728 {*thumb2_movsi_vfp}
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153
;; live  out 	 120 124 125
;; rd  out 	(3) 120[90],124[92],125[93]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u91(7){ }u92(13){ }u93(102){ }u94(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 120 125
;; live  in  	 124 125
;; live  gen 	 120 125
;; live  kill	
;; rd  in  	(4) 100[80],124[92],125[93,94]
;; rd  gen 	(2) 120[91],125[94]
;; rd  kill	(4) 120[90,91],125[93,94]
;;  UD chains for artificial uses at top

(code_label 168 5 167 13 18 (nil) [1 uses])
(note 167 168 6 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 6
;;      reg 125 { d94(bb 13 insn 7) d93(bb 12 insn 104) }
(insn 6 167 7 13 (set (reg/v:SI 120 [ len ])
        (reg/v:SI 125 [ length ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 125 [ length ])
        (nil)))
;;   UD chains for insn luid 1 uid 7
(insn 7 6 107 13 (set (reg/v:SI 125 [ length ])
        (const_int 0 [0])) "../System/lcd_ili9341.c":140:11 728 {*thumb2_movsi_vfp}
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153
;; live  out 	 120 124 125
;; rd  out 	(3) 120[91],124[92],125[94]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u96(7){ }u97(13){ }u98(102){ }u99(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 120 124 125
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 120[90,91],124[92],125[93,94]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 107 7 108 14 14 (nil) [0 uses])
(note 108 107 109 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 109
(debug_insn 109 108 120 14 (var_location:SI remain (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":140:11 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153
;; live  out 	 120 124 125
;; rd  out 	(5) 120[90,91],124[92],125[93,94]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u100(7){ }u101(13){ }u102(102){ }u103(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 100 [cc] 118 147
;; live  in  	 120 124 125
;; live  gen 	 100 [cc] 118 147
;; live  kill	
;; rd  in  	(5) 120[90,91],124[92],125[93,94]
;; rd  gen 	(3) 100[81],118[89],147[96]
;; rd  kill	(7) 100[80,81,82,83,84],118[89],147[96]
;;  UD chains for artificial uses at top

(code_label 120 109 110 15 15 (nil) [0 uses])
(note 110 120 111 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 111
;;      reg 125 { d94(bb 13 insn 7) d93(bb 12 insn 104) }
(debug_insn 111 110 112 15 (var_location:SI remain (reg/v:SI 125 [ length ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 112
;;      reg 120 { d91(bb 13 insn 6) d90(bb 12 insn 5) }
(debug_insn 112 111 113 15 (var_location:SI len (reg/v:SI 120 [ len ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 113
(debug_insn 113 112 114 15 (debug_marker) "../System/lcd_ili9341.c":144:49 -1
     (nil))
;;   UD chains for insn luid 3 uid 114
(debug_insn 114 113 117 15 (debug_marker) "../System/lcd_ili9341.c":144:9 -1
     (nil))
;;   UD chains for insn luid 4 uid 117
;;      reg 153 { }
(insn 117 114 119 15 (set (reg:SI 147 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 153)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":144:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
;;   UD chains for insn luid 5 uid 119
;;      reg 147 { d96(bb 15 insn 117) }
(insn 119 117 121 15 (set (reg:SI 118 [ _20 ])
        (zero_extend:SI (subreg:QI (reg:SI 147 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":144:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 147 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
;;   UD chains for insn luid 6 uid 121
;;      reg 118 { d89(bb 15 insn 119) }
(insn 121 119 122 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 118 [ _20 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":144:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _20 ])
        (nil)))
;;   UD chains for insn luid 7 uid 122
;;      reg 100 { d81(bb 15 insn 121) }
(jump_insn 122 121 186 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 186)
            (pc))) "../System/lcd_ili9341.c":144:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 186)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153
;; live  out 	 120 124 125
;; rd  out 	(5) 120[90,91],124[92],125[93,94]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u111(7){ }u112(13){ }u113(102){ }u114(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 150
;; live  in  	 120 124 125
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 150
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 120[90,91],124[92],125[93,94]
;; rd  gen 	(3) 0[1],100[83],150[97]
;; rd  kill	(9) 0[0,1],14[10],100[80,81,82,83,84],150[97]
;;  UD chains for artificial uses at top

(note 123 185 124 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 124
(debug_insn 124 123 125 16 (debug_marker) "../System/lcd_ili9341.c":144:51 -1
     (nil))
;;   UD chains for insn luid 1 uid 125
(debug_insn 125 124 128 16 (debug_marker) "../System/lcd_ili9341.c":146:3 -1
     (nil))
;;   UD chains for insn luid 2 uid 128
;;      reg 120 { d91(bb 13 insn 6) d90(bb 12 insn 5) }
(insn 128 125 129 16 (set (reg:SI 3 r3)
        (reg/v:SI 120 [ len ])) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 3 uid 129
(insn 129 128 130 16 (set (reg:SI 2 r2)
        (const_int 1610678272 [0x60010000])) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 4 uid 130
;;      reg 124 { d92(bb 17 insn 140) }
(insn 130 129 131 16 (set (reg:SI 1 r1)
        (reg/v/f:SI 124 [ data ])) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 5 uid 131
(insn 131 130 132 16 (set (reg:SI 0 r0)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 6 uid 132
;;      reg 13 { }
;;      reg 0 { d0(bb 16 insn 131) }
;;      reg 1 { d2(bb 16 insn 130) }
;;      reg 2 { d4(bb 16 insn 129) }
;;      reg 3 { d6(bb 16 insn 128) }
(call_insn 132 131 133 16 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d6b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":146:7 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d6b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
;;   UD chains for insn luid 7 uid 133
;;      reg 0 { d1(bb 16 insn 132) }
(insn 133 132 135 16 (set (reg:SI 150)
        (reg:SI 0 r0)) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 8 uid 135
;;      reg 150 { d97(bb 16 insn 133) }
(insn 135 133 136 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 150)
            (const_int 0 [0]))) "../System/lcd_ili9341.c":146:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
;;   UD chains for insn luid 9 uid 136
;;      reg 100 { d83(bb 16 insn 135) }
(jump_insn 136 135 137 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 151)
            (pc))) "../System/lcd_ili9341.c":146:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 151)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153
;; live  out 	 120 124 125
;; rd  out 	(5) 120[90,91],124[92],125[93,94]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u129(7){ }u130(13){ }u131(102){ }u132(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125
;; lr  def 	 100 [cc] 124 151
;; live  in  	 120 124 125
;; live  gen 	 100 [cc] 124 151
;; live  kill	
;; rd  in  	(5) 120[90,91],124[92],125[93,94]
;; rd  gen 	(3) 100[84],124[92],151[98]
;; rd  kill	(7) 100[80,81,82,83,84],124[92],151[98]
;;  UD chains for artificial uses at top

(note 137 136 138 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 138
(debug_insn 138 137 139 17 (debug_marker) "../System/lcd_ili9341.c":152:3 -1
     (nil))
;;   UD chains for insn luid 1 uid 139
;;      reg 120 { d91(bb 13 insn 6) d90(bb 12 insn 5) }
(insn 139 138 140 17 (set (reg:SI 151)
        (ashift:SI (reg/v:SI 120 [ len ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":152:8 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 120 [ len ])
        (nil)))
;;   UD chains for insn luid 2 uid 140
;;      reg 124 { d92(bb 17 insn 140) }
;;      reg 151 { d98(bb 17 insn 139) }
(insn 140 139 141 17 (set (reg/v/f:SI 124 [ data ])
        (plus:SI (reg/v/f:SI 124 [ data ])
            (reg:SI 151))) "../System/lcd_ili9341.c":152:8 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
;;   UD chains for insn luid 3 uid 141
;;      reg 124 { d92(bb 17 insn 140) }
(debug_insn 141 140 142 17 (var_location:SI data (reg/v/f:SI 124 [ data ])) "../System/lcd_ili9341.c":152:8 -1
     (nil))
;;   UD chains for insn luid 4 uid 142
(debug_insn 142 141 143 17 (debug_marker) "../System/lcd_ili9341.c":153:3 -1
     (nil))
;;   UD chains for insn luid 5 uid 143
;;      reg 125 { d94(bb 13 insn 7) d93(bb 12 insn 104) }
(debug_insn 143 142 144 17 (var_location:SI len (reg/v:SI 125 [ length ])) "../System/lcd_ili9341.c":153:7 -1
     (nil))
;;   UD chains for insn luid 6 uid 144
(debug_insn 144 143 146 17 (debug_marker) "../System/lcd_ili9341.c":155:8 -1
     (nil))
;;   UD chains for insn luid 7 uid 146
;;      reg 125 { d94(bb 13 insn 7) d93(bb 12 insn 104) }
(insn 146 144 147 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ length ])
            (const_int 0 [0]))) "../System/lcd_ili9341.c":155:2 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 8 uid 147
;;      reg 100 { d84(bb 17 insn 146) }
(jump_insn 147 146 184 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 184)
            (pc))) "../System/lcd_ili9341.c":155:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 184)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  out 	 124 125
;; rd  out 	(3) 124[92],125[93,94]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 124 125
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 124[92],125[93,94]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 184 147 183 22 22 (nil) [1 uses])
(note 183 184 150 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  out 	 124 125
;; rd  out 	(3) 124[92],125[93,94]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 120 124 125
;; live  gen 	
;; live  kill	
;; rd  in  	(8) 100[81],118[89],120[90,91],124[92],125[93,94],147[96]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 186 122 185 23 23 (nil) [1 uses])
(note 185 186 123 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153
;; live  out 	 120 124 125
;; rd  out 	(5) 120[90,91],124[92],125[93,94]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



*****ending processing of loop 4 ******
Set in insn 5 is invariant (0), cost 4, depends on 
Set in insn 129 is invariant (1), cost 8, depends on 
Set in insn 131 is invariant (2), cost 8, depends on 
Decided to move invariant 1 -- gain 8
Decided to move invariant 2 -- gain 8
Decided to move invariant 0 -- gain 4
deferring rescan insn with uid = 5.
deferring rescan insn with uid = 189.
changing bb of uid 5
  from 12 to 10
deferring rescan insn with uid = 129.
deferring rescan insn with uid = 190.
changing bb of uid 129
  from 16 to 10
deferring rescan insn with uid = 131.
deferring rescan insn with uid = 191.
changing bb of uid 131
  from 16 to 10
starting the processing of deferred insns
rescanning insn with uid = 5.
rescanning insn with uid = 129.
rescanning insn with uid = 131.
rescanning insn with uid = 189.
rescanning insn with uid = 190.
rescanning insn with uid = 191.
ending the processing of deferred insns
*****starting processing of loop 1 ******
setting blocks to analyze 4, 24
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 25 n_edges 34 count 2 ( 0.08)
df_worklist_dataflow_doublequeue: n_basic_blocks 25 n_edges 34 count 2 ( 0.08)
df_worklist_dataflow_doublequeue: n_basic_blocks 25 n_edges 34 count 3 ( 0.12)


starting region dump


ILI9341_SendData

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 162
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={4d,2u} r2={4d,1u} r3={4d,1u} r7={1d,24u} r12={4d} r13={1d,26u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={12d,10u} r101={2d} r102={1d,24u} r103={1d,23u} r104={2d} r105={2d} r106={2d} r114={1d,1u} r116={1d,1u} r117={1d,2u} r118={1d,1u} r120={2d,3u} r123={2d,1u} r124={2d,5u} r125={5d,14u} r127={1d,1u} r131={1d,1u} r135={1d,1u} r137={1d,1u} r139={1d,1u} r143={1d,1u} r147={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,6u} r154={1d,1u} r155={1d,1u} r156={1d,1u} 
;;    total ref usage 395{231d,164u,0e} in 101{99 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0
;;  reg->defs[] map:	100[0,0] 114[1,1] 135[2,2] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(102){ }u21(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 100 [cc] 114 135
;; live  in  	
;; live  gen 	 100 [cc] 114 135
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(3) 100[0],114[1],135[2]
;; rd  kill	(3) 100[0],114[1],135[2]
;;  UD chains for artificial uses at top

(code_label 30 26 31 4 8 (nil) [0 uses])
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 32
(debug_insn 32 31 33 4 (debug_marker) "../System/lcd_ili9341.c":103:49 -1
     (nil))
;;   UD chains for insn luid 1 uid 33
(debug_insn 33 32 36 4 (debug_marker) "../System/lcd_ili9341.c":103:9 -1
     (nil))
;;   UD chains for insn luid 2 uid 36
;;      reg 153 { }
(insn 36 33 38 4 (set (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 153)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":103:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
;;   UD chains for insn luid 3 uid 38
;;      reg 135 { d2(bb 4 insn 36) }
(insn 38 36 39 4 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":103:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
;;   UD chains for insn luid 4 uid 39
;;      reg 114 { d1(bb 4 insn 38) }
(insn 39 38 40 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _2 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":103:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
;;   UD chains for insn luid 5 uid 40
;;      reg 100 { d0(bb 4 insn 39) }
(jump_insn 40 39 188 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 188)
            (pc))) "../System/lcd_ili9341.c":103:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 188)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 100[0],114[1],135[2]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 188 40 187 24 24 (nil) [1 uses])
(note 187 188 41 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



*****ending processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_SendData

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={4d,2u} r2={4d,1u} r3={4d,1u} r7={1d,24u} r12={4d} r13={1d,26u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={12d,10u} r101={2d} r102={1d,24u} r103={1d,23u} r104={2d} r105={2d} r106={2d} r114={1d,1u} r116={1d,1u} r117={1d,2u} r118={1d,1u} r120={2d,3u} r123={2d,1u} r124={2d,5u} r125={5d,14u} r127={1d,1u} r131={1d,1u} r135={1d,1u} r137={1d,1u} r139={1d,1u} r143={1d,1u} r147={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,6u} r154={1d,1u} r155={1d,1u} r156={1d,1u} 
;;    total ref usage 395{231d,164u,0e} in 101{99 regular + 2 call} insns.
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:SI 124 [ data ])
        (reg:SI 0 r0 [ data ])) "../System/lcd_ili9341.c":97:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ data ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 125 [ length ])
        (reg:SI 1 r1 [ length ])) "../System/lcd_ili9341.c":97:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ length ])
        (nil)))
(note 4 3 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 4 13 2 (debug_marker) "../System/lcd_ili9341.c":98:2 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/lcd_ili9341.c":100:2 -1
     (nil))
(insn 14 13 15 2 (set (reg/f:SI 153)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) "../System/lcd_ili9341.c":100:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (reg:SI 127 [ hdma_memtomem_dma1_channel2.Init.PeriphInc ])
        (mem/c:SI (plus:SI (reg/f:SI 153)
                (const_int 12 [0xc])) [2 hdma_memtomem_dma1_channel2.Init.PeriphInc+0 S4 A32])) "../System/lcd_ili9341.c":100:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)
                    (const_int 12 [0xc]))) [2 hdma_memtomem_dma1_channel2.Init.PeriphInc+0 S4 A32])
        (nil)))
(insn 16 15 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127 [ hdma_memtomem_dma1_channel2.Init.PeriphInc ])
            (const_int 64 [0x40]))) "../System/lcd_ili9341.c":100:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ hdma_memtomem_dma1_channel2.Init.PeriphInc ])
        (nil)))
(jump_insn 17 16 182 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 182)
            (pc))) "../System/lcd_ili9341.c":100:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 182)
      ; pc falls through to BB 3
(code_label 182 17 181 21 21 (nil) [1 uses])
(note 181 182 55 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 4
(code_label 55 181 18 3 11 (nil) [0 uses])
(note 18 55 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 22 3 (debug_marker) "../System/lcd_ili9341.c":112:2 -1
     (nil))
(insn 22 19 24 3 (set (reg:SI 131 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 153)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":112:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 24 22 25 3 (set (reg:SI 116 [ _4 ])
        (zero_extend:SI (subreg:QI (reg:SI 131 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":112:13 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 131 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 25 24 26 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _4 ])
            (const_int 0 [0]))) "../System/lcd_ili9341.c":112:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(jump_insn 26 25 30 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 151)
            (pc))) "../System/lcd_ili9341.c":112:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 151)
      ; pc falls through to BB 6
(code_label 30 26 31 4 8 (nil) [0 uses])
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (debug_marker) "../System/lcd_ili9341.c":103:49 -1
     (nil))
(debug_insn 33 32 36 4 (debug_marker) "../System/lcd_ili9341.c":103:9 -1
     (nil))
(insn 36 33 38 4 (set (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 153)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":103:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 38 36 39 4 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":103:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 39 38 40 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _2 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":103:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(jump_insn 40 39 188 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 188)
            (pc))) "../System/lcd_ili9341.c":103:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 188)
      ; pc falls through to BB 5
(code_label 188 40 187 24 24 (nil) [1 uses])
(note 187 188 41 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 4
(note 41 187 42 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 42 41 43 5 (debug_marker) "../System/lcd_ili9341.c":103:51 -1
     (nil))
(debug_insn 43 42 45 5 (debug_marker) "../System/lcd_ili9341.c":104:3 -1
     (nil))
(insn 45 43 46 5 (set (reg:SI 137)
        (const_int 64 [0x40])) "../System/lcd_ili9341.c":104:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 45 47 5 (set (mem/c:SI (plus:SI (reg/f:SI 153)
                (const_int 12 [0xc])) [2 hdma_memtomem_dma1_channel2.Init.PeriphInc+0 S4 A32])
        (reg:SI 137)) "../System/lcd_ili9341.c":104:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(debug_insn 47 46 49 5 (debug_marker) "../System/lcd_ili9341.c":105:3 -1
     (nil))
(insn 49 47 50 5 (set (reg:SI 0 r0)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) "../System/lcd_ili9341.c":105:7 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 50 49 51 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Init") [flags 0x41]  <function_decl 00000000068d6800 HAL_DMA_Init>) [0 HAL_DMA_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":105:7 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Init") [flags 0x41]  <function_decl 00000000068d6800 HAL_DMA_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 51 50 53 5 (set (reg:SI 139)
        (reg:SI 0 r0)) "../System/lcd_ili9341.c":105:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 53 51 54 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139)
            (const_int 0 [0]))) "../System/lcd_ili9341.c":105:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 54 53 60 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 151)
            (pc))) "../System/lcd_ili9341.c":105:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 151)
      ; pc falls through to BB 3
(note 60 54 61 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 6 (var_location:SI data (reg/v/f:SI 124 [ data ])) -1
     (nil))
(debug_insn 62 61 63 6 (var_location:SI length (reg/v:SI 125 [ length ])) -1
     (nil))
(debug_insn 63 62 64 6 (debug_marker:BLK) "../System/lcd_ili9341.c":96:9 -1
     (nil))
(debug_insn 64 63 66 6 (debug_marker) "../System/lcd_ili9341.c":115:2 -1
     (nil))
(insn 66 64 67 6 (set (reg:SI 117 [ _15 ])
        (mem/c:SI (plus:SI (reg/f:SI 153)
                (const_int 20 [0x14])) [2 hdma_memtomem_dma1_channel2.Init.PeriphDataAlignment+0 S4 A32])) "../System/lcd_ili9341.c":115:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)
                    (const_int 20 [0x14]))) [2 hdma_memtomem_dma1_channel2.Init.PeriphDataAlignment+0 S4 A32])
        (nil)))
(insn 67 66 68 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ _15 ])
            (const_int 0 [0]))) "../System/lcd_ili9341.c":115:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 69 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 79)
            (pc))) "../System/lcd_ili9341.c":115:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 357913950 (nil)))
 -> 79)
(note 69 68 70 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 70 69 71 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ _15 ])
            (const_int 512 [0x200]))) "../System/lcd_ili9341.c":115:2 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _15 ])
        (nil)))
(jump_insn 71 70 72 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) "../System/lcd_ili9341.c":115:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870918 (nil)))
 -> 85)
(note 72 71 73 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 74 8 (debug_marker) "../System/lcd_ili9341.c":118:4 -1
     (nil))
(insn 74 73 75 8 (set (reg/v:SI 125 [ length ])
        (lshiftrt:SI (reg/v:SI 125 [ length ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":118:8 147 {*arm_shiftsi3}
     (nil))
(debug_insn 75 74 76 8 (var_location:SI len (reg/v:SI 125 [ length ])) "../System/lcd_ili9341.c":118:8 -1
     (nil))
(debug_insn 76 75 79 8 (debug_marker) "../System/lcd_ili9341.c":119:4 -1
     (nil))
      ; pc falls through to BB 10
(code_label 79 76 80 9 12 (nil) [1 uses])
(note 80 79 81 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 81 80 82 9 (debug_marker) "../System/lcd_ili9341.c":121:4 -1
     (nil))
(insn 82 81 83 9 (set (reg/v:SI 125 [ length ])
        (ashift:SI (reg/v:SI 125 [ length ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":121:8 147 {*arm_shiftsi3}
     (nil))
(debug_insn 83 82 84 9 (var_location:SI len (reg/v:SI 125 [ length ])) "../System/lcd_ili9341.c":121:8 -1
     (nil))
(debug_insn 84 83 85 9 (debug_marker) "../System/lcd_ili9341.c":122:4 -1
     (nil))
(code_label 85 84 86 10 13 (nil) [1 uses])
(note 86 85 5 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 5 86 129 10 (set (reg:SI 154 [ len ])
        (const_int 65535 [0xffff])) "../System/lcd_ili9341.c":135:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 129 5 131 10 (set (reg:SI 155)
        (const_int 1610678272 [0x60010000])) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 131 129 145 10 (set (reg:SI 156)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 145 131 87 11 16 (nil) [0 uses])
(note 87 145 88 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 88 87 89 11 (var_location:SI remain (reg/v:SI 125 [ length ])) -1
     (nil))
(debug_insn 89 88 90 11 (var_location:SI len (reg/v:SI 125 [ length ])) -1
     (nil))
(debug_insn 90 89 91 11 (var_location:SI data (reg/v/f:SI 124 [ data ])) -1
     (nil))
(debug_insn 91 90 92 11 (debug_marker) "../System/lcd_ili9341.c":131:2 -1
     (nil))
(debug_insn 92 91 95 11 (debug_marker) "../System/lcd_ili9341.c":133:3 -1
     (nil))
(insn 95 92 96 11 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ length ])
            (const_int 65536 [0x10000]))) "../System/lcd_ili9341.c":133:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 96 95 97 11 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 168)
            (pc))) "../System/lcd_ili9341.c":133:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 168)
(note 97 96 98 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 98 97 99 12 (debug_marker) "../System/lcd_ili9341.c":135:4 -1
     (nil))
(debug_insn 99 98 100 12 (var_location:SI len (const_int 65535 [0xffff])) "../System/lcd_ili9341.c":135:8 -1
     (nil))
(debug_insn 100 99 103 12 (debug_marker) "../System/lcd_ili9341.c":136:4 -1
     (nil))
(insn 103 100 104 12 (set (reg:SI 143)
        (plus:SI (reg/v:SI 125 [ length ])
            (const_int -65280 [0xffffffffffff0100]))) "../System/lcd_ili9341.c":136:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 125 [ length ])
        (nil)))
(insn 104 103 106 12 (set (reg/v:SI 125 [ length ])
        (plus:SI (reg:SI 143)
            (const_int -255 [0xffffffffffffff01]))) "../System/lcd_ili9341.c":136:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(debug_insn 106 104 189 12 (var_location:SI remain (reg/v:SI 125 [ length ])) "../System/lcd_ili9341.c":136:11 -1
     (nil))
(insn 189 106 168 12 (set (reg/v:SI 120 [ len ])
        (reg:SI 154 [ len ])) "../System/lcd_ili9341.c":135:8 -1
     (nil))
      ; pc falls through to BB 14
(code_label 168 189 167 13 18 (nil) [1 uses])
(note 167 168 6 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 6 167 7 13 (set (reg/v:SI 120 [ len ])
        (reg/v:SI 125 [ length ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 125 [ length ])
        (nil)))
(insn 7 6 107 13 (set (reg/v:SI 125 [ length ])
        (const_int 0 [0])) "../System/lcd_ili9341.c":140:11 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 107 7 108 14 14 (nil) [0 uses])
(note 108 107 109 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 109 108 120 14 (var_location:SI remain (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":140:11 -1
     (nil))
(code_label 120 109 110 15 15 (nil) [0 uses])
(note 110 120 111 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 111 110 112 15 (var_location:SI remain (reg/v:SI 125 [ length ])) -1
     (nil))
(debug_insn 112 111 113 15 (var_location:SI len (reg/v:SI 120 [ len ])) -1
     (nil))
(debug_insn 113 112 114 15 (debug_marker) "../System/lcd_ili9341.c":144:49 -1
     (nil))
(debug_insn 114 113 117 15 (debug_marker) "../System/lcd_ili9341.c":144:9 -1
     (nil))
(insn 117 114 119 15 (set (reg:SI 147 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 153)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":144:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 119 117 121 15 (set (reg:SI 118 [ _20 ])
        (zero_extend:SI (subreg:QI (reg:SI 147 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":144:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 147 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 121 119 122 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 118 [ _20 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":144:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _20 ])
        (nil)))
(jump_insn 122 121 186 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 186)
            (pc))) "../System/lcd_ili9341.c":144:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 186)
      ; pc falls through to BB 16
(code_label 186 122 185 23 23 (nil) [1 uses])
(note 185 186 123 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 15
(note 123 185 124 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 124 123 125 16 (debug_marker) "../System/lcd_ili9341.c":144:51 -1
     (nil))
(debug_insn 125 124 128 16 (debug_marker) "../System/lcd_ili9341.c":146:3 -1
     (nil))
(insn 128 125 190 16 (set (reg:SI 3 r3)
        (reg/v:SI 120 [ len ])) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 190 128 130 16 (set (reg:SI 2 r2)
        (reg:SI 155)) "../System/lcd_ili9341.c":146:7 -1
     (nil))
(insn 130 190 191 16 (set (reg:SI 1 r1)
        (reg/v/f:SI 124 [ data ])) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 191 130 132 16 (set (reg:SI 0 r0)
        (reg:SI 156)) "../System/lcd_ili9341.c":146:7 -1
     (nil))
(call_insn 132 191 133 16 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d6b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":146:7 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d6b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 133 132 135 16 (set (reg:SI 150)
        (reg:SI 0 r0)) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 135 133 136 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 150)
            (const_int 0 [0]))) "../System/lcd_ili9341.c":146:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(jump_insn 136 135 137 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 151)
            (pc))) "../System/lcd_ili9341.c":146:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 151)
(note 137 136 138 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 138 137 139 17 (debug_marker) "../System/lcd_ili9341.c":152:3 -1
     (nil))
(insn 139 138 140 17 (set (reg:SI 151)
        (ashift:SI (reg/v:SI 120 [ len ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":152:8 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 120 [ len ])
        (nil)))
(insn 140 139 141 17 (set (reg/v/f:SI 124 [ data ])
        (plus:SI (reg/v/f:SI 124 [ data ])
            (reg:SI 151))) "../System/lcd_ili9341.c":152:8 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(debug_insn 141 140 142 17 (var_location:SI data (reg/v/f:SI 124 [ data ])) "../System/lcd_ili9341.c":152:8 -1
     (nil))
(debug_insn 142 141 143 17 (debug_marker) "../System/lcd_ili9341.c":153:3 -1
     (nil))
(debug_insn 143 142 144 17 (var_location:SI len (reg/v:SI 125 [ length ])) "../System/lcd_ili9341.c":153:7 -1
     (nil))
(debug_insn 144 143 146 17 (debug_marker) "../System/lcd_ili9341.c":155:8 -1
     (nil))
(insn 146 144 147 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ length ])
            (const_int 0 [0]))) "../System/lcd_ili9341.c":155:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 147 146 184 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 184)
            (pc))) "../System/lcd_ili9341.c":155:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 184)
      ; pc falls through to BB 18
(code_label 184 147 183 22 22 (nil) [1 uses])
(note 183 184 150 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 11
(note 150 183 9 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 9 150 151 18 (set (reg:SI 123 [ <retval> ])
        (const_int 0 [0])) "../System/lcd_ili9341.c":157:9 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 20
(code_label 151 9 152 19 9 (nil) [3 uses])
(note 152 151 8 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 8 152 155 19 (set (reg:SI 123 [ <retval> ])
        (const_int 1 [0x1])) "../System/lcd_ili9341.c":107:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 155 8 156 19 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 156 155 157 19 (var_location:SI length (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 157 156 158 19 (var_location:SI len (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 158 157 161 19 (var_location:SI remain (clobber (const_int 0 [0]))) -1
     (nil))
(code_label 161 158 164 20 7 (nil) [0 uses])
(note 164 161 162 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 162 164 163 20 (set (reg/i:SI 0 r0)
        (reg:SI 123 [ <retval> ])) "../System/lcd_ili9341.c":158:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ <retval> ])
        (nil)))
(insn 163 162 0 20 (use (reg/i:SI 0 r0)) "../System/lcd_ili9341.c":158:1 -1
     (nil))

;; Function ILI9341_SendRepeatedData (ILI9341_SendRepeatedData, funcdef_no=334, decl_uid=10003, cgraph_uid=338, symbol_order=339)

*****starting processing of loop 1 ******
setting blocks to analyze 4, 6
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 2 ( 0.29)
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 2 ( 0.29)
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 3 ( 0.43)


starting region dump


ILI9341_SendRepeatedData

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 36
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,6u} r13={1d,6u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,6u} r103={1d,5u} r113={2d,4u} r115={1d,2u} r116={1d,2u} r117={1d,1u} 
;;    total ref usage 71{33d,38u,0e} in 32{32 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0
;;  reg->defs[] map:	100[0,0] 113[1,1] 117[2,2] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u12(7){ }u13(13){ }u14(102){ }u15(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116
;; lr  def 	 100 [cc] 113 117
;; live  in  	 113
;; live  gen 	 100 [cc] 113 117
;; live  kill	
;; rd  in  	(1) 113[1]
;; rd  gen 	(3) 100[0],113[1],117[2]
;; rd  kill	(3) 100[0],113[1],117[2]
;;  UD chains for artificial uses at top

(code_label 34 5 16 4 33 (nil) [0 uses])
(note 16 34 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 17
;;      reg 113 { d1(bb 4 insn 31) }
(debug_insn 17 16 18 4 (var_location:SI i (reg/v:SI 113 [ i ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 18
(debug_insn 18 17 19 4 (debug_marker) "../System/lcd_ili9341.c":166:3 -1
     (nil))
;;   UD chains for insn luid 2 uid 19
;;      reg 115 { }
(debug_insn 19 18 20 4 (var_location:HI data (subreg:HI (reg/v:SI 115 [ data ]) 0)) "../System/lcd_ili9341.c":166:3 -1
     (nil))
;;   UD chains for insn luid 3 uid 20
(debug_insn 20 19 21 4 (debug_marker:BLK) "../System/lcd_ili9341.c":45:20 -1
     (nil))
;;   UD chains for insn luid 4 uid 21
(debug_insn 21 20 22 4 (debug_marker) "../System/lcd_ili9341.c":47:2 -1
     (nil))
;;   UD chains for insn luid 5 uid 22
(insn 22 21 24 4 (set (reg/f:SI 117)
        (const_int 1610678272 [0x60010000])) "../System/lcd_ili9341.c":47:45 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 6 uid 24
;;      reg 115 { }
;;      reg 117 { d2(bb 4 insn 22) }
(insn 24 22 25 4 (set (mem/v:HI (reg/f:SI 117) [1 MEM[(volatile LCD_IO_Data_t *)1610678272B]+0 S2 A64])
        (subreg/s/v:HI (reg/v:SI 115 [ data ]) 0)) "../System/lcd_ili9341.c":47:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117)
        (nil)))
;;   UD chains for insn luid 7 uid 25
(debug_insn 25 24 26 4 (debug_marker) "../System/lcd_ili9341.c":50:2 -1
     (nil))
;;   UD chains for insn luid 8 uid 26
(debug_insn 26 25 27 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
;;   UD chains for insn luid 9 uid 27
(debug_insn 27 26 28 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
;;   UD chains for insn luid 10 uid 28
(insn 28 27 29 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
;;   UD chains for insn luid 11 uid 29
(debug_insn 29 28 30 4 (var_location:HI data (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":166:3 -1
     (nil))
;;   UD chains for insn luid 12 uid 30
(debug_insn 30 29 31 4 (debug_marker) "../System/lcd_ili9341.c":165:51 -1
     (nil))
;;   UD chains for insn luid 13 uid 31
;;      reg 113 { d1(bb 4 insn 31) }
(insn 31 30 32 4 (set (reg/v:SI 113 [ i ])
        (plus:SI (reg/v:SI 113 [ i ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":165:53 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 14 uid 32
;;      reg 113 { d1(bb 4 insn 31) }
(debug_insn 32 31 33 4 (var_location:SI i (reg/v:SI 113 [ i ])) -1
     (nil))
;;   UD chains for insn luid 15 uid 33
(debug_insn 33 32 35 4 (debug_marker) "../System/lcd_ili9341.c":165:23 -1
     (nil))
;;   UD chains for insn luid 16 uid 35
;;      reg 113 { d1(bb 4 insn 31) }
;;      reg 116 { }
(insn 35 33 36 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 116 [ num_copies ])
            (reg/v:SI 113 [ i ]))) "../System/lcd_ili9341.c":165:2 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 17 uid 36
;;      reg 100 { d0(bb 4 insn 35) }
(jump_insn 36 35 53 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 53)
            (pc))) "../System/lcd_ili9341.c":165:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 53)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116
;; live  out 	 113
;; rd  out 	(1) 113[1]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 113
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 100[0],113[1],117[2]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 53 36 52 6 36 (nil) [1 uses])
(note 52 53 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116
;; live  out 	 113
;; rd  out 	(1) 113[1]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



*****ending processing of loop 1 ******
Set in insn 22 is invariant (0), cost 8, depends on 
Set in insn 24 is invariant (1), cost 0, depends on 0
Decided to move invariant 0 -- gain 8
Invariant 0 moved without introducing a new temporary register
changing bb of uid 22
  from 4 to 3
starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_SendRepeatedData

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,6u} r13={1d,6u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,6u} r103={1d,5u} r113={2d,4u} r115={1d,2u} r116={1d,2u} r117={1d,1u} 
;;    total ref usage 71{33d,38u,0e} in 32{32 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v:SI 115 [ data ])
        (reg:SI 0 r0 [ data ])) "../System/lcd_ili9341.c":162:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ data ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 116 [ num_copies ])
        (reg:SI 1 r1 [ num_copies ])) "../System/lcd_ili9341.c":162:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ num_copies ])
        (nil)))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 4 9 2 (debug_marker) "../System/lcd_ili9341.c":163:2 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:QI increment (const_int 1 [0x1])) "../System/lcd_ili9341.c":163:10 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/lcd_ili9341.c":165:2 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/lcd_ili9341.c":165:7 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/lcd_ili9341.c":165:23 -1
     (nil))
(insn 14 13 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 116 [ num_copies ])
            (const_int 0 [0]))) "../System/lcd_ili9341.c":165:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 15 14 47 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 37)
            (pc))) "../System/lcd_ili9341.c":165:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 37)
(note 47 15 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 47 22 3 (set (reg/v:SI 113 [ i ])
        (const_int 0 [0])) "../System/lcd_ili9341.c":165:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 5 34 3 (set (reg/f:SI 117)
        (const_int 1610678272 [0x60010000])) "../System/lcd_ili9341.c":47:45 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 34 22 16 4 33 (nil) [0 uses])
(note 16 34 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 4 (var_location:SI i (reg/v:SI 113 [ i ])) -1
     (nil))
(debug_insn 18 17 19 4 (debug_marker) "../System/lcd_ili9341.c":166:3 -1
     (nil))
(debug_insn 19 18 20 4 (var_location:HI data (subreg:HI (reg/v:SI 115 [ data ]) 0)) "../System/lcd_ili9341.c":166:3 -1
     (nil))
(debug_insn 20 19 21 4 (debug_marker:BLK) "../System/lcd_ili9341.c":45:20 -1
     (nil))
(debug_insn 21 20 24 4 (debug_marker) "../System/lcd_ili9341.c":47:2 -1
     (nil))
(insn 24 21 25 4 (set (mem/v:HI (reg/f:SI 117) [1 MEM[(volatile LCD_IO_Data_t *)1610678272B]+0 S2 A64])
        (subreg/s/v:HI (reg/v:SI 115 [ data ]) 0)) "../System/lcd_ili9341.c":47:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117)
        (nil)))
(debug_insn 25 24 26 4 (debug_marker) "../System/lcd_ili9341.c":50:2 -1
     (nil))
(debug_insn 26 25 27 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 28 27 29 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 29 28 30 4 (var_location:HI data (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":166:3 -1
     (nil))
(debug_insn 30 29 31 4 (debug_marker) "../System/lcd_ili9341.c":165:51 -1
     (nil))
(insn 31 30 32 4 (set (reg/v:SI 113 [ i ])
        (plus:SI (reg/v:SI 113 [ i ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":165:53 7 {*arm_addsi3}
     (nil))
(debug_insn 32 31 33 4 (var_location:SI i (reg/v:SI 113 [ i ])) -1
     (nil))
(debug_insn 33 32 35 4 (debug_marker) "../System/lcd_ili9341.c":165:23 -1
     (nil))
(insn 35 33 36 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 116 [ num_copies ])
            (reg/v:SI 113 [ i ]))) "../System/lcd_ili9341.c":165:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 36 35 53 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 53)
            (pc))) "../System/lcd_ili9341.c":165:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 53)
      ; pc falls through to BB 5
(code_label 53 36 52 6 36 (nil) [1 uses])
(note 52 53 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 4
(code_label 37 52 38 5 32 (nil) [1 uses])
(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 44 5 (debug_marker) "../System/lcd_ili9341.c":168:2 -1
     (nil))
(insn 44 39 45 5 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../System/lcd_ili9341.c":169:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 0 5 (use (reg/i:SI 0 r0)) "../System/lcd_ili9341.c":169:1 -1
     (nil))

;; Function ILI9341_RecvData (ILI9341_RecvData, funcdef_no=335, decl_uid=10006, cgraph_uid=339, symbol_order=340)

*****starting processing of loop 1 ******
setting blocks to analyze 4, 6
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 2 ( 0.29)
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 2 ( 0.29)
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 3 ( 0.43)


starting region dump


ILI9341_RecvData

Dataflow summary:
def_info->table_size = 5, use_info->table_size = 42
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,6u} r13={1d,6u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,6u} r103={1d,5u} r113={1d,2u} r114={2d,3u} r115={1d,1u} r121={1d,1u} r122={1d,3u} r123={1d,2u} r124={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} 
;;    total ref usage 83{39d,44u,0e} in 38{38 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0
;;  reg->defs[] map:	100[0,0] 114[1,1] 115[2,2] 128[3,3] 129[4,4] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121
;; lr  def 	 100 [cc] 114 115 128 129
;; live  in  	 114
;; live  gen 	 100 [cc] 114 115 128 129
;; live  kill	
;; rd  in  	(1) 114[1]
;; rd  gen 	(5) 100[0],114[1],115[2],128[3],129[4]
;; rd  kill	(5) 100[0],114[1],115[2],128[3],129[4]
;;  UD chains for artificial uses at top

(code_label 45 30 31 4 42 (nil) [0 uses])
(note 31 45 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 32
(debug_insn 32 31 33 4 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 33
(debug_insn 33 32 34 4 (debug_marker) "../System/lcd_ili9341.c":275:3 -1
     (nil))
;;   UD chains for insn luid 2 uid 34
(debug_insn 34 33 35 4 (debug_marker:BLK) "../System/lcd_ili9341.c":60:24 -1
     (nil))
;;   UD chains for insn luid 3 uid 35
(debug_insn 35 34 36 4 (debug_marker) "../System/lcd_ili9341.c":62:2 -1
     (nil))
;;   UD chains for insn luid 4 uid 36
(insn 36 35 37 4 (set (reg/f:SI 128)
        (const_int 1610678272 [0x60010000])) "../System/lcd_ili9341.c":62:9 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 5 uid 37
;;      reg 128 { d3(bb 4 insn 36) }
(insn 37 36 38 4 (set (reg:HI 129 [ MEM[(volatile LCD_IO_Data_t *)1610678272B] ])
        (mem/v:HI (reg/f:SI 128) [1 MEM[(volatile LCD_IO_Data_t *)1610678272B]+0 S2 A64])) "../System/lcd_ili9341.c":62:9 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128)
        (nil)))
;;   UD chains for insn luid 6 uid 38
;;      reg 129 { d4(bb 4 insn 37) }
(insn 38 37 39 4 (set (reg:SI 115 [ _11 ])
        (zero_extend:SI (reg:HI 129 [ MEM[(volatile LCD_IO_Data_t *)1610678272B] ]))) "../System/lcd_ili9341.c":62:9 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 129 [ MEM[(volatile LCD_IO_Data_t *)1610678272B] ])
        (nil)))
;;   UD chains for insn luid 7 uid 39
;;      reg 114 { d1(bb 4 insn 39) }
(insn 39 38 41 4 (set (reg:SI 114 [ ivtmp.41 ])
        (plus:SI (reg:SI 114 [ ivtmp.41 ])
            (const_int 2 [0x2]))) "../System/lcd_ili9341.c":275:14 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 8 uid 41
;;      reg 114 { d1(bb 4 insn 39) }
;;      reg 115 { d2(bb 4 insn 38) }
(insn 41 39 42 4 (set (mem:HI (reg:SI 114 [ ivtmp.41 ]) [1 MEM[base: _14, offset: 0B]+0 S2 A16])
        (subreg/s/v:HI (reg:SI 115 [ _11 ]) 0)) "../System/lcd_ili9341.c":275:14 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _11 ])
        (nil)))
;;   UD chains for insn luid 9 uid 42
(debug_insn 42 41 43 4 (debug_marker) "../System/lcd_ili9341.c":274:35 -1
     (nil))
;;   UD chains for insn luid 10 uid 43
(debug_insn 43 42 44 4 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 11 uid 44
(debug_insn 44 43 46 4 (debug_marker) "../System/lcd_ili9341.c":274:23 -1
     (nil))
;;   UD chains for insn luid 12 uid 46
;;      reg 114 { d1(bb 4 insn 39) }
;;      reg 121 { }
(insn 46 44 47 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ ivtmp.41 ])
            (reg:SI 121 [ _23 ]))) "../System/lcd_ili9341.c":274:2 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 13 uid 47
;;      reg 100 { d0(bb 4 insn 46) }
(jump_insn 47 46 57 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 57)
            (pc))) "../System/lcd_ili9341.c":274:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 57)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121
;; live  out 	 114
;; rd  out 	(1) 114[1]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 114
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 100[0],114[1],115[2],128[3],129[4]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 57 47 56 6 45 (nil) [1 uses])
(note 56 57 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121
;; live  out 	 114
;; rd  out 	(1) 114[1]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



*****ending processing of loop 1 ******
Set in insn 36 is invariant (0), cost 8, depends on 
Decided to move invariant 0 -- gain 8
Invariant 0 moved without introducing a new temporary register
changing bb of uid 36
  from 4 to 3
starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_RecvData

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,6u} r13={1d,6u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,6u} r103={1d,5u} r113={1d,2u} r114={2d,3u} r115={1d,1u} r121={1d,1u} r122={1d,3u} r123={1d,2u} r124={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} 
;;    total ref usage 83{39d,44u,0e} in 38{38 regular + 0 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 122 [ address ])
        (reg:SI 0 r0 [ address ])) "../System/lcd_ili9341.c":271:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ address ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 123 [ length ])
        (reg:SI 1 r1 [ length ])) "../System/lcd_ili9341.c":271:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ length ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../System/lcd_ili9341.c":272:2 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (mem:HI (reg/v/f:SI 122 [ address ]) [1 *address_7(D)+0 S2 A16]))) "../System/lcd_ili9341.c":272:2 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(debug_insn 9 8 10 2 (var_location:HI address (subreg:HI (reg:SI 113 [ _1 ]) 0)) "../System/lcd_ili9341.c":272:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 12 11 14 2 (set (reg/f:SI 124)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 12 15 2 (set (mem/v:HI (reg/f:SI 124) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg/s/v:HI (reg:SI 113 [ _1 ]) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 124)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(debug_insn 15 14 16 2 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 18 17 19 2 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":272:2 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/lcd_ili9341.c":274:2 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../System/lcd_ili9341.c":274:7 -1
     (nil))
(debug_insn 22 21 23 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/lcd_ili9341.c":274:23 -1
     (nil))
(insn 24 23 25 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 123 [ length ])
            (const_int 0 [0]))) "../System/lcd_ili9341.c":274:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 25 24 26 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 50)
            (pc))) "../System/lcd_ili9341.c":274:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 50)
(note 26 25 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 3 (set (reg:SI 114 [ ivtmp.41 ])
        (plus:SI (reg/v/f:SI 122 [ address ])
            (const_int -2 [0xfffffffffffffffe]))) 7 {*arm_addsi3}
     (nil))
(insn 28 27 29 3 (set (reg:SI 126)
        (ashift:SI (reg/v:SI 123 [ length ])
            (const_int 1 [0x1]))) 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 123 [ length ])
        (nil)))
(insn 29 28 30 3 (set (reg:SI 127)
        (plus:SI (reg:SI 126)
            (const_int -2 [0xfffffffffffffffe]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(insn 30 29 36 3 (set (reg:SI 121 [ _23 ])
        (plus:SI (reg/v/f:SI 122 [ address ])
            (reg:SI 127))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 127)
        (expr_list:REG_DEAD (reg/v/f:SI 122 [ address ])
            (nil))))
(insn 36 30 45 3 (set (reg/f:SI 128)
        (const_int 1610678272 [0x60010000])) "../System/lcd_ili9341.c":62:9 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 45 36 31 4 42 (nil) [0 uses])
(note 31 45 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../System/lcd_ili9341.c":275:3 -1
     (nil))
(debug_insn 34 33 35 4 (debug_marker:BLK) "../System/lcd_ili9341.c":60:24 -1
     (nil))
(debug_insn 35 34 37 4 (debug_marker) "../System/lcd_ili9341.c":62:2 -1
     (nil))
(insn 37 35 38 4 (set (reg:HI 129 [ MEM[(volatile LCD_IO_Data_t *)1610678272B] ])
        (mem/v:HI (reg/f:SI 128) [1 MEM[(volatile LCD_IO_Data_t *)1610678272B]+0 S2 A64])) "../System/lcd_ili9341.c":62:9 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128)
        (nil)))
(insn 38 37 39 4 (set (reg:SI 115 [ _11 ])
        (zero_extend:SI (reg:HI 129 [ MEM[(volatile LCD_IO_Data_t *)1610678272B] ]))) "../System/lcd_ili9341.c":62:9 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 129 [ MEM[(volatile LCD_IO_Data_t *)1610678272B] ])
        (nil)))
(insn 39 38 41 4 (set (reg:SI 114 [ ivtmp.41 ])
        (plus:SI (reg:SI 114 [ ivtmp.41 ])
            (const_int 2 [0x2]))) "../System/lcd_ili9341.c":275:14 7 {*arm_addsi3}
     (nil))
(insn 41 39 42 4 (set (mem:HI (reg:SI 114 [ ivtmp.41 ]) [1 MEM[base: _14, offset: 0B]+0 S2 A16])
        (subreg/s/v:HI (reg:SI 115 [ _11 ]) 0)) "../System/lcd_ili9341.c":275:14 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _11 ])
        (nil)))
(debug_insn 42 41 43 4 (debug_marker) "../System/lcd_ili9341.c":274:35 -1
     (nil))
(debug_insn 43 42 44 4 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 44 43 46 4 (debug_marker) "../System/lcd_ili9341.c":274:23 -1
     (nil))
(insn 46 44 47 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ ivtmp.41 ])
            (reg:SI 121 [ _23 ]))) "../System/lcd_ili9341.c":274:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 47 46 57 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 57)
            (pc))) "../System/lcd_ili9341.c":274:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 57)
      ; pc falls through to BB 5
(code_label 57 47 56 6 45 (nil) [1 uses])
(note 56 57 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 4
(code_label 50 56 51 5 40 (nil) [1 uses])
(note 51 50 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

;; Function ILI9341_SetOrientation (ILI9341_SetOrientation, funcdef_no=336, decl_uid=10008, cgraph_uid=340, symbol_order=341)

*****starting processing of loop 1 ******
setting blocks to analyze 3, 9
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 12 count 2 (  0.2)
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 12 count 2 (  0.2)
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 12 count 3 (  0.3)


starting region dump


ILI9341_SetOrientation

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 63
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r7={1d,9u} r12={2d} r13={1d,10u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={4d,3u} r101={1d} r102={1d,11u,1e} r103={1d,8u} r104={1d} r105={1d} r106={1d} r115={1d,1u} r116={1d,4u,1e} r117={1d,1u} r118={1d,1u} r123={1d,1u} r124={1d,1u} r126={1d,1u} r127={1d,1u} r129={1d,1u} r131={1d,1u} r133={2d,3u} r134={1d,1u} 
;;    total ref usage 187{124d,61u,2e} in 57{56 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0
;;  reg->defs[] map:	100[0,0] 115[1,1] 123[2,2] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ }u11(13){ }u12(102){ }u13(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 115 123
;; live  in  	
;; live  gen 	 100 [cc] 115 123
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(3) 100[0],115[1],123[2]
;; rd  kill	(3) 100[0],115[1],123[2]
;;  UD chains for artificial uses at top

(code_label 25 86 17 3 54 (nil) [0 uses])
(note 17 25 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 18
(debug_insn 18 17 19 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
;;   UD chains for insn luid 1 uid 19
(debug_insn 19 18 22 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
;;   UD chains for insn luid 2 uid 22
;;      reg 134 { }
(insn 22 19 24 3 (set (reg:SI 123 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 134)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
;;   UD chains for insn luid 3 uid 24
;;      reg 123 { d2(bb 3 insn 22) }
(insn 24 22 26 3 (set (reg:SI 115 [ _14 ])
        (zero_extend:SI (subreg:QI (reg:SI 123 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 123 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
;;   UD chains for insn luid 4 uid 26
;;      reg 115 { d1(bb 3 insn 24) }
(insn 26 24 27 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _14 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _14 ])
        (nil)))
;;   UD chains for insn luid 5 uid 27
;;      reg 100 { d0(bb 3 insn 26) }
(jump_insn 27 26 93 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 93)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 93)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 100[0],115[1],123[2]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 93 27 92 9 60 (nil) [1 uses])
(note 92 93 28 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



*****ending processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_SetOrientation

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r7={1d,9u} r12={2d} r13={1d,10u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={4d,3u} r101={1d} r102={1d,11u,1e} r103={1d,8u} r104={1d} r105={1d} r106={1d} r115={1d,1u} r116={1d,4u,1e} r117={1d,1u} r118={1d,1u} r123={1d,1u} r124={1d,1u} r126={1d,1u} r127={1d,1u} r129={1d,1u} r131={1d,1u} r133={2d,3u} r134={1d,1u} 
;;    total ref usage 187{124d,61u,2e} in 57{56 regular + 1 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v:SI 116 [ orientation ])
        (reg:SI 0 r0 [ orientation ])) "../System/lcd_ili9341.c":283:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ orientation ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../System/lcd_ili9341.c":284:2 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:HI command (const_int 54 [0x36])) "../System/lcd_ili9341.c":284:17 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/lcd_ili9341.c":285:2 -1
     (nil))
(insn 9 8 10 2 (set (reg/f:SI 117)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/lcd_ili9341.c":285:57 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 12 2 (set (reg:SI 118 [ orientations[orientation_5(D)] ])
        (mem/u:SI (plus:SI (mult:SI (reg/v:SI 116 [ orientation ])
                    (const_int 4 [0x4]))
                (reg/f:SI 117)) [2 orientations[orientation_5(D)]+0 S4 A32])) "../System/lcd_ili9341.c":285:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117)
        (expr_list:REG_EQUAL (mem/u:SI (plus:SI (mult:SI (reg/v:SI 116 [ orientation ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [2 orientations[orientation_5(D)]+0 S4 A32])
            (nil))))
(insn 12 10 13 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 parameter+0 S2 A16])
        (subreg:HI (reg:SI 118 [ orientations[orientation_5(D)] ]) 0)) "../System/lcd_ili9341.c":285:29 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ orientations[orientation_5(D)] ])
        (nil)))
(debug_insn 13 12 14 2 (debug_marker) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 16 15 86 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 86 16 25 2 (set (reg/f:SI 134)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 25 86 17 3 54 (nil) [0 uses])
(note 17 25 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 19 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 19 18 22 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 22 19 24 3 (set (reg:SI 123 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 134)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 24 22 26 3 (set (reg:SI 115 [ _14 ])
        (zero_extend:SI (subreg:QI (reg:SI 123 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 123 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 26 24 27 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _14 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _14 ])
        (nil)))
(jump_insn 27 26 93 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 93)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 93)
      ; pc falls through to BB 4
(code_label 93 27 92 9 60 (nil) [1 uses])
(note 92 93 28 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 3
(note 28 92 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 28 30 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 30 29 31 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 31 30 32 4 (var_location:HI address (const_int 54 [0x36])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 32 31 33 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 34 33 35 4 (set (reg/f:SI 124)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 37 4 (set (reg:SI 126)
        (const_int 54 [0x36])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 35 38 4 (set (mem/v:HI (reg/f:SI 124) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 126) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_DEAD (reg/f:SI 124)
            (nil))))
(debug_insn 38 37 39 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 39 38 40 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 40 39 41 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 41 40 42 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 42 41 43 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 43 42 44 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/lcd_ili9341.c":288:2 -1
     (nil))
(insn 45 44 46 4 (set (reg/f:SI 127)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -2 [0xfffffffffffffffe]))) "../System/lcd_ili9341.c":288:2 7 {*arm_addsi3}
     (nil))
(insn 46 45 47 4 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) "../System/lcd_ili9341.c":288:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 46 48 4 (set (reg:SI 0 r0)
        (reg/f:SI 127)) "../System/lcd_ili9341.c":288:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 127)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe]))
            (nil))))
(call_insn 48 47 49 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":288:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 49 48 50 4 (debug_marker) "../System/lcd_ili9341.c":290:2 -1
     (nil))
(insn 50 49 51 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 116 [ orientation ])
            (const_int 0 [0]))) "../System/lcd_ili9341.c":290:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 51 50 52 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 55)
            (pc))) "../System/lcd_ili9341.c":290:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 268435460 (nil)))
 -> 55)
(note 52 51 53 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 116 [ orientation ])
            (const_int 3 [0x3]))) "../System/lcd_ili9341.c":290:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 54 53 55 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 65)
            (pc))) "../System/lcd_ili9341.c":290:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 715827884 (nil)))
 -> 65)
(code_label 55 54 56 6 55 (nil) [1 uses])
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 58 6 (debug_marker) "../System/lcd_ili9341.c":293:3 -1
     (nil))
(debug_insn 58 57 59 6 (debug_marker) "../System/lcd_ili9341.c":294:3 -1
     (nil))
(insn 59 58 60 6 (set (reg/f:SI 133)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":293:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 61 6 (set (reg:DI 129)
        (const_int 1030792151360 [0xf000000140])) "../System/lcd_ili9341.c":293:14 729 {*movdi_vfp}
     (nil))
(insn 61 60 62 6 (set (mem/c:DI (reg/f:SI 133) [2 MEM <vector(2) long unsigned int> [(long unsigned int *)&LCD]+0 S8 A64])
        (reg:DI 129)) "../System/lcd_ili9341.c":293:14 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 129)
        (nil)))
(debug_insn 62 61 65 6 (debug_marker) "../System/lcd_ili9341.c":295:3 -1
     (nil))
      ; pc falls through to BB 8
(code_label 65 62 66 7 56 (nil) [1 uses])
(note 66 65 67 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 67 66 68 7 (debug_marker) "../System/lcd_ili9341.c":299:3 -1
     (nil))
(debug_insn 68 67 69 7 (debug_marker) "../System/lcd_ili9341.c":300:3 -1
     (nil))
(insn 69 68 70 7 (set (reg/f:SI 133)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":299:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 7 (set (reg:DI 131)
        (const_int 1374389534960 [0x140000000f0])) "../System/lcd_ili9341.c":299:14 729 {*movdi_vfp}
     (nil))
(insn 71 70 72 7 (set (mem/c:DI (reg/f:SI 133) [2 MEM <vector(2) long unsigned int> [(long unsigned int *)&LCD]+0 S8 A64])
        (reg:DI 131)) "../System/lcd_ili9341.c":299:14 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 131)
        (nil)))
(debug_insn 72 71 73 7 (debug_marker) "../System/lcd_ili9341.c":301:3 -1
     (nil))
(code_label 73 72 74 8 57 (nil) [0 uses])
(note 74 73 75 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 75 74 77 8 (debug_marker) "../System/lcd_ili9341.c":303:2 -1
     (nil))
(insn 77 75 78 8 (set (mem/c:SI (plus:SI (reg/f:SI 133)
                (const_int 8 [0x8])) [2 LCD.orientation+0 S4 A64])
        (reg/v:SI 116 [ orientation ])) "../System/lcd_ili9341.c":303:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 133)
        (expr_list:REG_DEAD (reg/v:SI 116 [ orientation ])
            (nil))))
(debug_insn 78 77 0 8 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))

;; Function ILI9341_SetDisplayWindow (ILI9341_SetDisplayWindow, funcdef_no=337, decl_uid=10013, cgraph_uid=341, symbol_order=342)

*****starting processing of loop 1 ******
setting blocks to analyze 7, 9
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 14 count 2 ( 0.17)
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 14 count 2 ( 0.17)
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 14 count 3 ( 0.25)


starting region dump


ILI9341_SetDisplayWindow

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 138
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={5d,3u} r2={3d,1u} r3={3d,1u} r7={1d,11u} r12={4d} r13={1d,13u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,3u} r101={2d} r102={1d,20u,2e} r103={1d,10u} r104={2d} r105={2d} r106={2d} r115={1d,2u} r125={1d,2u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r140={1d,3u} r141={1d,3u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r148={1d,2u} r149={1d,1u} r150={1d,1u} r155={1d,1u} r157={1d,1u} r163={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r170={1d,1u} r172={1d,2u} r173={1d,1u} r174={1d,1u} r179={1d,1u} r181={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,1u} r199={1d,2u} r200={1d,3u} 
;;    total ref usage 340{228d,110u,2e} in 125{123 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0
;;  reg->defs[] map:	100[0,0] 133[1,1] 195[2,2] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u106(7){ }u107(13){ }u108(102){ }u109(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; lr  def 	 100 [cc] 133 195
;; live  in  	
;; live  gen 	 100 [cc] 133 195
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(3) 100[0],133[1],195[2]
;; rd  kill	(3) 100[0],133[1],195[2]
;;  UD chains for artificial uses at top

(code_label 149 140 141 7 68 (nil) [0 uses])
(note 141 149 142 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 142
(debug_insn 142 141 143 7 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
;;   UD chains for insn luid 1 uid 143
(debug_insn 143 142 146 7 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
;;   UD chains for insn luid 2 uid 146
;;      reg 200 { }
(insn 146 143 148 7 (set (reg:SI 195 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 200)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
;;   UD chains for insn luid 3 uid 148
;;      reg 195 { d2(bb 7 insn 146) }
(insn 148 146 150 7 (set (reg:SI 133 [ _41 ])
        (zero_extend:SI (subreg:QI (reg:SI 195 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 195 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
;;   UD chains for insn luid 4 uid 150
;;      reg 133 { d1(bb 7 insn 148) }
(insn 150 148 151 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 133 [ _41 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _41 ])
        (nil)))
;;   UD chains for insn luid 5 uid 151
;;      reg 100 { d0(bb 7 insn 150) }
(jump_insn 151 150 178 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 178)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 178)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 100[0],133[1],195[2]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 178 151 177 9 69 (nil) [1 uses])
(note 177 178 152 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



*****ending processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns
*****starting processing of loop 2 ******
setting blocks to analyze 5, 10
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 14 count 2 ( 0.17)
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 14 count 2 ( 0.17)
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 14 count 3 ( 0.25)


starting region dump


ILI9341_SetDisplayWindow

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 138
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={5d,3u} r2={3d,1u} r3={3d,1u} r7={1d,11u} r12={4d} r13={1d,13u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,3u} r101={2d} r102={1d,20u,2e} r103={1d,10u} r104={2d} r105={2d} r106={2d} r115={1d,2u} r125={1d,2u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r140={1d,3u} r141={1d,3u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r148={1d,2u} r149={1d,1u} r150={1d,1u} r155={1d,1u} r157={1d,1u} r163={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r170={1d,1u} r172={1d,2u} r173={1d,1u} r174={1d,1u} r179={1d,1u} r181={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,1u} r199={1d,2u} r200={1d,3u} 
;;    total ref usage 340{228d,110u,2e} in 125{123 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0
;;  reg->defs[] map:	100[0,0] 134[1,1] 187[2,2] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u84(7){ }u85(13){ }u86(102){ }u87(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; lr  def 	 100 [cc] 134 187
;; live  in  	
;; live  gen 	 100 [cc] 134 187
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(3) 100[0],134[1],187[2]
;; rd  kill	(3) 100[0],134[1],187[2]
;;  UD chains for artificial uses at top

(code_label 112 103 104 5 67 (nil) [0 uses])
(note 104 112 105 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 105
(debug_insn 105 104 106 5 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
;;   UD chains for insn luid 1 uid 106
(debug_insn 106 105 109 5 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
;;   UD chains for insn luid 2 uid 109
;;      reg 200 { }
(insn 109 106 111 5 (set (reg:SI 187 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 200)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
;;   UD chains for insn luid 3 uid 111
;;      reg 187 { d2(bb 5 insn 109) }
(insn 111 109 113 5 (set (reg:SI 134 [ _42 ])
        (zero_extend:SI (subreg:QI (reg:SI 187 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 187 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
;;   UD chains for insn luid 4 uid 113
;;      reg 134 { d1(bb 5 insn 111) }
(insn 113 111 114 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 134 [ _42 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ _42 ])
        (nil)))
;;   UD chains for insn luid 5 uid 114
;;      reg 100 { d0(bb 5 insn 113) }
(jump_insn 114 113 180 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 180)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 180)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 100[0],134[1],187[2]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 180 114 179 10 70 (nil) [1 uses])
(note 179 180 115 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



*****ending processing of loop 2 ******
starting the processing of deferred insns
ending the processing of deferred insns
*****starting processing of loop 3 ******
setting blocks to analyze 3, 11
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 14 count 2 ( 0.17)
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 14 count 2 ( 0.17)
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 14 count 3 ( 0.25)


starting region dump


ILI9341_SetDisplayWindow

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 138
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={5d,3u} r2={3d,1u} r3={3d,1u} r7={1d,11u} r12={4d} r13={1d,13u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,3u} r101={2d} r102={1d,20u,2e} r103={1d,10u} r104={2d} r105={2d} r106={2d} r115={1d,2u} r125={1d,2u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r140={1d,3u} r141={1d,3u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r148={1d,2u} r149={1d,1u} r150={1d,1u} r155={1d,1u} r157={1d,1u} r163={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r170={1d,1u} r172={1d,2u} r173={1d,1u} r174={1d,1u} r179={1d,1u} r181={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,1u} r199={1d,2u} r200={1d,3u} 
;;    total ref usage 340{228d,110u,2e} in 125{123 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0
;;  reg->defs[] map:	100[0,0] 135[1,1] 163[2,2] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u35(7){ }u36(13){ }u37(102){ }u38(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; lr  def 	 100 [cc] 135 163
;; live  in  	
;; live  gen 	 100 [cc] 135 163
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(3) 100[0],135[1],163[2]
;; rd  kill	(3) 100[0],135[1],163[2]
;;  UD chains for artificial uses at top

(code_label 50 175 42 3 66 (nil) [0 uses])
(note 42 50 43 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 43
(debug_insn 43 42 44 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
;;   UD chains for insn luid 1 uid 44
(debug_insn 44 43 47 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
;;   UD chains for insn luid 2 uid 47
;;      reg 200 { }
(insn 47 44 49 3 (set (reg:SI 163 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 200)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
;;   UD chains for insn luid 3 uid 49
;;      reg 163 { d2(bb 3 insn 47) }
(insn 49 47 51 3 (set (reg:SI 135 [ _43 ])
        (zero_extend:SI (subreg:QI (reg:SI 163 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 163 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
;;   UD chains for insn luid 4 uid 51
;;      reg 135 { d1(bb 3 insn 49) }
(insn 51 49 52 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 135 [ _43 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _43 ])
        (nil)))
;;   UD chains for insn luid 5 uid 52
;;      reg 100 { d0(bb 3 insn 51) }
(jump_insn 52 51 182 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 182)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 182)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 100[0],135[1],163[2]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 182 52 181 11 71 (nil) [1 uses])
(note 181 182 53 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



*****ending processing of loop 3 ******
starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_SetDisplayWindow

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={5d,3u} r2={3d,1u} r3={3d,1u} r7={1d,11u} r12={4d} r13={1d,13u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,3u} r101={2d} r102={1d,20u,2e} r103={1d,10u} r104={2d} r105={2d} r106={2d} r115={1d,2u} r125={1d,2u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r140={1d,3u} r141={1d,3u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r148={1d,2u} r149={1d,1u} r150={1d,1u} r155={1d,1u} r157={1d,1u} r163={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r170={1d,1u} r172={1d,2u} r173={1d,1u} r174={1d,1u} r179={1d,1u} r181={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,1u} r199={1d,2u} r200={1d,3u} 
;;    total ref usage 340{228d,110u,2e} in 125{123 regular + 2 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v:SI 140 [ Xpos ])
        (reg:SI 0 r0 [ Xpos ])) "../System/lcd_ili9341.c":314:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Xpos ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 141 [ Ypos ])
        (reg:SI 1 r1 [ Ypos ])) "../System/lcd_ili9341.c":314:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Ypos ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 142 [ Width ])
        (reg:SI 2 r2 [ Width ])) "../System/lcd_ili9341.c":314:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ Width ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 143 [ Height ])
        (reg:SI 3 r3 [ Height ])) "../System/lcd_ili9341.c":314:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ Height ])
        (nil)))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 6 10 2 (debug_marker) "../System/lcd_ili9341.c":315:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/lcd_ili9341.c":316:2 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/lcd_ili9341.c":319:2 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:HI command (const_int 42 [0x2a])) "../System/lcd_ili9341.c":319:10 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/lcd_ili9341.c":320:2 -1
     (nil))
(insn 14 13 16 2 (set (reg:SI 144)
        (lshiftrt:SI (reg/v:SI 140 [ Xpos ])
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":320:39 147 {*arm_shiftsi3}
     (nil))
(insn 16 14 17 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 parameter[0]+0 S2 A64])
        (subreg:HI (reg:SI 144) 0)) "../System/lcd_ili9341.c":320:17 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(debug_insn 17 16 18 2 (debug_marker) "../System/lcd_ili9341.c":321:2 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 115 [ _3 ])
        (zero_extend:SI (subreg:HI (reg/v:SI 140 [ Xpos ]) 0))) "../System/lcd_ili9341.c":321:17 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 19 18 21 2 (set (reg:SI 146 [ _3 ])
        (zero_extend:SI (subreg:QI (reg:SI 115 [ _3 ]) 0))) "../System/lcd_ili9341.c":321:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 21 19 22 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -6 [0xfffffffffffffffa])) [1 parameter[1]+0 S2 A16])
        (subreg:HI (reg:SI 146 [ _3 ]) 0)) "../System/lcd_ili9341.c":321:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 146 [ _3 ])
        (nil)))
(debug_insn 22 21 23 2 (debug_marker) "../System/lcd_ili9341.c":322:2 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 148)
        (plus:SI (reg/v:SI 142 [ Width ])
            (const_int -1 [0xffffffffffffffff]))) "../System/lcd_ili9341.c":322:48 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 142 [ Width ])
        (nil)))
(insn 24 23 25 2 (set (reg:SI 149)
        (plus:SI (reg:SI 148)
            (reg/v:SI 140 [ Xpos ]))) "../System/lcd_ili9341.c":322:48 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 140 [ Xpos ])
        (nil)))
(insn 25 24 27 2 (set (reg:SI 150)
        (lshiftrt:SI (reg:SI 149)
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":322:54 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(insn 27 25 28 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 parameter[2]+0 S2 A32])
        (subreg:HI (reg:SI 150) 0)) "../System/lcd_ili9341.c":322:17 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(debug_insn 28 27 32 2 (debug_marker) "../System/lcd_ili9341.c":323:2 -1
     (nil))
(insn 32 28 35 2 (set (reg:SI 155)
        (plus:SI (reg:SI 115 [ _3 ])
            (reg:SI 148))) "../System/lcd_ili9341.c":323:48 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(insn 35 32 37 2 (set (reg:SI 157)
        (zero_extend:SI (subreg:QI (reg:SI 155) 0))) "../System/lcd_ili9341.c":323:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(insn 37 35 38 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 parameter[3]+0 S2 A16])
        (subreg:HI (reg:SI 157) 0)) "../System/lcd_ili9341.c":323:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(debug_insn 38 37 39 2 (debug_marker) "../System/lcd_ili9341.c":324:2 -1
     (nil))
(debug_insn 39 38 40 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":324:2 -1
     (nil))
(debug_insn 40 39 41 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 41 40 175 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 175 41 50 2 (set (reg/f:SI 200)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 50 175 42 3 66 (nil) [0 uses])
(note 42 50 43 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 44 43 47 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 47 44 49 3 (set (reg:SI 163 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 200)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 49 47 51 3 (set (reg:SI 135 [ _43 ])
        (zero_extend:SI (subreg:QI (reg:SI 163 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 163 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 51 49 52 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 135 [ _43 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _43 ])
        (nil)))
(jump_insn 52 51 182 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 182)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 182)
      ; pc falls through to BB 4
(code_label 182 52 181 11 71 (nil) [1 uses])
(note 181 182 53 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 3
(note 53 181 54 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 55 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 55 54 56 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 56 55 57 4 (var_location:HI address (const_int 42 [0x2a])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 57 56 58 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 58 57 59 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 59 58 60 4 (set (reg/f:SI 164)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 62 4 (set (reg:SI 166)
        (const_int 42 [0x2a])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 60 63 4 (set (mem/v:HI (reg/f:SI 164) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 166) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_DEAD (reg/f:SI 164)
            (nil))))
(debug_insn 63 62 64 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 64 63 65 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 65 64 66 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 66 65 67 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 67 66 68 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 68 67 69 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":324:2 -1
     (nil))
(debug_insn 69 68 70 4 (debug_marker) "../System/lcd_ili9341.c":325:2 -1
     (nil))
(insn 70 69 71 4 (set (reg/f:SI 199)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -8 [0xfffffffffffffff8]))) "../System/lcd_ili9341.c":325:2 7 {*arm_addsi3}
     (nil))
(insn 71 70 72 4 (set (reg:SI 1 r1)
        (const_int 4 [0x4])) "../System/lcd_ili9341.c":325:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 4 (set (reg:SI 0 r0)
        (reg/f:SI 199)) "../System/lcd_ili9341.c":325:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))
(call_insn 73 72 74 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":325:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 74 73 75 4 (debug_marker) "../System/lcd_ili9341.c":328:2 -1
     (nil))
(debug_insn 75 74 76 4 (var_location:HI command (const_int 43 [0x2b])) "../System/lcd_ili9341.c":328:10 -1
     (nil))
(debug_insn 76 75 77 4 (debug_marker) "../System/lcd_ili9341.c":329:2 -1
     (nil))
(insn 77 76 79 4 (set (reg:SI 168)
        (lshiftrt:SI (reg/v:SI 141 [ Ypos ])
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":329:40 147 {*arm_shiftsi3}
     (nil))
(insn 79 77 80 4 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 parameter[0]+0 S2 A64])
        (subreg:HI (reg:SI 168) 0)) "../System/lcd_ili9341.c":329:18 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(debug_insn 80 79 81 4 (debug_marker) "../System/lcd_ili9341.c":330:2 -1
     (nil))
(insn 81 80 82 4 (set (reg:SI 125 [ _15 ])
        (zero_extend:SI (subreg:HI (reg/v:SI 141 [ Ypos ]) 0))) "../System/lcd_ili9341.c":330:18 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 82 81 84 4 (set (reg:SI 170 [ _15 ])
        (zero_extend:SI (subreg:QI (reg:SI 125 [ _15 ]) 0))) "../System/lcd_ili9341.c":330:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 84 82 85 4 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -6 [0xfffffffffffffffa])) [1 parameter[1]+0 S2 A16])
        (subreg:HI (reg:SI 170 [ _15 ]) 0)) "../System/lcd_ili9341.c":330:16 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 170 [ _15 ])
        (nil)))
(debug_insn 85 84 86 4 (debug_marker) "../System/lcd_ili9341.c":331:2 -1
     (nil))
(insn 86 85 87 4 (set (reg:SI 172)
        (plus:SI (reg/v:SI 143 [ Height ])
            (const_int -1 [0xffffffffffffffff]))) "../System/lcd_ili9341.c":331:50 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 143 [ Height ])
        (nil)))
(insn 87 86 88 4 (set (reg:SI 173)
        (plus:SI (reg:SI 172)
            (reg/v:SI 141 [ Ypos ]))) "../System/lcd_ili9341.c":331:50 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 141 [ Ypos ])
        (nil)))
(insn 88 87 90 4 (set (reg:SI 174)
        (lshiftrt:SI (reg:SI 173)
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":331:56 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 173)
        (nil)))
(insn 90 88 91 4 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 parameter[2]+0 S2 A32])
        (subreg:HI (reg:SI 174) 0)) "../System/lcd_ili9341.c":331:18 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 174)
        (nil)))
(debug_insn 91 90 95 4 (debug_marker) "../System/lcd_ili9341.c":332:2 -1
     (nil))
(insn 95 91 98 4 (set (reg:SI 179)
        (plus:SI (reg:SI 125 [ _15 ])
            (reg:SI 172))) "../System/lcd_ili9341.c":332:50 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_DEAD (reg:SI 125 [ _15 ])
            (nil))))
(insn 98 95 100 4 (set (reg:SI 181)
        (zero_extend:SI (subreg:QI (reg:SI 179) 0))) "../System/lcd_ili9341.c":332:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(insn 100 98 101 4 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 parameter[3]+0 S2 A16])
        (subreg:HI (reg:SI 181) 0)) "../System/lcd_ili9341.c":332:16 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 181)
        (nil)))
(debug_insn 101 100 102 4 (debug_marker) "../System/lcd_ili9341.c":333:2 -1
     (nil))
(debug_insn 102 101 103 4 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":333:2 -1
     (nil))
(debug_insn 103 102 112 4 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 112 103 104 5 67 (nil) [0 uses])
(note 104 112 105 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 105 104 106 5 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 106 105 109 5 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 109 106 111 5 (set (reg:SI 187 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 200)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 111 109 113 5 (set (reg:SI 134 [ _42 ])
        (zero_extend:SI (subreg:QI (reg:SI 187 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 187 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 113 111 114 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 134 [ _42 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ _42 ])
        (nil)))
(jump_insn 114 113 180 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 180)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 180)
      ; pc falls through to BB 6
(code_label 180 114 179 10 70 (nil) [1 uses])
(note 179 180 115 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 5
(note 115 179 116 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 116 115 117 6 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 117 116 118 6 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 118 117 119 6 (var_location:HI address (const_int 43 [0x2b])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 119 118 120 6 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 120 119 121 6 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 121 120 122 6 (set (reg/f:SI 188)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 122 121 124 6 (set (reg:SI 190)
        (const_int 43 [0x2b])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 124 122 125 6 (set (mem/v:HI (reg/f:SI 188) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 190) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 190)
        (expr_list:REG_DEAD (reg/f:SI 188)
            (nil))))
(debug_insn 125 124 126 6 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 126 125 127 6 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 127 126 128 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 128 127 129 6 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 129 128 130 6 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 130 129 131 6 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":333:2 -1
     (nil))
(debug_insn 131 130 133 6 (debug_marker) "../System/lcd_ili9341.c":334:2 -1
     (nil))
(insn 133 131 134 6 (set (reg:SI 1 r1)
        (const_int 4 [0x4])) "../System/lcd_ili9341.c":334:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 133 135 6 (set (reg:SI 0 r0)
        (reg/f:SI 199)) "../System/lcd_ili9341.c":334:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 199)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8]))
            (nil))))
(call_insn 135 134 136 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":334:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 136 135 137 6 (debug_marker) "../System/lcd_ili9341.c":337:2 -1
     (nil))
(debug_insn 137 136 138 6 (var_location:HI command (const_int 44 [0x2c])) "../System/lcd_ili9341.c":337:10 -1
     (nil))
(debug_insn 138 137 139 6 (debug_marker) "../System/lcd_ili9341.c":338:2 -1
     (nil))
(debug_insn 139 138 140 6 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":338:2 -1
     (nil))
(debug_insn 140 139 149 6 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 149 140 141 7 68 (nil) [0 uses])
(note 141 149 142 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 142 141 143 7 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 143 142 146 7 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 146 143 148 7 (set (reg:SI 195 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 200)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 148 146 150 7 (set (reg:SI 133 [ _41 ])
        (zero_extend:SI (subreg:QI (reg:SI 195 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 195 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 150 148 151 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 133 [ _41 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _41 ])
        (nil)))
(jump_insn 151 150 178 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 178)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 178)
      ; pc falls through to BB 8
(code_label 178 151 177 9 69 (nil) [1 uses])
(note 177 178 152 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 7
(note 152 177 153 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 153 152 154 8 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 154 153 155 8 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 155 154 156 8 (var_location:HI address (const_int 44 [0x2c])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 156 155 157 8 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 157 156 158 8 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 158 157 159 8 (set (reg/f:SI 196)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 159 158 161 8 (set (reg:SI 198)
        (const_int 44 [0x2c])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 161 159 162 8 (set (mem/v:HI (reg/f:SI 196) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 198) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 198)
        (expr_list:REG_DEAD (reg/f:SI 196)
            (nil))))
(debug_insn 162 161 163 8 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 163 162 164 8 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 164 163 165 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 165 164 166 8 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 166 165 167 8 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 167 166 168 8 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":338:2 -1
     (nil))
(debug_insn 168 167 0 8 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))

;; Function ILI9341_Init (ILI9341_Init, funcdef_no=338, decl_uid=10016, cgraph_uid=342, symbol_order=343)

*****starting processing of loop 1 ******
setting blocks to analyze 19, 21
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 28 n_edges 36 count 2 (0.071)
df_worklist_dataflow_doublequeue: n_basic_blocks 28 n_edges 36 count 2 (0.071)
df_worklist_dataflow_doublequeue: n_basic_blocks 28 n_edges 36 count 3 ( 0.11)


starting region dump


ILI9341_Init

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 225
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={23d,12u} r1={18d,8u} r2={13d,1u} r3={13d,1u} r7={1d,27u} r12={22d} r13={1d,38u} r14={12d} r15={11d} r16={12d} r17={12d} r18={12d} r19={12d} r20={12d} r21={12d} r22={12d} r23={12d} r24={12d} r25={12d} r26={12d} r27={12d} r28={12d} r29={12d} r30={12d} r31={12d} r48={11d} r49={11d} r50={11d} r51={11d} r52={11d} r53={11d} r54={11d} r55={11d} r56={11d} r57={11d} r58={11d} r59={11d} r60={11d} r61={11d} r62={11d} r63={11d} r64={11d} r65={11d} r66={11d} r67={11d} r68={11d} r69={11d} r70={11d} r71={11d} r72={11d} r73={11d} r74={11d} r75={11d} r76={11d} r77={11d} r78={11d} r79={11d} r80={11d} r81={11d} r82={11d} r83={11d} r84={11d} r85={11d} r86={11d} r87={11d} r88={11d} r89={11d} r90={11d} r91={11d} r92={11d} r93={11d} r94={11d} r95={11d} r96={11d} r97={11d} r98={11d} r99={11d} r100={20d,9u} r101={11d} r102={1d,34u,5e} r103={1d,26u} r104={11d} r105={11d} r106={11d} r114={1d,1u} r115={1d,1u} r116={1d,2u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r122={1d,1u} r123={2d,1u} r124={2d,1u} r125={1d,1u} r126={1d,5u,1e} r127={1d,1u} r128={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r139={1d,1u} r141={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r182={1d,1u} r183={1d,1u} r185={1d,1u} r187={1d,1u} r191={1d,1u} r192={1d,1u} r194={1d,1u} r196={1d,5u} r197={2d,3u} r198={1d,7u} 
;;    total ref usage 1210{989d,215u,6e} in 273{262 regular + 11 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0
;;  reg->defs[] map:	100[0,0] 114[1,1] 191[2,2] 
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u191(7){ }u192(13){ }u193(102){ }u194(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  def 	 100 [cc] 114 191
;; live  in  	
;; live  gen 	 100 [cc] 114 191
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(3) 100[0],114[1],191[2]
;; rd  kill	(3) 100[0],114[1],191[2]
;;  UD chains for artificial uses at top

(code_label 317 308 309 19 85 (nil) [0 uses])
(note 309 317 310 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 310
(debug_insn 310 309 311 19 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
;;   UD chains for insn luid 1 uid 311
(debug_insn 311 310 314 19 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
;;   UD chains for insn luid 2 uid 314
;;      reg 198 { }
(insn 314 311 316 19 (set (reg:SI 191 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
;;   UD chains for insn luid 3 uid 316
;;      reg 191 { d2(bb 19 insn 314) }
(insn 316 314 318 19 (set (reg:SI 114 [ _26 ])
        (zero_extend:SI (subreg:QI (reg:SI 191 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 191 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
;;   UD chains for insn luid 4 uid 318
;;      reg 114 { d1(bb 19 insn 316) }
(insn 318 316 319 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _26 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _26 ])
        (nil)))
;;   UD chains for insn luid 5 uid 319
;;      reg 100 { d0(bb 19 insn 318) }
(jump_insn 319 318 370 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 370)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 370)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 100[0],114[1],191[2]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 370 319 369 21 88 (nil) [1 uses])
(note 369 370 320 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



*****ending processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns
*****starting processing of loop 2 ******
setting blocks to analyze 17, 22
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 28 n_edges 36 count 2 (0.071)
df_worklist_dataflow_doublequeue: n_basic_blocks 28 n_edges 36 count 2 (0.071)
df_worklist_dataflow_doublequeue: n_basic_blocks 28 n_edges 36 count 3 ( 0.11)


starting region dump


ILI9341_Init

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 225
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={23d,12u} r1={18d,8u} r2={13d,1u} r3={13d,1u} r7={1d,27u} r12={22d} r13={1d,38u} r14={12d} r15={11d} r16={12d} r17={12d} r18={12d} r19={12d} r20={12d} r21={12d} r22={12d} r23={12d} r24={12d} r25={12d} r26={12d} r27={12d} r28={12d} r29={12d} r30={12d} r31={12d} r48={11d} r49={11d} r50={11d} r51={11d} r52={11d} r53={11d} r54={11d} r55={11d} r56={11d} r57={11d} r58={11d} r59={11d} r60={11d} r61={11d} r62={11d} r63={11d} r64={11d} r65={11d} r66={11d} r67={11d} r68={11d} r69={11d} r70={11d} r71={11d} r72={11d} r73={11d} r74={11d} r75={11d} r76={11d} r77={11d} r78={11d} r79={11d} r80={11d} r81={11d} r82={11d} r83={11d} r84={11d} r85={11d} r86={11d} r87={11d} r88={11d} r89={11d} r90={11d} r91={11d} r92={11d} r93={11d} r94={11d} r95={11d} r96={11d} r97={11d} r98={11d} r99={11d} r100={20d,9u} r101={11d} r102={1d,34u,5e} r103={1d,26u} r104={11d} r105={11d} r106={11d} r114={1d,1u} r115={1d,1u} r116={1d,2u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r122={1d,1u} r123={2d,1u} r124={2d,1u} r125={1d,1u} r126={1d,5u,1e} r127={1d,1u} r128={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r139={1d,1u} r141={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r182={1d,1u} r183={1d,1u} r185={1d,1u} r187={1d,1u} r191={1d,1u} r192={1d,1u} r194={1d,1u} r196={1d,5u} r197={2d,3u} r198={1d,7u} 
;;    total ref usage 1210{989d,215u,6e} in 273{262 regular + 11 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0
;;  reg->defs[] map:	100[0,0] 115[1,1] 182[2,2] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u164(7){ }u165(13){ }u166(102){ }u167(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  def 	 100 [cc] 115 182
;; live  in  	
;; live  gen 	 100 [cc] 115 182
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(3) 100[0],115[1],182[2]
;; rd  kill	(3) 100[0],115[1],182[2]
;;  UD chains for artificial uses at top

(code_label 273 264 265 17 84 (nil) [0 uses])
(note 265 273 266 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 266
(debug_insn 266 265 267 17 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
;;   UD chains for insn luid 1 uid 267
(debug_insn 267 266 270 17 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
;;   UD chains for insn luid 2 uid 270
;;      reg 198 { }
(insn 270 267 272 17 (set (reg:SI 182 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
;;   UD chains for insn luid 3 uid 272
;;      reg 182 { d2(bb 17 insn 270) }
(insn 272 270 274 17 (set (reg:SI 115 [ _27 ])
        (zero_extend:SI (subreg:QI (reg:SI 182 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 182 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
;;   UD chains for insn luid 4 uid 274
;;      reg 115 { d1(bb 17 insn 272) }
(insn 274 272 275 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _27 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _27 ])
        (nil)))
;;   UD chains for insn luid 5 uid 275
;;      reg 100 { d0(bb 17 insn 274) }
(jump_insn 275 274 372 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 372)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 372)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 100[0],115[1],182[2]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 372 275 371 22 89 (nil) [1 uses])
(note 371 372 276 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



*****ending processing of loop 2 ******
starting the processing of deferred insns
ending the processing of deferred insns
*****starting processing of loop 3 ******
setting blocks to analyze 15, 23
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 28 n_edges 36 count 2 (0.071)
df_worklist_dataflow_doublequeue: n_basic_blocks 28 n_edges 36 count 2 (0.071)
df_worklist_dataflow_doublequeue: n_basic_blocks 28 n_edges 36 count 3 ( 0.11)


starting region dump


ILI9341_Init

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 225
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={23d,12u} r1={18d,8u} r2={13d,1u} r3={13d,1u} r7={1d,27u} r12={22d} r13={1d,38u} r14={12d} r15={11d} r16={12d} r17={12d} r18={12d} r19={12d} r20={12d} r21={12d} r22={12d} r23={12d} r24={12d} r25={12d} r26={12d} r27={12d} r28={12d} r29={12d} r30={12d} r31={12d} r48={11d} r49={11d} r50={11d} r51={11d} r52={11d} r53={11d} r54={11d} r55={11d} r56={11d} r57={11d} r58={11d} r59={11d} r60={11d} r61={11d} r62={11d} r63={11d} r64={11d} r65={11d} r66={11d} r67={11d} r68={11d} r69={11d} r70={11d} r71={11d} r72={11d} r73={11d} r74={11d} r75={11d} r76={11d} r77={11d} r78={11d} r79={11d} r80={11d} r81={11d} r82={11d} r83={11d} r84={11d} r85={11d} r86={11d} r87={11d} r88={11d} r89={11d} r90={11d} r91={11d} r92={11d} r93={11d} r94={11d} r95={11d} r96={11d} r97={11d} r98={11d} r99={11d} r100={20d,9u} r101={11d} r102={1d,34u,5e} r103={1d,26u} r104={11d} r105={11d} r106={11d} r114={1d,1u} r115={1d,1u} r116={1d,2u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r122={1d,1u} r123={2d,1u} r124={2d,1u} r125={1d,1u} r126={1d,5u,1e} r127={1d,1u} r128={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r139={1d,1u} r141={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r182={1d,1u} r183={1d,1u} r185={1d,1u} r187={1d,1u} r191={1d,1u} r192={1d,1u} r194={1d,1u} r196={1d,5u} r197={2d,3u} r198={1d,7u} 
;;    total ref usage 1210{989d,215u,6e} in 273{262 regular + 11 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0
;;  reg->defs[] map:	100[0,0] 116[1,1] 172[2,2] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u138(7){ }u139(13){ }u140(102){ }u141(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  def 	 100 [cc] 116 172
;; live  in  	
;; live  gen 	 100 [cc] 116 172
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(3) 100[0],116[1],172[2]
;; rd  kill	(3) 100[0],116[1],172[2]
;;  UD chains for artificial uses at top

(code_label 232 223 224 15 83 (nil) [0 uses])
(note 224 232 225 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 225
(debug_insn 225 224 226 15 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
;;   UD chains for insn luid 1 uid 226
(debug_insn 226 225 229 15 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
;;   UD chains for insn luid 2 uid 229
;;      reg 198 { }
(insn 229 226 231 15 (set (reg:SI 172 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
;;   UD chains for insn luid 3 uid 231
;;      reg 172 { d2(bb 15 insn 229) }
(insn 231 229 233 15 (set (reg:SI 116 [ _28 ])
        (zero_extend:SI (subreg:QI (reg:SI 172 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 172 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
;;   UD chains for insn luid 4 uid 233
;;      reg 116 { d1(bb 15 insn 231) }
(insn 233 231 234 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _28 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 5 uid 234
;;      reg 100 { d0(bb 15 insn 233) }
(jump_insn 234 233 374 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 374)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 374)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 100[0],116[1],172[2]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 374 234 373 23 90 (nil) [1 uses])
(note 373 374 235 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



*****ending processing of loop 3 ******
starting the processing of deferred insns
ending the processing of deferred insns
*****starting processing of loop 4 ******
setting blocks to analyze 13, 24
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 28 n_edges 36 count 2 (0.071)
df_worklist_dataflow_doublequeue: n_basic_blocks 28 n_edges 36 count 2 (0.071)
df_worklist_dataflow_doublequeue: n_basic_blocks 28 n_edges 36 count 3 ( 0.11)


starting region dump


ILI9341_Init

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 225
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={23d,12u} r1={18d,8u} r2={13d,1u} r3={13d,1u} r7={1d,27u} r12={22d} r13={1d,38u} r14={12d} r15={11d} r16={12d} r17={12d} r18={12d} r19={12d} r20={12d} r21={12d} r22={12d} r23={12d} r24={12d} r25={12d} r26={12d} r27={12d} r28={12d} r29={12d} r30={12d} r31={12d} r48={11d} r49={11d} r50={11d} r51={11d} r52={11d} r53={11d} r54={11d} r55={11d} r56={11d} r57={11d} r58={11d} r59={11d} r60={11d} r61={11d} r62={11d} r63={11d} r64={11d} r65={11d} r66={11d} r67={11d} r68={11d} r69={11d} r70={11d} r71={11d} r72={11d} r73={11d} r74={11d} r75={11d} r76={11d} r77={11d} r78={11d} r79={11d} r80={11d} r81={11d} r82={11d} r83={11d} r84={11d} r85={11d} r86={11d} r87={11d} r88={11d} r89={11d} r90={11d} r91={11d} r92={11d} r93={11d} r94={11d} r95={11d} r96={11d} r97={11d} r98={11d} r99={11d} r100={20d,9u} r101={11d} r102={1d,34u,5e} r103={1d,26u} r104={11d} r105={11d} r106={11d} r114={1d,1u} r115={1d,1u} r116={1d,2u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r122={1d,1u} r123={2d,1u} r124={2d,1u} r125={1d,1u} r126={1d,5u,1e} r127={1d,1u} r128={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r139={1d,1u} r141={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r182={1d,1u} r183={1d,1u} r185={1d,1u} r187={1d,1u} r191={1d,1u} r192={1d,1u} r194={1d,1u} r196={1d,5u} r197={2d,3u} r198={1d,7u} 
;;    total ref usage 1210{989d,215u,6e} in 273{262 regular + 11 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0
;;  reg->defs[] map:	100[0,0] 117[1,1] 161[2,2] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u108(7){ }u109(13){ }u110(102){ }u111(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  def 	 100 [cc] 117 161
;; live  in  	
;; live  gen 	 100 [cc] 117 161
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(3) 100[0],117[1],161[2]
;; rd  kill	(3) 100[0],117[1],161[2]
;;  UD chains for artificial uses at top

(code_label 184 175 176 13 82 (nil) [0 uses])
(note 176 184 177 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 177
(debug_insn 177 176 178 13 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
;;   UD chains for insn luid 1 uid 178
(debug_insn 178 177 181 13 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
;;   UD chains for insn luid 2 uid 181
;;      reg 198 { }
(insn 181 178 183 13 (set (reg:SI 161 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
;;   UD chains for insn luid 3 uid 183
;;      reg 161 { d2(bb 13 insn 181) }
(insn 183 181 185 13 (set (reg:SI 117 [ _29 ])
        (zero_extend:SI (subreg:QI (reg:SI 161 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 161 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
;;   UD chains for insn luid 4 uid 185
;;      reg 117 { d1(bb 13 insn 183) }
(insn 185 183 186 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ _29 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _29 ])
        (nil)))
;;   UD chains for insn luid 5 uid 186
;;      reg 100 { d0(bb 13 insn 185) }
(jump_insn 186 185 376 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 376)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 376)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 100[0],117[1],161[2]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 376 186 375 24 91 (nil) [1 uses])
(note 375 376 187 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



*****ending processing of loop 4 ******
starting the processing of deferred insns
ending the processing of deferred insns
*****starting processing of loop 5 ******
setting blocks to analyze 11, 25
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 28 n_edges 36 count 2 (0.071)
df_worklist_dataflow_doublequeue: n_basic_blocks 28 n_edges 36 count 2 (0.071)
df_worklist_dataflow_doublequeue: n_basic_blocks 28 n_edges 36 count 3 ( 0.11)


starting region dump


ILI9341_Init

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 225
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={23d,12u} r1={18d,8u} r2={13d,1u} r3={13d,1u} r7={1d,27u} r12={22d} r13={1d,38u} r14={12d} r15={11d} r16={12d} r17={12d} r18={12d} r19={12d} r20={12d} r21={12d} r22={12d} r23={12d} r24={12d} r25={12d} r26={12d} r27={12d} r28={12d} r29={12d} r30={12d} r31={12d} r48={11d} r49={11d} r50={11d} r51={11d} r52={11d} r53={11d} r54={11d} r55={11d} r56={11d} r57={11d} r58={11d} r59={11d} r60={11d} r61={11d} r62={11d} r63={11d} r64={11d} r65={11d} r66={11d} r67={11d} r68={11d} r69={11d} r70={11d} r71={11d} r72={11d} r73={11d} r74={11d} r75={11d} r76={11d} r77={11d} r78={11d} r79={11d} r80={11d} r81={11d} r82={11d} r83={11d} r84={11d} r85={11d} r86={11d} r87={11d} r88={11d} r89={11d} r90={11d} r91={11d} r92={11d} r93={11d} r94={11d} r95={11d} r96={11d} r97={11d} r98={11d} r99={11d} r100={20d,9u} r101={11d} r102={1d,34u,5e} r103={1d,26u} r104={11d} r105={11d} r106={11d} r114={1d,1u} r115={1d,1u} r116={1d,2u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r122={1d,1u} r123={2d,1u} r124={2d,1u} r125={1d,1u} r126={1d,5u,1e} r127={1d,1u} r128={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r139={1d,1u} r141={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r182={1d,1u} r183={1d,1u} r185={1d,1u} r187={1d,1u} r191={1d,1u} r192={1d,1u} r194={1d,1u} r196={1d,5u} r197={2d,3u} r198={1d,7u} 
;;    total ref usage 1210{989d,215u,6e} in 273{262 regular + 11 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0
;;  reg->defs[] map:	100[0,0] 118[1,1] 153[2,2] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u87(7){ }u88(13){ }u89(102){ }u90(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  def 	 100 [cc] 118 153
;; live  in  	
;; live  gen 	 100 [cc] 118 153
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(3) 100[0],118[1],153[2]
;; rd  kill	(3) 100[0],118[1],153[2]
;;  UD chains for artificial uses at top

(code_label 146 137 138 11 81 (nil) [0 uses])
(note 138 146 139 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 139
(debug_insn 139 138 140 11 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
;;   UD chains for insn luid 1 uid 140
(debug_insn 140 139 143 11 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
;;   UD chains for insn luid 2 uid 143
;;      reg 198 { }
(insn 143 140 145 11 (set (reg:SI 153 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
;;   UD chains for insn luid 3 uid 145
;;      reg 153 { d2(bb 11 insn 143) }
(insn 145 143 147 11 (set (reg:SI 118 [ _30 ])
        (zero_extend:SI (subreg:QI (reg:SI 153 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 153 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
;;   UD chains for insn luid 4 uid 147
;;      reg 118 { d1(bb 11 insn 145) }
(insn 147 145 148 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 118 [ _30 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _30 ])
        (nil)))
;;   UD chains for insn luid 5 uid 148
;;      reg 100 { d0(bb 11 insn 147) }
(jump_insn 148 147 378 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 378)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 378)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 100[0],118[1],153[2]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 378 148 377 25 92 (nil) [1 uses])
(note 377 378 149 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



*****ending processing of loop 5 ******
starting the processing of deferred insns
ending the processing of deferred insns
*****starting processing of loop 6 ******
setting blocks to analyze 9, 26
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 28 n_edges 36 count 2 (0.071)
df_worklist_dataflow_doublequeue: n_basic_blocks 28 n_edges 36 count 2 (0.071)
df_worklist_dataflow_doublequeue: n_basic_blocks 28 n_edges 36 count 3 ( 0.11)


starting region dump


ILI9341_Init

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 225
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={23d,12u} r1={18d,8u} r2={13d,1u} r3={13d,1u} r7={1d,27u} r12={22d} r13={1d,38u} r14={12d} r15={11d} r16={12d} r17={12d} r18={12d} r19={12d} r20={12d} r21={12d} r22={12d} r23={12d} r24={12d} r25={12d} r26={12d} r27={12d} r28={12d} r29={12d} r30={12d} r31={12d} r48={11d} r49={11d} r50={11d} r51={11d} r52={11d} r53={11d} r54={11d} r55={11d} r56={11d} r57={11d} r58={11d} r59={11d} r60={11d} r61={11d} r62={11d} r63={11d} r64={11d} r65={11d} r66={11d} r67={11d} r68={11d} r69={11d} r70={11d} r71={11d} r72={11d} r73={11d} r74={11d} r75={11d} r76={11d} r77={11d} r78={11d} r79={11d} r80={11d} r81={11d} r82={11d} r83={11d} r84={11d} r85={11d} r86={11d} r87={11d} r88={11d} r89={11d} r90={11d} r91={11d} r92={11d} r93={11d} r94={11d} r95={11d} r96={11d} r97={11d} r98={11d} r99={11d} r100={20d,9u} r101={11d} r102={1d,34u,5e} r103={1d,26u} r104={11d} r105={11d} r106={11d} r114={1d,1u} r115={1d,1u} r116={1d,2u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r122={1d,1u} r123={2d,1u} r124={2d,1u} r125={1d,1u} r126={1d,5u,1e} r127={1d,1u} r128={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r139={1d,1u} r141={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r182={1d,1u} r183={1d,1u} r185={1d,1u} r187={1d,1u} r191={1d,1u} r192={1d,1u} r194={1d,1u} r196={1d,5u} r197={2d,3u} r198={1d,7u} 
;;    total ref usage 1210{989d,215u,6e} in 273{262 regular + 11 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0
;;  reg->defs[] map:	100[0,0] 119[1,1] 146[2,2] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u69(7){ }u70(13){ }u71(102){ }u72(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  def 	 100 [cc] 119 146
;; live  in  	
;; live  gen 	 100 [cc] 119 146
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(3) 100[0],119[1],146[2]
;; rd  kill	(3) 100[0],119[1],146[2]
;;  UD chains for artificial uses at top

(code_label 111 102 103 9 80 (nil) [0 uses])
(note 103 111 104 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 104
(debug_insn 104 103 105 9 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
;;   UD chains for insn luid 1 uid 105
(debug_insn 105 104 108 9 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
;;   UD chains for insn luid 2 uid 108
;;      reg 198 { }
(insn 108 105 110 9 (set (reg:SI 146 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
;;   UD chains for insn luid 3 uid 110
;;      reg 146 { d2(bb 9 insn 108) }
(insn 110 108 112 9 (set (reg:SI 119 [ _31 ])
        (zero_extend:SI (subreg:QI (reg:SI 146 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 146 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
;;   UD chains for insn luid 4 uid 112
;;      reg 119 { d1(bb 9 insn 110) }
(insn 112 110 113 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _31 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _31 ])
        (nil)))
;;   UD chains for insn luid 5 uid 113
;;      reg 100 { d0(bb 9 insn 112) }
(jump_insn 113 112 380 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 380)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 380)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 100[0],119[1],146[2]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 380 113 379 26 93 (nil) [1 uses])
(note 379 380 114 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



*****ending processing of loop 6 ******
starting the processing of deferred insns
ending the processing of deferred insns
*****starting processing of loop 7 ******
setting blocks to analyze 3, 27
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 28 n_edges 36 count 2 (0.071)
df_worklist_dataflow_doublequeue: n_basic_blocks 28 n_edges 36 count 2 (0.071)
df_worklist_dataflow_doublequeue: n_basic_blocks 28 n_edges 36 count 3 ( 0.11)


starting region dump


ILI9341_Init

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 225
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={23d,12u} r1={18d,8u} r2={13d,1u} r3={13d,1u} r7={1d,27u} r12={22d} r13={1d,38u} r14={12d} r15={11d} r16={12d} r17={12d} r18={12d} r19={12d} r20={12d} r21={12d} r22={12d} r23={12d} r24={12d} r25={12d} r26={12d} r27={12d} r28={12d} r29={12d} r30={12d} r31={12d} r48={11d} r49={11d} r50={11d} r51={11d} r52={11d} r53={11d} r54={11d} r55={11d} r56={11d} r57={11d} r58={11d} r59={11d} r60={11d} r61={11d} r62={11d} r63={11d} r64={11d} r65={11d} r66={11d} r67={11d} r68={11d} r69={11d} r70={11d} r71={11d} r72={11d} r73={11d} r74={11d} r75={11d} r76={11d} r77={11d} r78={11d} r79={11d} r80={11d} r81={11d} r82={11d} r83={11d} r84={11d} r85={11d} r86={11d} r87={11d} r88={11d} r89={11d} r90={11d} r91={11d} r92={11d} r93={11d} r94={11d} r95={11d} r96={11d} r97={11d} r98={11d} r99={11d} r100={20d,9u} r101={11d} r102={1d,34u,5e} r103={1d,26u} r104={11d} r105={11d} r106={11d} r114={1d,1u} r115={1d,1u} r116={1d,2u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r122={1d,1u} r123={2d,1u} r124={2d,1u} r125={1d,1u} r126={1d,5u,1e} r127={1d,1u} r128={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r139={1d,1u} r141={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r182={1d,1u} r183={1d,1u} r185={1d,1u} r187={1d,1u} r191={1d,1u} r192={1d,1u} r194={1d,1u} r196={1d,5u} r197={2d,3u} r198={1d,7u} 
;;    total ref usage 1210{989d,215u,6e} in 273{262 regular + 11 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0
;;  reg->defs[] map:	100[0,0] 122[1,1] 133[2,2] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(7){ }u13(13){ }u14(102){ }u15(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  def 	 100 [cc] 122 133
;; live  in  	
;; live  gen 	 100 [cc] 122 133
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(3) 100[0],122[1],133[2]
;; rd  kill	(3) 100[0],122[1],133[2]
;;  UD chains for artificial uses at top

(code_label 35 362 27 3 76 (nil) [0 uses])
(note 27 35 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 28
(debug_insn 28 27 29 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
;;   UD chains for insn luid 1 uid 29
(debug_insn 29 28 32 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
;;   UD chains for insn luid 2 uid 32
;;      reg 198 { }
(insn 32 29 34 3 (set (reg:SI 133 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
;;   UD chains for insn luid 3 uid 34
;;      reg 133 { d2(bb 3 insn 32) }
(insn 34 32 36 3 (set (reg:SI 122 [ _46 ])
        (zero_extend:SI (subreg:QI (reg:SI 133 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 133 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
;;   UD chains for insn luid 4 uid 36
;;      reg 122 { d1(bb 3 insn 34) }
(insn 36 34 37 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122 [ _46 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _46 ])
        (nil)))
;;   UD chains for insn luid 5 uid 37
;;      reg 100 { d0(bb 3 insn 36) }
(jump_insn 37 36 382 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 382)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 382)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 100[0],122[1],133[2]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 382 37 381 27 94 (nil) [1 uses])
(note 381 382 38 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



*****ending processing of loop 7 ******
starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={23d,12u} r1={18d,8u} r2={13d,1u} r3={13d,1u} r7={1d,27u} r12={22d} r13={1d,38u} r14={12d} r15={11d} r16={12d} r17={12d} r18={12d} r19={12d} r20={12d} r21={12d} r22={12d} r23={12d} r24={12d} r25={12d} r26={12d} r27={12d} r28={12d} r29={12d} r30={12d} r31={12d} r48={11d} r49={11d} r50={11d} r51={11d} r52={11d} r53={11d} r54={11d} r55={11d} r56={11d} r57={11d} r58={11d} r59={11d} r60={11d} r61={11d} r62={11d} r63={11d} r64={11d} r65={11d} r66={11d} r67={11d} r68={11d} r69={11d} r70={11d} r71={11d} r72={11d} r73={11d} r74={11d} r75={11d} r76={11d} r77={11d} r78={11d} r79={11d} r80={11d} r81={11d} r82={11d} r83={11d} r84={11d} r85={11d} r86={11d} r87={11d} r88={11d} r89={11d} r90={11d} r91={11d} r92={11d} r93={11d} r94={11d} r95={11d} r96={11d} r97={11d} r98={11d} r99={11d} r100={20d,9u} r101={11d} r102={1d,34u,5e} r103={1d,26u} r104={11d} r105={11d} r106={11d} r114={1d,1u} r115={1d,1u} r116={1d,2u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r122={1d,1u} r123={2d,1u} r124={2d,1u} r125={1d,1u} r126={1d,5u,1e} r127={1d,1u} r128={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r139={1d,1u} r141={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r182={1d,1u} r183={1d,1u} r185={1d,1u} r187={1d,1u} r191={1d,1u} r192={1d,1u} r194={1d,1u} r196={1d,5u} r197={2d,3u} r198={1d,7u} 
;;    total ref usage 1210{989d,215u,6e} in 273{262 regular + 11 call} insns.
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v:SI 125 [ color_space ])
        (reg:SI 0 r0 [ color_space ])) "../System/lcd_ili9341.c":348:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ color_space ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 126 [ orientation ])
        (reg:SI 1 r1 [ orientation ])) "../System/lcd_ili9341.c":348:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ orientation ])
        (nil)))
(note 4 3 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 4 12 2 (debug_marker) "../System/lcd_ili9341.c":349:2 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/lcd_ili9341.c":350:2 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/lcd_ili9341.c":352:2 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI orientation (reg/v:SI 126 [ orientation ])) "../System/lcd_ili9341.c":352:2 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker:BLK) "../System/lcd_ili9341.c":282:6 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/lcd_ili9341.c":284:2 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:HI command (const_int 54 [0x36])) "../System/lcd_ili9341.c":284:17 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../System/lcd_ili9341.c":285:2 -1
     (nil))
(insn 19 18 20 2 (set (reg/f:SI 127)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/lcd_ili9341.c":285:57 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 22 2 (set (reg:SI 128 [ orientations[orientation_5(D)] ])
        (mem/u:SI (plus:SI (mult:SI (reg/v:SI 126 [ orientation ])
                    (const_int 4 [0x4]))
                (reg/f:SI 127)) [2 orientations[orientation_5(D)]+0 S4 A32])) "../System/lcd_ili9341.c":285:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 127)
        (expr_list:REG_EQUAL (mem/u:SI (plus:SI (mult:SI (reg/v:SI 126 [ orientation ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [2 orientations[orientation_5(D)]+0 S4 A32])
            (nil))))
(insn 22 20 23 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 MEM[(short unsigned int *)_63]+0 S2 A32])
        (subreg:HI (reg:SI 128 [ orientations[orientation_5(D)] ]) 0)) "../System/lcd_ili9341.c":285:29 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ orientations[orientation_5(D)] ])
        (nil)))
(debug_insn 23 22 24 2 (debug_marker) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 26 25 362 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 362 26 35 2 (set (reg/f:SI 198)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 35 362 27 3 76 (nil) [0 uses])
(note 27 35 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 28 27 29 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 29 28 32 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 32 29 34 3 (set (reg:SI 133 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 34 32 36 3 (set (reg:SI 122 [ _46 ])
        (zero_extend:SI (subreg:QI (reg:SI 133 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 133 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 36 34 37 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122 [ _46 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _46 ])
        (nil)))
(jump_insn 37 36 382 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 382)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 382)
      ; pc falls through to BB 4
(code_label 382 37 381 27 94 (nil) [1 uses])
(note 381 382 38 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 3
(note 38 381 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 40 39 41 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 41 40 42 4 (var_location:HI address (const_int 54 [0x36])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 42 41 43 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 43 42 44 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 44 43 45 4 (set (reg/f:SI 134)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 47 4 (set (reg:SI 136)
        (const_int 54 [0x36])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 45 48 4 (set (mem/v:HI (reg/f:SI 134) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 136) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 136)
        (expr_list:REG_DEAD (reg/f:SI 134)
            (nil))))
(debug_insn 48 47 49 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 49 48 50 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 50 49 51 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 51 50 52 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 52 51 53 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 53 52 54 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 54 53 55 4 (debug_marker) "../System/lcd_ili9341.c":288:2 -1
     (nil))
(insn 55 54 56 4 (set (reg/f:SI 196)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))) "../System/lcd_ili9341.c":288:2 7 {*arm_addsi3}
     (nil))
(insn 56 55 57 4 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) "../System/lcd_ili9341.c":288:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 58 4 (set (reg:SI 0 r0)
        (reg/f:SI 196)) "../System/lcd_ili9341.c":288:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))
(call_insn 58 57 59 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":288:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 59 58 60 4 (debug_marker) "../System/lcd_ili9341.c":290:2 -1
     (nil))
(insn 60 59 61 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 126 [ orientation ])
            (const_int 0 [0]))) "../System/lcd_ili9341.c":290:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 61 60 62 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 65)
            (pc))) "../System/lcd_ili9341.c":290:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 268435460 (nil)))
 -> 65)
(note 62 61 63 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 126 [ orientation ])
            (const_int 3 [0x3]))) "../System/lcd_ili9341.c":290:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 64 63 65 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) "../System/lcd_ili9341.c":290:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 715827884 (nil)))
 -> 75)
(code_label 65 64 66 6 77 (nil) [1 uses])
(note 66 65 67 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 67 66 68 6 (debug_marker) "../System/lcd_ili9341.c":293:3 -1
     (nil))
(debug_insn 68 67 69 6 (debug_marker) "../System/lcd_ili9341.c":294:3 -1
     (nil))
(insn 69 68 70 6 (set (reg/f:SI 197)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":293:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 6 (set (reg:DI 139)
        (const_int 1030792151360 [0xf000000140])) "../System/lcd_ili9341.c":293:14 729 {*movdi_vfp}
     (nil))
(insn 71 70 72 6 (set (mem/c:DI (reg/f:SI 197) [2 MEM <vector(2) long unsigned int> [(long unsigned int *)&LCD]+0 S8 A64])
        (reg:DI 139)) "../System/lcd_ili9341.c":293:14 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 139)
        (nil)))
(debug_insn 72 71 5 6 (debug_marker) "../System/lcd_ili9341.c":295:3 -1
     (nil))
(insn 5 72 6 6 (set (reg:SI 123 [ prephitmp_59 ])
        (const_int 240 [0xf0])) "../System/lcd_ili9341.c":295:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 5 75 6 (set (reg:SI 124 [ prephitmp_60 ])
        (const_int 320 [0x140])) "../System/lcd_ili9341.c":295:3 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 8
(code_label 75 6 76 7 78 (nil) [1 uses])
(note 76 75 77 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 77 76 78 7 (debug_marker) "../System/lcd_ili9341.c":299:3 -1
     (nil))
(debug_insn 78 77 79 7 (debug_marker) "../System/lcd_ili9341.c":300:3 -1
     (nil))
(insn 79 78 80 7 (set (reg/f:SI 197)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":299:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 79 81 7 (set (reg:DI 141)
        (const_int 1374389534960 [0x140000000f0])) "../System/lcd_ili9341.c":299:14 729 {*movdi_vfp}
     (nil))
(insn 81 80 82 7 (set (mem/c:DI (reg/f:SI 197) [2 MEM <vector(2) long unsigned int> [(long unsigned int *)&LCD]+0 S8 A64])
        (reg:DI 141)) "../System/lcd_ili9341.c":299:14 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 141)
        (nil)))
(debug_insn 82 81 7 7 (debug_marker) "../System/lcd_ili9341.c":301:3 -1
     (nil))
(insn 7 82 8 7 (set (reg:SI 123 [ prephitmp_59 ])
        (const_int 320 [0x140])) "../System/lcd_ili9341.c":301:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 83 7 (set (reg:SI 124 [ prephitmp_60 ])
        (const_int 240 [0xf0])) "../System/lcd_ili9341.c":301:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 83 8 84 8 79 (nil) [0 uses])
(note 84 83 85 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 85 84 87 8 (debug_marker) "../System/lcd_ili9341.c":303:2 -1
     (nil))
(insn 87 85 88 8 (set (mem/c:SI (plus:SI (reg/f:SI 197)
                (const_int 8 [0x8])) [2 LCD.orientation+0 S4 A64])
        (reg/v:SI 126 [ orientation ])) "../System/lcd_ili9341.c":303:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 197)
        (expr_list:REG_DEAD (reg/v:SI 126 [ orientation ])
            (nil))))
(debug_insn 88 87 89 8 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 89 88 90 8 (var_location:SI orientation (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":352:2 -1
     (nil))
(debug_insn 90 89 91 8 (var_location:HI parameter (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":352:2 -1
     (nil))
(debug_insn 91 90 92 8 (debug_marker) "../System/lcd_ili9341.c":353:2 -1
     (nil))
(insn 92 91 93 8 (set (reg:SI 3 r3)
        (reg:SI 123 [ prephitmp_59 ])) "../System/lcd_ili9341.c":353:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ prephitmp_59 ])
        (nil)))
(insn 93 92 94 8 (set (reg:SI 2 r2)
        (reg:SI 124 [ prephitmp_60 ])) "../System/lcd_ili9341.c":353:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ prephitmp_60 ])
        (nil)))
(insn 94 93 95 8 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../System/lcd_ili9341.c":353:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 95 94 96 8 (set (reg:SI 0 r0)
        (reg:SI 1 r1)) "../System/lcd_ili9341.c":353:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(call_insn 96 95 97 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x3]  <function_decl 0000000006bb1100 ILI9341_SetDisplayWindow>) [0 ILI9341_SetDisplayWindow S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":353:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x3]  <function_decl 0000000006bb1100 ILI9341_SetDisplayWindow>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 97 96 98 8 (debug_marker) "../System/lcd_ili9341.c":356:2 -1
     (nil))
(debug_insn 98 97 99 8 (var_location:HI command (const_int 17 [0x11])) "../System/lcd_ili9341.c":356:10 -1
     (nil))
(debug_insn 99 98 100 8 (debug_marker) "../System/lcd_ili9341.c":357:2 -1
     (nil))
(debug_insn 100 99 101 8 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":357:2 -1
     (nil))
(debug_insn 101 100 102 8 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 102 101 111 8 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(code_label 111 102 103 9 80 (nil) [0 uses])
(note 103 111 104 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 104 103 105 9 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 105 104 108 9 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 108 105 110 9 (set (reg:SI 146 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 110 108 112 9 (set (reg:SI 119 [ _31 ])
        (zero_extend:SI (subreg:QI (reg:SI 146 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 146 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 112 110 113 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _31 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _31 ])
        (nil)))
(jump_insn 113 112 380 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 380)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 380)
      ; pc falls through to BB 10
(code_label 380 113 379 26 93 (nil) [1 uses])
(note 379 380 114 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 9
(note 114 379 115 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 115 114 116 10 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 116 115 117 10 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 117 116 118 10 (var_location:HI address (const_int 17 [0x11])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 118 117 119 10 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 119 118 120 10 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 120 119 121 10 (set (reg/f:SI 147)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 121 120 123 10 (set (reg:SI 149)
        (const_int 17 [0x11])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 123 121 124 10 (set (mem/v:HI (reg/f:SI 147) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 149) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg/f:SI 147)
            (nil))))
(debug_insn 124 123 125 10 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 125 124 126 10 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 126 125 127 10 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 127 126 128 10 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 128 127 129 10 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 129 128 130 10 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":357:2 -1
     (nil))
(debug_insn 130 129 131 10 (debug_marker) "../System/lcd_ili9341.c":358:2 -1
     (nil))
(insn 131 130 132 10 (set (reg:SI 0 r0)
        (const_int 200 [0xc8])) "../System/lcd_ili9341.c":358:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 132 131 133 10 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":358:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 133 132 134 10 (debug_marker) "../System/lcd_ili9341.c":361:2 -1
     (nil))
(debug_insn 134 133 135 10 (var_location:HI command (const_int 19 [0x13])) "../System/lcd_ili9341.c":361:10 -1
     (nil))
(debug_insn 135 134 136 10 (debug_marker) "../System/lcd_ili9341.c":362:2 -1
     (nil))
(debug_insn 136 135 137 10 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":362:2 -1
     (nil))
(debug_insn 137 136 146 10 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 146 137 138 11 81 (nil) [0 uses])
(note 138 146 139 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 139 138 140 11 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 140 139 143 11 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 143 140 145 11 (set (reg:SI 153 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 145 143 147 11 (set (reg:SI 118 [ _30 ])
        (zero_extend:SI (subreg:QI (reg:SI 153 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 153 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 147 145 148 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 118 [ _30 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _30 ])
        (nil)))
(jump_insn 148 147 378 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 378)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 378)
      ; pc falls through to BB 12
(code_label 378 148 377 25 92 (nil) [1 uses])
(note 377 378 149 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 11
(note 149 377 150 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 150 149 151 12 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 151 150 152 12 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 152 151 153 12 (var_location:HI address (const_int 19 [0x13])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 153 152 154 12 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 154 153 155 12 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 155 154 156 12 (set (reg/f:SI 154)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 156 155 158 12 (set (reg:SI 156)
        (const_int 19 [0x13])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 158 156 159 12 (set (mem/v:HI (reg/f:SI 154) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 156) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg/f:SI 154)
            (nil))))
(debug_insn 159 158 160 12 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 160 159 161 12 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 161 160 162 12 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 162 161 163 12 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 163 162 164 12 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 164 163 165 12 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":362:2 -1
     (nil))
(debug_insn 165 164 166 12 (debug_marker) "../System/lcd_ili9341.c":363:2 -1
     (nil))
(insn 166 165 167 12 (set (reg:SI 0 r0)
        (const_int 100 [0x64])) "../System/lcd_ili9341.c":363:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 167 166 168 12 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":363:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 168 167 169 12 (debug_marker) "../System/lcd_ili9341.c":366:2 -1
     (nil))
(debug_insn 169 168 170 12 (var_location:HI command (const_int 58 [0x3a])) "../System/lcd_ili9341.c":366:10 -1
     (nil))
(debug_insn 170 169 172 12 (debug_marker) "../System/lcd_ili9341.c":367:2 -1
     (nil))
(insn 172 170 173 12 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 MEM[(ILI9341_Data_t[5] *)_63][0]+0 S2 A32])
        (subreg:HI (reg/v:SI 125 [ color_space ]) 0)) "../System/lcd_ili9341.c":367:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 125 [ color_space ])
        (nil)))
(debug_insn 173 172 174 12 (debug_marker) "../System/lcd_ili9341.c":368:2 -1
     (nil))
(debug_insn 174 173 175 12 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":368:2 -1
     (nil))
(debug_insn 175 174 184 12 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 184 175 176 13 82 (nil) [0 uses])
(note 176 184 177 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 177 176 178 13 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 178 177 181 13 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 181 178 183 13 (set (reg:SI 161 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 183 181 185 13 (set (reg:SI 117 [ _29 ])
        (zero_extend:SI (subreg:QI (reg:SI 161 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 161 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 185 183 186 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ _29 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _29 ])
        (nil)))
(jump_insn 186 185 376 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 376)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 376)
      ; pc falls through to BB 14
(code_label 376 186 375 24 91 (nil) [1 uses])
(note 375 376 187 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 13
(note 187 375 188 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 188 187 189 14 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 189 188 190 14 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 190 189 191 14 (var_location:HI address (const_int 58 [0x3a])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 191 190 192 14 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 192 191 193 14 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 193 192 194 14 (set (reg/f:SI 162)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 194 193 196 14 (set (reg:SI 164)
        (const_int 58 [0x3a])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 196 194 197 14 (set (mem/v:HI (reg/f:SI 162) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 164) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_DEAD (reg/f:SI 162)
            (nil))))
(debug_insn 197 196 198 14 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 198 197 199 14 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 199 198 200 14 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 200 199 201 14 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 201 200 202 14 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 202 201 203 14 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":368:2 -1
     (nil))
(debug_insn 203 202 205 14 (debug_marker) "../System/lcd_ili9341.c":369:2 -1
     (nil))
(insn 205 203 206 14 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) "../System/lcd_ili9341.c":369:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 206 205 207 14 (set (reg:SI 0 r0)
        (reg/f:SI 196)) "../System/lcd_ili9341.c":369:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))
(call_insn 207 206 208 14 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":369:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 208 207 209 14 (debug_marker) "../System/lcd_ili9341.c":370:2 -1
     (nil))
(insn 209 208 210 14 (set (reg:SI 0 r0)
        (const_int 100 [0x64])) "../System/lcd_ili9341.c":370:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 210 209 211 14 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":370:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 211 210 212 14 (debug_marker) "../System/lcd_ili9341.c":373:2 -1
     (nil))
(debug_insn 212 211 213 14 (var_location:HI command (const_int 246 [0xf6])) "../System/lcd_ili9341.c":373:10 -1
     (nil))
(debug_insn 213 212 214 14 (debug_marker) "../System/lcd_ili9341.c":374:2 -1
     (nil))
(debug_insn 214 213 215 14 (debug_marker) "../System/lcd_ili9341.c":375:2 -1
     (nil))
(insn 215 214 216 14 (set (reg:SI 166)
        (const_int 73 [0x49])) "../System/lcd_ili9341.c":374:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 216 215 217 14 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 MEM <vector(2) short unsigned int> [(short unsigned int *)_63]+0 S4 A32])
        (reg:SI 166)) "../System/lcd_ili9341.c":374:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(debug_insn 217 216 218 14 (debug_marker) "../System/lcd_ili9341.c":376:2 -1
     (nil))
(insn 218 217 220 14 (set (reg:SI 168)
        (const_int 32 [0x20])) "../System/lcd_ili9341.c":376:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 220 218 221 14 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 MEM[(ILI9341_Data_t[5] *)_63][2]+0 S2 A32])
        (subreg:HI (reg:SI 168) 0)) "../System/lcd_ili9341.c":376:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(debug_insn 221 220 222 14 (debug_marker) "../System/lcd_ili9341.c":377:2 -1
     (nil))
(debug_insn 222 221 223 14 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":377:2 -1
     (nil))
(debug_insn 223 222 232 14 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 232 223 224 15 83 (nil) [0 uses])
(note 224 232 225 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 225 224 226 15 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 226 225 229 15 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 229 226 231 15 (set (reg:SI 172 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 231 229 233 15 (set (reg:SI 116 [ _28 ])
        (zero_extend:SI (subreg:QI (reg:SI 172 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 172 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 233 231 234 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _28 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 234 233 374 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 374)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 374)
      ; pc falls through to BB 16
(code_label 374 234 373 23 90 (nil) [1 uses])
(note 373 374 235 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 15
(note 235 373 236 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 236 235 237 16 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 237 236 238 16 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 238 237 239 16 (var_location:HI address (const_int 246 [0xf6])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 239 238 240 16 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 240 239 241 16 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 241 240 242 16 (set (reg/f:SI 173)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 242 241 244 16 (set (reg:SI 175)
        (const_int 246 [0xf6])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 244 242 245 16 (set (mem/v:HI (reg/f:SI 173) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 175) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 175)
        (expr_list:REG_DEAD (reg/f:SI 173)
            (nil))))
(debug_insn 245 244 246 16 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 246 245 247 16 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 247 246 248 16 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 248 247 249 16 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 249 248 250 16 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 250 249 251 16 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":377:2 -1
     (nil))
(debug_insn 251 250 253 16 (debug_marker) "../System/lcd_ili9341.c":378:2 -1
     (nil))
(insn 253 251 254 16 (set (reg:SI 1 r1)
        (const_int 3 [0x3])) "../System/lcd_ili9341.c":378:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 254 253 255 16 (set (reg:SI 0 r0)
        (reg/f:SI 196)) "../System/lcd_ili9341.c":378:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))
(call_insn 255 254 256 16 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":378:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 256 255 257 16 (debug_marker) "../System/lcd_ili9341.c":381:2 -1
     (nil))
(debug_insn 257 256 258 16 (var_location:HI command (const_int 53 [0x35])) "../System/lcd_ili9341.c":381:10 -1
     (nil))
(debug_insn 258 257 261 16 (debug_marker) "../System/lcd_ili9341.c":382:2 -1
     (nil))
(insn 261 258 262 16 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 MEM[(ILI9341_Data_t[5] *)_63][0]+0 S2 A32])
        (subreg:HI (reg:SI 116 [ _28 ]) 0)) "../System/lcd_ili9341.c":382:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _28 ])
        (nil)))
(debug_insn 262 261 263 16 (debug_marker) "../System/lcd_ili9341.c":383:2 -1
     (nil))
(debug_insn 263 262 264 16 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":383:2 -1
     (nil))
(debug_insn 264 263 273 16 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 273 264 265 17 84 (nil) [0 uses])
(note 265 273 266 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 266 265 267 17 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 267 266 270 17 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 270 267 272 17 (set (reg:SI 182 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 272 270 274 17 (set (reg:SI 115 [ _27 ])
        (zero_extend:SI (subreg:QI (reg:SI 182 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 182 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 274 272 275 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _27 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _27 ])
        (nil)))
(jump_insn 275 274 372 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 372)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 372)
      ; pc falls through to BB 18
(code_label 372 275 371 22 89 (nil) [1 uses])
(note 371 372 276 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 17
(note 276 371 277 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 277 276 278 18 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 278 277 279 18 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 279 278 280 18 (var_location:HI address (const_int 53 [0x35])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 280 279 281 18 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 281 280 282 18 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 282 281 283 18 (set (reg/f:SI 183)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 283 282 285 18 (set (reg:SI 185)
        (const_int 53 [0x35])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 285 283 286 18 (set (mem/v:HI (reg/f:SI 183) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 185) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 185)
        (expr_list:REG_DEAD (reg/f:SI 183)
            (nil))))
(debug_insn 286 285 287 18 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 287 286 288 18 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 288 287 289 18 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 289 288 290 18 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 290 289 291 18 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 291 290 292 18 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":383:2 -1
     (nil))
(debug_insn 292 291 294 18 (debug_marker) "../System/lcd_ili9341.c":384:2 -1
     (nil))
(insn 294 292 295 18 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) "../System/lcd_ili9341.c":384:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 295 294 296 18 (set (reg:SI 0 r0)
        (reg/f:SI 196)) "../System/lcd_ili9341.c":384:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))
(call_insn 296 295 297 18 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":384:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 297 296 298 18 (debug_marker) "../System/lcd_ili9341.c":385:2 -1
     (nil))
(insn 298 297 299 18 (set (reg:SI 0 r0)
        (const_int 100 [0x64])) "../System/lcd_ili9341.c":385:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 299 298 300 18 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":385:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 300 299 301 18 (debug_marker) "../System/lcd_ili9341.c":388:2 -1
     (nil))
(debug_insn 301 300 302 18 (var_location:HI command (const_int 68 [0x44])) "../System/lcd_ili9341.c":388:10 -1
     (nil))
(debug_insn 302 301 303 18 (debug_marker) "../System/lcd_ili9341.c":389:2 -1
     (nil))
(debug_insn 303 302 304 18 (debug_marker) "../System/lcd_ili9341.c":390:2 -1
     (nil))
(insn 304 303 305 18 (set (reg:SI 187)
        (const_int 0 [0])) "../System/lcd_ili9341.c":389:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 305 304 306 18 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 MEM <vector(2) short unsigned int> [(short unsigned int *)_63]+0 S4 A32])
        (reg:SI 187)) "../System/lcd_ili9341.c":389:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 187)
        (nil)))
(debug_insn 306 305 307 18 (debug_marker) "../System/lcd_ili9341.c":391:2 -1
     (nil))
(debug_insn 307 306 308 18 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":391:2 -1
     (nil))
(debug_insn 308 307 317 18 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 317 308 309 19 85 (nil) [0 uses])
(note 309 317 310 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 310 309 311 19 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 311 310 314 19 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 314 311 316 19 (set (reg:SI 191 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 316 314 318 19 (set (reg:SI 114 [ _26 ])
        (zero_extend:SI (subreg:QI (reg:SI 191 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 191 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 318 316 319 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _26 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _26 ])
        (nil)))
(jump_insn 319 318 370 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 370)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 370)
      ; pc falls through to BB 20
(code_label 370 319 369 21 88 (nil) [1 uses])
(note 369 370 320 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 19
(note 320 369 321 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 321 320 322 20 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 322 321 323 20 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 323 322 324 20 (var_location:HI address (const_int 68 [0x44])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 324 323 325 20 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 325 324 326 20 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 326 325 327 20 (set (reg/f:SI 192)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 327 326 329 20 (set (reg:SI 194)
        (const_int 68 [0x44])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 329 327 330 20 (set (mem/v:HI (reg/f:SI 192) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 194) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 194)
        (expr_list:REG_DEAD (reg/f:SI 192)
            (nil))))
(debug_insn 330 329 331 20 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 331 330 332 20 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 332 331 333 20 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 333 332 334 20 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 334 333 335 20 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 335 334 336 20 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":391:2 -1
     (nil))
(debug_insn 336 335 338 20 (debug_marker) "../System/lcd_ili9341.c":392:2 -1
     (nil))
(insn 338 336 339 20 (set (reg:SI 1 r1)
        (const_int 2 [0x2])) "../System/lcd_ili9341.c":392:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 339 338 340 20 (set (reg:SI 0 r0)
        (reg/f:SI 196)) "../System/lcd_ili9341.c":392:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 196)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4]))
            (nil))))
(call_insn 340 339 341 20 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":392:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 341 340 342 20 (debug_marker) "../System/lcd_ili9341.c":393:2 -1
     (nil))
(insn 342 341 343 20 (set (reg:SI 0 r0)
        (const_int 100 [0x64])) "../System/lcd_ili9341.c":393:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 343 342 344 20 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":393:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 344 343 0 20 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))

;; Function ILI9341_WaitTransfer (ILI9341_WaitTransfer, funcdef_no=339, decl_uid=10017, cgraph_uid=343, symbol_order=344)

starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_WaitTransfer

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp]
;;  ref usage 	r0={3d,1u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 116{107d,9u,0e} in 3{2 regular + 1 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/lcd_ili9341.c":401:2 -1
     (nil))
(insn 6 5 7 2 (set (reg:SI 0 r0)
        (const_int 50 [0x32])) "../System/lcd_ili9341.c":401:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/j 7 6 0 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/lcd_ili9341.c":401:2 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))

;; Function ILI9341_DisplayOn (ILI9341_DisplayOn, funcdef_no=340, decl_uid=10018, cgraph_uid=344, symbol_order=345)

*****starting processing of loop 1 ******
setting blocks to analyze 3, 5
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 2 ( 0.33)
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 2 ( 0.33)
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 3 (  0.5)


starting region dump


ILI9341_DisplayOn

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 24
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 100 [cc]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r117={1d,1u} r118={1d,1u} r120={1d,1u} r121={1d,1u} 
;;    total ref usage 56{31d,25u,0e} in 28{28 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0
;;  reg->defs[] map:	100[0,0] 113[1,1] 117[2,2] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u4(7){ }u5(13){ }u6(102){ }u7(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc] 113 117
;; live  in  	
;; live  gen 	 100 [cc] 113 117
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(3) 100[0],113[1],117[2]
;; rd  kill	(3) 100[0],113[1],117[2]
;;  UD chains for artificial uses at top

(code_label 19 42 11 3 101 (nil) [0 uses])
(note 11 19 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 12
(debug_insn 12 11 13 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
;;   UD chains for insn luid 1 uid 13
(debug_insn 13 12 16 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
;;   UD chains for insn luid 2 uid 16
;;      reg 121 { }
(insn 16 13 18 3 (set (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 121)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
;;   UD chains for insn luid 3 uid 18
;;      reg 117 { d2(bb 3 insn 16) }
(insn 18 16 20 3 (set (reg:SI 113 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
;;   UD chains for insn luid 4 uid 20
;;      reg 113 { d1(bb 3 insn 18) }
(insn 20 18 21 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _2 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _2 ])
        (nil)))
;;   UD chains for insn luid 5 uid 21
;;      reg 100 { d0(bb 3 insn 20) }
(jump_insn 21 20 44 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 44)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 100[0],113[1],117[2]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 44 21 43 5 102 (nil) [1 uses])
(note 43 44 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



*****ending processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_DisplayOn

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 100 [cc]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r117={1d,1u} r118={1d,1u} r120={1d,1u} r121={1d,1u} 
;;    total ref usage 56{31d,25u,0e} in 28{28 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/lcd_ili9341.c":407:2 -1
     (nil))
(debug_insn 6 5 7 2 (var_location:HI command (const_int 41 [0x29])) "../System/lcd_ili9341.c":407:17 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../System/lcd_ili9341.c":408:2 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":408:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 10 9 42 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 42 10 19 2 (set (reg/f:SI 121)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 19 42 11 3 101 (nil) [0 uses])
(note 11 19 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 13 12 16 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 16 13 18 3 (set (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 121)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 18 16 20 3 (set (reg:SI 113 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 20 18 21 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _2 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _2 ])
        (nil)))
(jump_insn 21 20 44 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 44)
      ; pc falls through to BB 4
(code_label 44 21 43 5 102 (nil) [1 uses])
(note 43 44 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 3
(note 22 43 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 24 23 25 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 25 24 26 4 (var_location:HI address (const_int 41 [0x29])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 26 25 27 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 28 27 29 4 (set (reg/f:SI 118)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 31 4 (set (reg:SI 120)
        (const_int 41 [0x29])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 29 32 4 (set (mem/v:HI (reg/f:SI 118) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 120) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_DEAD (reg/f:SI 118)
            (nil))))
(debug_insn 32 31 33 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 34 33 35 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 35 34 36 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 36 35 37 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 37 36 38 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":408:2 -1
     (nil))
(debug_insn 38 37 0 4 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))

;; Function ILI9341_DisplayOff (ILI9341_DisplayOff, funcdef_no=341, decl_uid=10019, cgraph_uid=345, symbol_order=346)

*****starting processing of loop 1 ******
setting blocks to analyze 3, 5
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 2 ( 0.33)
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 2 ( 0.33)
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 3 (  0.5)


starting region dump


ILI9341_DisplayOff

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 24
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 100 [cc]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r117={1d,1u} r118={1d,1u} r120={1d,1u} r121={1d,1u} 
;;    total ref usage 56{31d,25u,0e} in 28{28 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0
;;  reg->defs[] map:	100[0,0] 113[1,1] 117[2,2] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u4(7){ }u5(13){ }u6(102){ }u7(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc] 113 117
;; live  in  	
;; live  gen 	 100 [cc] 113 117
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(3) 100[0],113[1],117[2]
;; rd  kill	(3) 100[0],113[1],117[2]
;;  UD chains for artificial uses at top

(code_label 19 42 11 3 106 (nil) [0 uses])
(note 11 19 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 12
(debug_insn 12 11 13 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
;;   UD chains for insn luid 1 uid 13
(debug_insn 13 12 16 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
;;   UD chains for insn luid 2 uid 16
;;      reg 121 { }
(insn 16 13 18 3 (set (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 121)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
;;   UD chains for insn luid 3 uid 18
;;      reg 117 { d2(bb 3 insn 16) }
(insn 18 16 20 3 (set (reg:SI 113 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
;;   UD chains for insn luid 4 uid 20
;;      reg 113 { d1(bb 3 insn 18) }
(insn 20 18 21 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _2 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _2 ])
        (nil)))
;;   UD chains for insn luid 5 uid 21
;;      reg 100 { d0(bb 3 insn 20) }
(jump_insn 21 20 44 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 44)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 100[0],113[1],117[2]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 44 21 43 5 107 (nil) [1 uses])
(note 43 44 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



*****ending processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_DisplayOff

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 100 [cc]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r117={1d,1u} r118={1d,1u} r120={1d,1u} r121={1d,1u} 
;;    total ref usage 56{31d,25u,0e} in 28{28 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/lcd_ili9341.c":414:2 -1
     (nil))
(debug_insn 6 5 7 2 (var_location:HI command (const_int 40 [0x28])) "../System/lcd_ili9341.c":414:17 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../System/lcd_ili9341.c":415:2 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":415:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 10 9 42 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 42 10 19 2 (set (reg/f:SI 121)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 19 42 11 3 106 (nil) [0 uses])
(note 11 19 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 13 12 16 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 16 13 18 3 (set (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 121)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 18 16 20 3 (set (reg:SI 113 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 20 18 21 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _2 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _2 ])
        (nil)))
(jump_insn 21 20 44 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 44)
      ; pc falls through to BB 4
(code_label 44 21 43 5 107 (nil) [1 uses])
(note 43 44 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 3
(note 22 43 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 24 23 25 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 25 24 26 4 (var_location:HI address (const_int 40 [0x28])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 26 25 27 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 28 27 29 4 (set (reg/f:SI 118)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 31 4 (set (reg:SI 120)
        (const_int 40 [0x28])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 29 32 4 (set (mem/v:HI (reg/f:SI 118) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 120) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_DEAD (reg/f:SI 118)
            (nil))))
(debug_insn 32 31 33 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 34 33 35 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 35 34 36 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 36 35 37 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 37 36 38 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":415:2 -1
     (nil))
(debug_insn 38 37 0 4 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))

;; Function ILI9341_InvertDisplay (ILI9341_InvertDisplay, funcdef_no=342, decl_uid=10021, cgraph_uid=346, symbol_order=347)

*****starting processing of loop 1 ******
setting blocks to analyze 3, 5
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 2 ( 0.33)
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 2 ( 0.33)
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 3 (  0.5)


starting region dump


ILI9341_InvertDisplay

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 41
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,5u} r103={1d,4u} r113={1d,3u} r114={1d,1u} r115={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} 
;;    total ref usage 63{33d,30u,0e} in 31{31 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0
;;  reg->defs[] map:	100[0,0] 114[1,1] 119[2,2] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(7){ }u21(13){ }u22(102){ }u23(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 114 119
;; live  in  	
;; live  gen 	 100 [cc] 114 119
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(3) 100[0],114[1],119[2]
;; rd  kill	(3) 100[0],114[1],119[2]
;;  UD chains for artificial uses at top

(code_label 28 54 20 3 112 (nil) [0 uses])
(note 20 28 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 21
(debug_insn 21 20 22 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
;;   UD chains for insn luid 1 uid 22
(debug_insn 22 21 25 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
;;   UD chains for insn luid 2 uid 25
;;      reg 122 { }
(insn 25 22 27 3 (set (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 122)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
;;   UD chains for insn luid 3 uid 27
;;      reg 119 { d2(bb 3 insn 25) }
(insn 27 25 29 3 (set (reg:SI 114 [ _4 ])
        (zero_extend:SI (subreg:QI (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
;;   UD chains for insn luid 4 uid 29
;;      reg 114 { d1(bb 3 insn 27) }
(insn 29 27 30 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _4 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _4 ])
        (nil)))
;;   UD chains for insn luid 5 uid 30
;;      reg 100 { d0(bb 3 insn 29) }
(jump_insn 30 29 58 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 58)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 58)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 100[0],114[1],119[2]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 58 30 57 5 114 (nil) [1 uses])
(note 57 58 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



*****ending processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_InvertDisplay

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,5u} r103={1d,4u} r113={1d,3u} r114={1d,1u} r115={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} 
;;    total ref usage 63{33d,30u,0e} in 31{31 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v:SI 115 [ invert ])
        (reg:SI 0 r0 [ invert ])) "../System/lcd_ili9341.c":420:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ invert ])
        (nil)))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/lcd_ili9341.c":421:2 -1
     (nil))
(debug_insn 9 8 55 2 (debug_marker) "../System/lcd_ili9341.c":423:2 -1
     (nil))
(insn 55 9 56 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 115 [ invert ])
            (const_int 0 [0]))) "../System/lcd_ili9341.c":423:10 268 {*arm_cmpsi_insn}
     (nil))
(insn 56 55 15 2 (set (reg:SI 113 [ iftmp.1_1 ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 33 [0x21])
            (const_int 32 [0x20]))) "../System/lcd_ili9341.c":423:10 986 {*thumb2_movsicc_insn}
     (nil))
(debug_insn 15 56 16 2 (var_location:HI command (subreg:HI (reg:SI 113 [ iftmp.1_1 ]) 0)) "../System/lcd_ili9341.c":423:10 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/lcd_ili9341.c":424:2 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":424:2 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 19 18 54 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 54 19 28 2 (set (reg/f:SI 122)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 28 54 20 3 112 (nil) [0 uses])
(note 20 28 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 22 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 22 21 25 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 25 22 27 3 (set (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 122)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 27 25 29 3 (set (reg:SI 114 [ _4 ])
        (zero_extend:SI (subreg:QI (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 29 27 30 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _4 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _4 ])
        (nil)))
(jump_insn 30 29 58 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 58)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 58)
      ; pc falls through to BB 4
(code_label 58 30 57 5 114 (nil) [1 uses])
(note 57 58 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 3
(note 31 57 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 34 33 35 4 (var_location:HI address (subreg:HI (reg:SI 113 [ iftmp.1_1 ]) 0)) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 35 34 36 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 37 36 39 4 (set (reg/f:SI 120)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 37 40 4 (set (mem/v:HI (reg/f:SI 120) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg/s/v:HI (reg:SI 113 [ iftmp.1_1 ]) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_DEAD (reg:SI 113 [ iftmp.1_1 ])
            (nil))))
(debug_insn 40 39 41 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 41 40 42 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 42 41 43 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 43 42 44 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 44 43 45 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 45 44 46 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":424:2 -1
     (nil))
(debug_insn 46 45 0 4 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))

;; Function ILI9341_SetSleep (ILI9341_SetSleep, funcdef_no=343, decl_uid=10023, cgraph_uid=347, symbol_order=348)

*****starting processing of loop 1 ******
setting blocks to analyze 3, 5
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 2 ( 0.33)
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 2 ( 0.33)
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 3 (  0.5)


starting region dump


ILI9341_SetSleep

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 41
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,5u} r103={1d,4u} r113={1d,3u} r114={1d,1u} r115={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} 
;;    total ref usage 63{33d,30u,0e} in 31{31 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0
;;  reg->defs[] map:	100[0,0] 114[1,1] 119[2,2] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(7){ }u21(13){ }u22(102){ }u23(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 114 119
;; live  in  	
;; live  gen 	 100 [cc] 114 119
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(3) 100[0],114[1],119[2]
;; rd  kill	(3) 100[0],114[1],119[2]
;;  UD chains for artificial uses at top

(code_label 28 54 20 3 119 (nil) [0 uses])
(note 20 28 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 21
(debug_insn 21 20 22 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
;;   UD chains for insn luid 1 uid 22
(debug_insn 22 21 25 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
;;   UD chains for insn luid 2 uid 25
;;      reg 122 { }
(insn 25 22 27 3 (set (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 122)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
;;   UD chains for insn luid 3 uid 27
;;      reg 119 { d2(bb 3 insn 25) }
(insn 27 25 29 3 (set (reg:SI 114 [ _4 ])
        (zero_extend:SI (subreg:QI (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
;;   UD chains for insn luid 4 uid 29
;;      reg 114 { d1(bb 3 insn 27) }
(insn 29 27 30 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _4 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _4 ])
        (nil)))
;;   UD chains for insn luid 5 uid 30
;;      reg 100 { d0(bb 3 insn 29) }
(jump_insn 30 29 58 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 58)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 58)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 100[0],114[1],119[2]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 58 30 57 5 121 (nil) [1 uses])
(note 57 58 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



*****ending processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_SetSleep

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,5u} r103={1d,4u} r113={1d,3u} r114={1d,1u} r115={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} 
;;    total ref usage 63{33d,30u,0e} in 31{31 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v:SI 115 [ state ])
        (reg:SI 0 r0 [ state ])) "../System/lcd_ili9341.c":429:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ state ])
        (nil)))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/lcd_ili9341.c":430:2 -1
     (nil))
(debug_insn 9 8 55 2 (debug_marker) "../System/lcd_ili9341.c":432:2 -1
     (nil))
(insn 55 9 56 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 115 [ state ])
            (const_int 0 [0]))) "../System/lcd_ili9341.c":432:10 268 {*arm_cmpsi_insn}
     (nil))
(insn 56 55 15 2 (set (reg:SI 113 [ iftmp.2_1 ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 16 [0x10])
            (const_int 17 [0x11]))) "../System/lcd_ili9341.c":432:10 986 {*thumb2_movsicc_insn}
     (nil))
(debug_insn 15 56 16 2 (var_location:HI command (subreg:HI (reg:SI 113 [ iftmp.2_1 ]) 0)) "../System/lcd_ili9341.c":432:10 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/lcd_ili9341.c":433:2 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":433:2 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 19 18 54 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 54 19 28 2 (set (reg/f:SI 122)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 28 54 20 3 119 (nil) [0 uses])
(note 20 28 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 22 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 22 21 25 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 25 22 27 3 (set (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 122)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 27 25 29 3 (set (reg:SI 114 [ _4 ])
        (zero_extend:SI (subreg:QI (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 29 27 30 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _4 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _4 ])
        (nil)))
(jump_insn 30 29 58 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 58)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 58)
      ; pc falls through to BB 4
(code_label 58 30 57 5 121 (nil) [1 uses])
(note 57 58 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 3
(note 31 57 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 34 33 35 4 (var_location:HI address (subreg:HI (reg:SI 113 [ iftmp.2_1 ]) 0)) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 35 34 36 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 37 36 39 4 (set (reg/f:SI 120)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 37 40 4 (set (mem/v:HI (reg/f:SI 120) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg/s/v:HI (reg:SI 113 [ iftmp.2_1 ]) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_DEAD (reg:SI 113 [ iftmp.2_1 ])
            (nil))))
(debug_insn 40 39 41 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 41 40 42 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 42 41 43 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 43 42 44 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 44 43 45 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 45 44 46 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":433:2 -1
     (nil))
(debug_insn 46 45 0 4 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))

;; Function ILI9341_SetScrollArea (ILI9341_SetScrollArea, funcdef_no=344, decl_uid=10026, cgraph_uid=348, symbol_order=349)

*****starting processing of loop 1 ******
setting blocks to analyze 3, 5
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 2 ( 0.33)
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 2 ( 0.33)
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 3 (  0.5)


starting region dump


ILI9341_SetScrollArea

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 69
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={2d} r3={2d} r7={1d,5u} r12={2d} r13={1d,6u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,12u,1e} r103={1d,4u} r104={1d} r105={1d} r106={1d} r128={1d,1u} r129={1d,3u} r130={1d,2u} r131={1d,1u} r133={1d,1u} r135={1d,2u} r136={1d,1u} r140={1d,1u} r143={1d,2u} r144={1d,1u} r148={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} 
;;    total ref usage 179{125d,53u,1e} in 57{56 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0
;;  reg->defs[] map:	100[0,0] 128[1,1] 154[2,2] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u39(7){ }u40(13){ }u41(102){ }u42(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; lr  def 	 100 [cc] 128 154
;; live  in  	
;; live  gen 	 100 [cc] 128 154
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(3) 100[0],128[1],154[2]
;; rd  kill	(3) 100[0],128[1],154[2]
;;  UD chains for artificial uses at top

(code_label 55 83 47 3 125 (nil) [0 uses])
(note 47 55 48 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 48
(debug_insn 48 47 49 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
;;   UD chains for insn luid 1 uid 49
(debug_insn 49 48 52 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
;;   UD chains for insn luid 2 uid 52
;;      reg 159 { }
(insn 52 49 54 3 (set (reg:SI 154 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 159)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
;;   UD chains for insn luid 3 uid 54
;;      reg 154 { d2(bb 3 insn 52) }
(insn 54 52 56 3 (set (reg:SI 128 [ _27 ])
        (zero_extend:SI (subreg:QI (reg:SI 154 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 154 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
;;   UD chains for insn luid 4 uid 56
;;      reg 128 { d1(bb 3 insn 54) }
(insn 56 54 57 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 128 [ _27 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ _27 ])
        (nil)))
;;   UD chains for insn luid 5 uid 57
;;      reg 100 { d0(bb 3 insn 56) }
(jump_insn 57 56 85 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 85)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 85)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 100[0],128[1],154[2]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 85 57 84 5 126 (nil) [1 uses])
(note 84 85 58 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



*****ending processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_SetScrollArea

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={2d} r3={2d} r7={1d,5u} r12={2d} r13={1d,6u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,12u,1e} r103={1d,4u} r104={1d} r105={1d} r106={1d} r128={1d,1u} r129={1d,3u} r130={1d,2u} r131={1d,1u} r133={1d,1u} r135={1d,2u} r136={1d,1u} r140={1d,1u} r143={1d,2u} r144={1d,1u} r148={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} 
;;    total ref usage 179{125d,53u,1e} in 57{56 regular + 1 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v:SI 129 [ start_pos ])
        (reg:SI 0 r0 [ start_pos ])) "../System/lcd_ili9341.c":442:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ start_pos ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 130 [ end_pos ])
        (reg:SI 1 r1 [ end_pos ])) "../System/lcd_ili9341.c":442:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ end_pos ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../System/lcd_ili9341.c":443:2 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/lcd_ili9341.c":444:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/lcd_ili9341.c":448:2 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:HI command (const_int 51 [0x33])) "../System/lcd_ili9341.c":448:10 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/lcd_ili9341.c":449:2 -1
     (nil))
(insn 12 11 14 2 (set (reg:SI 131)
        (lshiftrt:SI (reg/v:SI 129 [ start_pos ])
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":449:17 147 {*arm_shiftsi3}
     (nil))
(insn 14 12 15 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 parameter[0]+0 S2 A32])
        (subreg:HI (reg:SI 131) 0)) "../System/lcd_ili9341.c":449:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(debug_insn 15 14 16 2 (debug_marker) "../System/lcd_ili9341.c":450:2 -1
     (nil))
(insn 16 15 18 2 (set (reg:SI 133 [ start_pos ])
        (zero_extend:SI (subreg:QI (reg/v:SI 129 [ start_pos ]) 0))) "../System/lcd_ili9341.c":450:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 18 16 19 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -10 [0xfffffffffffffff6])) [1 parameter[1]+0 S2 A16])
        (subreg:HI (reg:SI 133 [ start_pos ]) 0)) "../System/lcd_ili9341.c":450:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ start_pos ])
        (nil)))
(debug_insn 19 18 20 2 (debug_marker) "../System/lcd_ili9341.c":451:2 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 135)
        (minus:SI (reg/v:SI 130 [ end_pos ])
            (reg/v:SI 129 [ start_pos ]))) "../System/lcd_ili9341.c":451:43 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 129 [ start_pos ])
        (nil)))
(insn 21 20 23 2 (set (reg:SI 136)
        (ashiftrt:SI (reg:SI 135)
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":451:56 147 {*arm_shiftsi3}
     (nil))
(insn 23 21 24 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 parameter[2]+0 S2 A32])
        (subreg:HI (reg:SI 136) 0)) "../System/lcd_ili9341.c":451:17 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(debug_insn 24 23 28 2 (debug_marker) "../System/lcd_ili9341.c":452:2 -1
     (nil))
(insn 28 24 30 2 (set (reg:SI 140)
        (zero_extend:SI (subreg:QI (reg:SI 135) 0))) "../System/lcd_ili9341.c":452:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(insn 30 28 31 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -6 [0xfffffffffffffffa])) [1 parameter[3]+0 S2 A16])
        (subreg:HI (reg:SI 140) 0)) "../System/lcd_ili9341.c":452:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(debug_insn 31 30 32 2 (debug_marker) "../System/lcd_ili9341.c":453:2 -1
     (nil))
(insn 32 31 33 2 (set (reg:SI 143)
        (minus:SI (const_int 320 [0x140])
            (reg/v:SI 130 [ end_pos ]))) "../System/lcd_ili9341.c":453:50 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 130 [ end_pos ])
        (nil)))
(insn 33 32 35 2 (set (reg:SI 144)
        (lshiftrt:SI (reg:SI 143)
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":453:61 147 {*arm_shiftsi3}
     (nil))
(insn 35 33 36 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 parameter[4]+0 S2 A32])
        (subreg:HI (reg:SI 144) 0)) "../System/lcd_ili9341.c":453:17 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(debug_insn 36 35 40 2 (debug_marker) "../System/lcd_ili9341.c":454:2 -1
     (nil))
(insn 40 36 42 2 (set (reg:SI 148)
        (zero_extend:SI (subreg:QI (reg:SI 143) 0))) "../System/lcd_ili9341.c":454:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(insn 42 40 43 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 parameter[5]+0 S2 A16])
        (subreg:HI (reg:SI 148) 0)) "../System/lcd_ili9341.c":454:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(debug_insn 43 42 44 2 (debug_marker) "../System/lcd_ili9341.c":455:2 -1
     (nil))
(debug_insn 44 43 45 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":455:2 -1
     (nil))
(debug_insn 45 44 46 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 46 45 83 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 83 46 55 2 (set (reg/f:SI 159)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 55 83 47 3 125 (nil) [0 uses])
(note 47 55 48 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 49 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 49 48 52 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 52 49 54 3 (set (reg:SI 154 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 159)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 52 56 3 (set (reg:SI 128 [ _27 ])
        (zero_extend:SI (subreg:QI (reg:SI 154 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 154 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 56 54 57 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 128 [ _27 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ _27 ])
        (nil)))
(jump_insn 57 56 85 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 85)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 85)
      ; pc falls through to BB 4
(code_label 85 57 84 5 126 (nil) [1 uses])
(note 84 85 58 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 3
(note 58 84 59 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 59 58 60 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 60 59 61 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 61 60 62 4 (var_location:HI address (const_int 51 [0x33])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 62 61 63 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 63 62 64 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 64 63 65 4 (set (reg/f:SI 155)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 67 4 (set (reg:SI 157)
        (const_int 51 [0x33])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 65 68 4 (set (mem/v:HI (reg/f:SI 155) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 157) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg/f:SI 155)
            (nil))))
(debug_insn 68 67 69 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 69 68 70 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 70 69 71 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 71 70 72 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 72 71 73 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 73 72 74 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":455:2 -1
     (nil))
(debug_insn 74 73 75 4 (debug_marker) "../System/lcd_ili9341.c":456:2 -1
     (nil))
(insn 75 74 76 4 (set (reg/f:SI 158)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))) "../System/lcd_ili9341.c":456:2 7 {*arm_addsi3}
     (nil))
(insn 76 75 77 4 (set (reg:SI 1 r1)
        (const_int 6 [0x6])) "../System/lcd_ili9341.c":456:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 78 4 (set (reg:SI 0 r0)
        (reg/f:SI 158)) "../System/lcd_ili9341.c":456:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 158)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4]))
            (nil))))
(call_insn 78 77 79 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":456:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 79 78 0 4 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))

;; Function ILI9341_ScrollScreen (ILI9341_ScrollScreen, funcdef_no=345, decl_uid=10029, cgraph_uid=349, symbol_order=350)

*****starting processing of loop 1 ******
setting blocks to analyze 6, 8
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 10 count 2 ( 0.22)
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 10 count 2 ( 0.22)
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 10 count 3 ( 0.33)


starting region dump


ILI9341_ScrollScreen

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 66
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={2d} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,11u,1e} r103={1d,7u} r104={1d} r105={1d} r106={1d} r113={2d,1u} r114={2d,1u} r119={1d,1u} r120={1d,3u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,2u} r125={1d,1u} r128={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 187{127d,59u,1e} in 55{54 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0
;;  reg->defs[] map:	100[0,0] 119[1,1] 135[2,2] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(7){ }u39(13){ }u40(102){ }u41(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  def 	 100 [cc] 119 135
;; live  in  	
;; live  gen 	 100 [cc] 119 135
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(3) 100[0],119[1],135[2]
;; rd  kill	(3) 100[0],119[1],135[2]
;;  UD chains for artificial uses at top

(code_label 53 81 45 6 133 (nil) [0 uses])
(note 45 53 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 46
(debug_insn 46 45 47 6 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
;;   UD chains for insn luid 1 uid 47
(debug_insn 47 46 50 6 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
;;   UD chains for insn luid 2 uid 50
;;      reg 140 { }
(insn 50 47 52 6 (set (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 140)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
;;   UD chains for insn luid 3 uid 52
;;      reg 135 { d2(bb 6 insn 50) }
(insn 52 50 54 6 (set (reg:SI 119 [ _19 ])
        (zero_extend:SI (subreg:QI (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
;;   UD chains for insn luid 4 uid 54
;;      reg 119 { d1(bb 6 insn 52) }
(insn 54 52 55 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _19 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _19 ])
        (nil)))
;;   UD chains for insn luid 5 uid 55
;;      reg 100 { d0(bb 6 insn 54) }
(jump_insn 55 54 83 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 83)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 83)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 100[0],119[1],135[2]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 83 55 82 8 134 (nil) [1 uses])
(note 82 83 56 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



*****ending processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_ScrollScreen

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={2d} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,11u,1e} r103={1d,7u} r104={1d} r105={1d} r106={1d} r113={2d,1u} r114={2d,1u} r119={1d,1u} r120={1d,3u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,2u} r125={1d,1u} r128={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 187{127d,59u,1e} in 55{54 regular + 1 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v:SI 120 [ position ])
        (reg:SI 0 r0 [ position ])) "../System/lcd_ili9341.c":465:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ position ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 121 [ direction ])
        (reg:SI 1 r1 [ direction ])) "../System/lcd_ili9341.c":465:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ direction ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../System/lcd_ili9341.c":466:2 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/lcd_ili9341.c":467:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/lcd_ili9341.c":469:2 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:HI command (const_int 55 [0x37])) "../System/lcd_ili9341.c":469:10 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/lcd_ili9341.c":471:2 -1
     (nil))
(insn 12 11 13 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 121 [ direction ])
            (const_int 0 [0]))) "../System/lcd_ili9341.c":471:4 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ direction ])
        (nil)))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 23)
            (pc))) "../System/lcd_ili9341.c":471:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 23)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 15 14 16 3 (debug_marker) "../System/lcd_ili9341.c":472:3 -1
     (nil))
(insn 16 15 17 3 (set (reg:SI 122)
        (lshiftrt:SI (reg/v:SI 120 [ position ])
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":472:18 147 {*arm_shiftsi3}
     (nil))
(insn 17 16 18 3 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:HI (reg:SI 122) 0))) "../System/lcd_ili9341.c":472:18 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(debug_insn 18 17 19 3 (debug_marker) "../System/lcd_ili9341.c":473:3 -1
     (nil))
(insn 19 18 20 3 (set (reg:SI 123 [ position ])
        (zero_extend:SI (subreg:QI (reg/v:SI 120 [ position ]) 0))) "../System/lcd_ili9341.c":473:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v:SI 120 [ position ])
        (nil)))
(insn 20 19 23 3 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 123 [ position ]) 0))) "../System/lcd_ili9341.c":473:18 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 123 [ position ])
        (nil)))
      ; pc falls through to BB 5
(code_label 23 20 24 4 131 (nil) [1 uses])
(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 4 (debug_marker) "../System/lcd_ili9341.c":475:3 -1
     (nil))
(insn 26 25 27 4 (set (reg:SI 124)
        (minus:SI (const_int 240 [0xf0])
            (reg/v:SI 120 [ position ]))) "../System/lcd_ili9341.c":475:50 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 120 [ position ])
        (nil)))
(insn 27 26 28 4 (set (reg:SI 125)
        (lshiftrt:SI (reg:SI 124)
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":475:62 147 {*arm_shiftsi3}
     (nil))
(insn 28 27 29 4 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:HI (reg:SI 125) 0))) "../System/lcd_ili9341.c":475:18 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(debug_insn 29 28 33 4 (debug_marker) "../System/lcd_ili9341.c":476:3 -1
     (nil))
(insn 33 29 34 4 (set (reg:SI 128)
        (zero_extend:SI (subreg:QI (reg:SI 124) 0))) "../System/lcd_ili9341.c":476:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(insn 34 33 35 4 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 128) 0))) "../System/lcd_ili9341.c":476:18 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(code_label 35 34 36 5 132 (nil) [0 uses])
(note 36 35 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 38 36 40 5 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 parameter[1]+0 S2 A16])
        (subreg/s/v:HI (reg:SI 114 [ _2 ]) 0)) 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 40 38 41 5 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 parameter[0]+0 S2 A32])
        (subreg/s/v:HI (reg:SI 113 [ _1 ]) 0)) 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(debug_insn 41 40 42 5 (debug_marker) "../System/lcd_ili9341.c":479:2 -1
     (nil))
(debug_insn 42 41 43 5 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":479:2 -1
     (nil))
(debug_insn 43 42 44 5 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 44 43 81 5 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 81 44 53 5 (set (reg/f:SI 140)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 53 81 45 6 133 (nil) [0 uses])
(note 45 53 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 46 45 47 6 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 47 46 50 6 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 50 47 52 6 (set (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 140)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 52 50 54 6 (set (reg:SI 119 [ _19 ])
        (zero_extend:SI (subreg:QI (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(insn 54 52 55 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _19 ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _19 ])
        (nil)))
(jump_insn 55 54 83 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 83)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 83)
      ; pc falls through to BB 7
(code_label 83 55 82 8 134 (nil) [1 uses])
(note 82 83 56 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 6
(note 56 82 57 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 58 7 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 58 57 59 7 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 59 58 60 7 (var_location:HI address (const_int 55 [0x37])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 60 59 61 7 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 61 60 62 7 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 62 61 63 7 (set (reg/f:SI 136)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 65 7 (set (reg:SI 138)
        (const_int 55 [0x37])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 63 66 7 (set (mem/v:HI (reg/f:SI 136) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 138) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_DEAD (reg/f:SI 136)
            (nil))))
(debug_insn 66 65 67 7 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 67 66 68 7 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 68 67 69 7 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 69 68 70 7 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 70 69 71 7 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 71 70 72 7 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":479:2 -1
     (nil))
(debug_insn 72 71 73 7 (debug_marker) "../System/lcd_ili9341.c":480:2 -1
     (nil))
(insn 73 72 74 7 (set (reg/f:SI 139)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -4 [0xfffffffffffffffc]))) "../System/lcd_ili9341.c":480:2 7 {*arm_addsi3}
     (nil))
(insn 74 73 75 7 (set (reg:SI 1 r1)
        (const_int 2 [0x2])) "../System/lcd_ili9341.c":480:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 7 (set (reg:SI 0 r0)
        (reg/f:SI 139)) "../System/lcd_ili9341.c":480:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 139)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc]))
            (nil))))
(call_insn 76 75 77 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":480:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 77 76 0 7 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))

;; Function ILI9341_GetParam (ILI9341_GetParam, funcdef_no=346, decl_uid=10031, cgraph_uid=350, symbol_order=351)

starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_GetParam

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,8u} r103={1d,7u} r113={5d,4u} r114={1d,2u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 79{36d,43u,0e} in 26{26 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v:SI 114 [ param ])
        (reg:SI 0 r0 [ param ])) "../System/lcd_ili9341.c":491:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ param ])
        (nil)))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/lcd_ili9341.c":492:2 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI value (const_int 0 [0])) "../System/lcd_ili9341.c":492:11 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/lcd_ili9341.c":494:2 -1
     (nil))
(jump_insn 11 10 15 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 114 [ param ])
                        (const_int 3 [0x3]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 114 [ param ])
                                (const_int 4 [0x4]))
                            (label_ref:SI 12)) [0  S4 A32])
                    (label_ref:SI 57)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 12))
        ]) "../System/lcd_ili9341.c":494:2 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg/v:SI 114 [ param ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 57 (insn_list:REG_LABEL_TARGET 44 (nil)))))
 -> 12)
(code_label 15 11 16 3 142 (nil) [1 uses])
(note 16 15 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 16 19 3 (set (reg/v:SI 113 [ <retval> ])
        (const_int 76800 [0x12c00])) "../System/lcd_ili9341.c":494:2 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 8
(code_label 19 5 20 4 144 (nil) [1 uses])
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 22 4 (debug_marker) "../System/lcd_ili9341.c":496:3 -1
     (nil))
(insn 22 21 23 4 (set (reg/f:SI 115)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":496:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 4 (set (reg/v:SI 113 [ <retval> ])
        (mem/c:SI (reg/f:SI 115) [2 LCD.width+0 S4 A64])) "../System/lcd_ili9341.c":496:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [2 LCD.width+0 S4 A64])
        (expr_list:REG_DEAD (reg/f:SI 115)
            (nil))))
(debug_insn 24 23 25 4 (var_location:SI value (reg/v:SI 113 [ <retval> ])) "../System/lcd_ili9341.c":496:9 -1
     (nil))
(debug_insn 25 24 28 4 (debug_marker) "../System/lcd_ili9341.c":497:3 -1
     (nil))
      ; pc falls through to BB 8
(code_label 28 25 29 5 143 (nil) [1 uses])
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 5 (debug_marker) "../System/lcd_ili9341.c":499:3 -1
     (nil))
(insn 31 30 32 5 (set (reg/f:SI 116)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":499:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 5 (set (reg/v:SI 113 [ <retval> ])
        (mem/c:SI (plus:SI (reg/f:SI 116)
                (const_int 4 [0x4])) [2 LCD.height+0 S4 A32])) "../System/lcd_ili9341.c":499:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 4 [0x4]))) [2 LCD.height+0 S4 A32])
        (expr_list:REG_DEAD (reg/f:SI 116)
            (nil))))
(debug_insn 33 32 34 5 (var_location:SI value (reg/v:SI 113 [ <retval> ])) "../System/lcd_ili9341.c":499:9 -1
     (nil))
(debug_insn 34 33 37 5 (debug_marker) "../System/lcd_ili9341.c":500:3 -1
     (nil))
      ; pc falls through to BB 8
(code_label 37 34 38 6 140 (nil) [1 uses])
(note 38 37 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 6 (debug_marker) "../System/lcd_ili9341.c":505:3 -1
     (nil))
(insn 40 39 41 6 (set (reg/f:SI 117)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":505:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 6 (set (reg/v:SI 113 [ <retval> ])
        (mem/c:SI (plus:SI (reg/f:SI 117)
                (const_int 8 [0x8])) [2 LCD.orientation+0 S4 A64])) "../System/lcd_ili9341.c":505:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 8 [0x8]))) [2 LCD.orientation+0 S4 A64])
        (expr_list:REG_DEAD (reg/f:SI 117)
            (nil))))
(debug_insn 42 41 43 6 (var_location:SI value (reg/v:SI 113 [ <retval> ])) "../System/lcd_ili9341.c":505:9 -1
     (nil))
(debug_insn 43 42 57 6 (debug_marker) "../System/lcd_ili9341.c":506:3 -1
     (nil))
      ; pc falls through to BB 8
(code_label 57 43 56 7 145 (nil) [1 uses])
(note 56 57 4 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 4 56 46 7 (set (reg/v:SI 113 [ <retval> ])
        (const_int 0 [0])) "../System/lcd_ili9341.c":492:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 46 4 47 7 (var_location:SI value (const_int 0 [0])) -1
     (nil))
(debug_insn 47 46 50 7 (debug_marker) "../System/lcd_ili9341.c":511:2 -1
     (nil))
(code_label 50 47 53 8 138 (nil) [0 uses])
(note 53 50 51 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 51 53 52 8 (set (reg/i:SI 0 r0)
        (reg/v:SI 113 [ <retval> ])) "../System/lcd_ili9341.c":512:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 113 [ <retval> ])
        (nil)))
(insn 52 51 0 8 (use (reg/i:SI 0 r0)) "../System/lcd_ili9341.c":512:1 -1
     (nil))
