Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Aug 12 15:51:12 2023
| Host         : DESKTOP-USLVQI7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   360 |
|    Minimum number of control sets                        |   360 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1046 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   360 |
| >= 0 to < 4        |    45 |
| >= 4 to < 6        |    69 |
| >= 6 to < 8        |    17 |
| >= 8 to < 10       |    34 |
| >= 10 to < 12      |    30 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     3 |
| >= 16              |   154 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3983 |         1118 |
| No           | No                    | Yes                    |             143 |           45 |
| No           | Yes                   | No                     |             792 |          302 |
| Yes          | No                    | No                     |            2535 |          825 |
| Yes          | No                    | Yes                    |              82 |           18 |
| Yes          | Yes                   | No                     |             779 |          224 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                              Enable Signal                                                                                                                              |                                                                                                               Set/Reset Signal                                                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                               |                1 |              1 |         1.00 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                               |                1 |              1 |         1.00 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                               |                1 |              1 |         1.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                          |                1 |              1 |         1.00 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                    | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_1_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/we_gen_cntrl                                                                                                                                | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_1_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/gen_latch_op0                                                                                                   |                1 |              1 |         1.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                          |                1 |              1 |         1.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/base_max                                                                                                                                 | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/gen_latch_op0                                                                                                |                1 |              1 |         1.00 |
|  clk125_IBUF_BUFG                               | design_1_i/lowlevel_dac_intfc_0/U0/bclk_tim/lrck6_out                                                                                                                                                                                                                   | design_1_i/lowlevel_dac_intfc_0/U0/bclk_tim/SR[0]                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/base_max                                                                                                                                    | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/gen_latch_op0                                                                                                   |                1 |              1 |         1.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                       |                1 |              1 |         1.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_wrap_buff_re/RE                                                                                         | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/phase_cnt[5]_i_1_n_0 |                1 |              1 |         1.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_1_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/we_gen_cntrl                                                                                                                                | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_1_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.gen_coef_addr0                                                                                       |                1 |              1 |         1.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_wrap_buff_re/RE                                                                                         | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/phase_cnt[5]_i_1_n_0 |                1 |              1 |         1.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_1_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/we_gen_cntrl                                                                                                                             | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_1_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/gen_latch_op0                                                                                                |                1 |              1 |         1.00 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                        | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                               |                1 |              1 |         1.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_wrap_buff_re/RE                                                                                            | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/phase_cnt[5]_i_1_n_0    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_wrap_buff_re/RE                                                                                            | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/phase_cnt[5]_i_1_n_0    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_1_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/we_gen_cntrl                                                                                                                             | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_1_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.gen_coef_addr0                                                                                    |                1 |              1 |         1.00 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                      |                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                |                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                         |                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  clk125_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                |                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                            |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                         |                1 |              2 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                            |                1 |              2 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                            |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                            |                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                        |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]     |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]     |                1 |              3 |         3.00 |
|  clk125_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                            |                                                                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  clk125_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                     |                1 |              3 |         3.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]     |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                       |                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]     |                1 |              3 |         3.00 |
|  clk125_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                     |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                            |                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0                                                                                                           |                3 |              4 |         1.33 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/rst_ps7_0_125M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                  | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                             |                1 |              4 |         4.00 |
|  clk125_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                         |                                                                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                       | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                     | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                              | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                             |                3 |              4 |         1.33 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                          |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                      |                1 |              4 |         4.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                   |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                           | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                            |                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/g_inst/inst/SLOT_1.inst_slot0/AXI4LITE.write_ptr[1]_i_1_n_0                                                                                                                                                      |                3 |              4 |         1.33 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                             | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                        |                2 |              5 |         2.50 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/base_max                                                                                                                                    |                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                        |                1 |              5 |         5.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/base_max                                                                                                                                 |                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_1_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/old_data_clred                                               |                2 |              6 |         3.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_1_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/old_data_clred                                            |                2 |              6 |         3.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                   |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_125M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                             | design_1_i/rst_ps7_0_125M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                |                1 |              6 |         6.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                 |                1 |              6 |         6.00 |
|  clk125_IBUF_BUFG                               | design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                |                                                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                        |                                                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                        |                                                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                          |                3 |              7 |         2.33 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                      |                2 |              7 |         3.50 |
|  clk125_IBUF_BUFG                               | design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                |                                                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                            |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                 |                2 |              7 |         3.50 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                      | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                          |                3 |              8 |         2.67 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                        |                2 |              8 |         4.00 |
|  clk125_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                        |                2 |              8 |         4.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                               |                1 |              8 |         8.00 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                           |                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                            |                2 |              8 |         4.00 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                 | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                               | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                        | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                        |                1 |              8 |         8.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                       | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                  |                3 |              8 |         2.67 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                      | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                            |                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                      | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                      | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                      |                3 |              9 |         3.00 |
|  clk125_IBUF_BUFG                               | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                |                                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                |                                                                                                                                                                                                                                             |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                |                                                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                        |                                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                        |                                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk125_IBUF_BUFG                               | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                |                                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                        |                2 |             10 |         5.00 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                             | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_wrap_buff_re/RE                                                                                            |                                                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/base_en                                                                                                                                     | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/clear                                                                                                           |                3 |             10 |         3.33 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/base_en                                                                                                                                  | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/clear                                                                                                        |                3 |             10 |         3.33 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_01__6                                                                                                                                                         |                4 |             10 |         2.50 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_1_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/we_gen_cntrl                                                                                                                                |                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                           | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                             |                3 |             10 |         3.33 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                               |                3 |             10 |         3.33 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                        |                4 |             10 |         2.50 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                           | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |                2 |             10 |         5.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_1_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/we_gen_cntrl                                                                                                                             |                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                        |                5 |             10 |         2.00 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                               | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                        |                2 |             10 |         5.00 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/lowlevel_dac_intfc_0/U0/bclk_tim/SR[0]                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |             10 |         2.50 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_wrap_buff_re/RE                                                                                         |                                                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                  | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                  | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                 |                3 |             11 |         3.67 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                            |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                      |                5 |             11 |         2.20 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                            |                5 |             11 |         2.20 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                            |                3 |             11 |         3.67 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                            |                4 |             11 |         2.75 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                            |                4 |             11 |         2.75 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                            |                3 |             11 |         3.67 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                            |                3 |             11 |         3.67 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                            |                5 |             11 |         2.20 |
|  clk125_IBUF_BUFG                               | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                 |                                                                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                         |                                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                        |                2 |             12 |         6.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                        |                4 |             12 |         3.00 |
|  clk125_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                        |                2 |             12 |         6.00 |
|  clk125_IBUF_BUFG                               | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                        |                                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                      |                                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                          | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                        |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                             |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                             |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                    |                                                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                 |                8 |             16 |         2.00 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_1_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                             |                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_1_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                          |                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                            |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                            |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                |                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                        |                3 |             16 |         5.33 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[8]                                                     |                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[8]                                                  |                                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                       |                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                          |                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                          |                                                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                   |                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  clk125_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                               |                                                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                                 |                5 |             16 |         3.20 |
|  clk125_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                     |                5 |             17 |         3.40 |
|  clk125_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                     |                5 |             17 |         3.40 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                   |               10 |             17 |         1.70 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_mem_allign/re_mem                                 |                                                                                                                                                                                                                                             |                7 |             18 |         2.57 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                        |                3 |             18 |         6.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_mem_allign/re_mem                              |                                                                                                                                                                                                                                             |                6 |             18 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                     |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                        |                4 |             18 |         4.50 |
|  clk125_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                     |                4 |             18 |         4.50 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_mem_allign/re_mem                                 |                                                                                                                                                                                                                                             |                8 |             19 |         2.38 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_mem_allign/re_mem                              |                                                                                                                                                                                                                                             |                5 |             19 |         3.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[3]_0[0]                                                                                                     |                4 |             20 |         5.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_areset_dly_reg[3]_0[0]                                                                                                    |                4 |             20 |         5.00 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_areset_dly_reg[3]_0[0]                                                                                                    |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[3]_0[0]                                                                                                     |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                             |               10 |             23 |         2.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                |                                                                                                                                                                                                                                             |                8 |             23 |         2.88 |
|  clk125_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                               |                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                               |                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  clk125_IBUF_BUFG                               | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                        |                9 |             24 |         2.67 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |               10 |             25 |         2.50 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |               10 |             25 |         2.50 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |               11 |             25 |         2.27 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |                9 |             25 |         2.78 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |               10 |             25 |         2.50 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |                9 |             25 |         2.78 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |                9 |             25 |         2.78 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                             |                9 |             25 |         2.78 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                             |                9 |             25 |         2.78 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                             |               13 |             25 |         1.92 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |               10 |             25 |         2.50 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/base_en                                                                                                                                     |                                                                                                                                                                                                                                             |                7 |             26 |         3.71 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/base_en                                                                                                                                  |                                                                                                                                                                                                                                             |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                      |               12 |             28 |         2.33 |
|  clk125_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                     |                7 |             28 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                     |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                      |                7 |             31 |         4.43 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                    | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                        |               11 |             32 |         2.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                         |                8 |             32 |         4.00 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                     |                                                                                                                                                                                                                                             |               15 |             33 |         2.20 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/dds/U0/i_synth/sclr_i                                                                                                                                                               |                8 |             34 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                |                                                                                                                                                                                                                                             |                7 |             34 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                         |                                                                                                                                                                                                                                             |               10 |             34 |         3.40 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/cmplx_dds/U0/i_synth/sclr_i                                                                                                                                                         |                9 |             34 |         3.78 |
|  clk125_IBUF_BUFG                               | design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                        |                                                                                                                                                                                                                                             |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                |                                                                                                                                                                                                                                             |                8 |             34 |         4.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                         |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                             |                8 |             35 |         4.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                         |                                                                                                                                                                                                                                             |                6 |             36 |         6.00 |
|  clk125_IBUF_BUFG                               | design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                 |                                                                                                                                                                                                                                             |                8 |             36 |         4.50 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/rfd_int                                                                                                                                     |                                                                                                                                                                                                                                             |                5 |             37 |         7.40 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_1_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_no_compressor_cntrl.i_latch_op/latch_op                                                                                        |                                                                                                                                                                                                                                             |               12 |             37 |         3.08 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_1_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_no_compressor_cntrl.i_latch_op/latch_op                                                                                     |                                                                                                                                                                                                                                             |               12 |             37 |         3.08 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                          |                                                                                                                                                                                                                                             |                5 |             37 |         7.40 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                             |                                                                                                                                                                                                                                             |                5 |             37 |         7.40 |
|  clk125_IBUF_BUFG                               | design_1_i/lowlevel_dac_intfc_0/U0/bclk_tim/E[0]                                                                                                                                                                                                                        | design_1_i/lowlevel_dac_intfc_0/U0/bclk_tim/SR[0]                                                                                                                                                                                           |               10 |             37 |         3.70 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/rfd_int                                                                                                                                  |                                                                                                                                                                                                                                             |                5 |             37 |         7.40 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                 |               15 |             41 |         2.73 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                     |               15 |             41 |         2.73 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                            |               14 |             42 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                             |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                             |               10 |             47 |         4.70 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_1_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.cntrl[3]_10[6]                                                                                                                |                                                                                                                                                                                                                                             |                8 |             48 |         6.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_1_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.cntrl[2]_11[6]                                                                                                                |                                                                                                                                                                                                                                             |                9 |             48 |         5.33 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_1_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.cntrl[3]_10[6]                                                                                                                   |                                                                                                                                                                                                                                             |                9 |             48 |         5.33 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_1_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.cntrl[1]_12[6]                                                                                                                |                                                                                                                                                                                                                                             |                8 |             48 |         6.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_1_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.cntrl[2]_11[6]                                                                                                                   |                                                                                                                                                                                                                                             |                9 |             48 |         5.33 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_1_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.cntrl[1]_12[6]                                                                                                                   |                                                                                                                                                                                                                                             |                9 |             48 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                |                                                                                                                                                                                                                                             |               10 |             48 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                |                                                                                                                                                                                                                                             |                6 |             48 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                             |                7 |             48 |         6.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                             |                9 |             48 |         5.33 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                             |               12 |             49 |         4.08 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |               12 |             49 |         4.08 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |               13 |             49 |         3.77 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |               12 |             49 |         4.08 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                             |               11 |             49 |         4.45 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                             |               14 |             49 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                             |               31 |             63 |         2.03 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_1_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_mem_allign/re_mem                                                                   |                                                                                                                                                                                                                                             |               18 |             64 |         3.56 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_1_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_mem_allign/re_mem                                                                      |                                                                                                                                                                                                                                             |               20 |             64 |         3.20 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                             |               12 |             65 |         5.42 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                             |               12 |             65 |         5.42 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_128_255_0_0_i_1_n_0    |                                                                                                                                                                                                                                             |               18 |             72 |         4.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_127_0_0_i_1_n_0   |                                                                                                                                                                                                                                             |               18 |             72 |         4.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_128_255_0_0_i_1_n_0 |                                                                                                                                                                                                                                             |               18 |             72 |         4.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_127_0_0_i_1_n_0      |                                                                                                                                                                                                                                             |               18 |             72 |         4.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_128_255_0_0_i_1_n_0    |                                                                                                                                                                                                                                             |               19 |             76 |         4.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_127_0_0_i_1_n_0   |                                                                                                                                                                                                                                             |               19 |             76 |         4.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_128_255_0_0_i_1_n_0 |                                                                                                                                                                                                                                             |               19 |             76 |         4.00 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_2_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_127_0_0_i_1_n_0      |                                                                                                                                                                                                                                             |               19 |             76 |         4.00 |
|  clk125_IBUF_BUFG                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                             |               24 |            103 |         4.29 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |               48 |            108 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                             |               58 |            184 |         3.17 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_1_real/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_cntrl_src/g_parallel.cntrl[-1]_4                                                                                               |                                                                                                                                                                                                                                             |               58 |            304 |         5.24 |
|  clk125_IBUF_BUFG                               | design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/fir_1_complex/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_cntrl_src/g_parallel.cntrl[-1]_4                                                                                            |                                                                                                                                                                                                                                             |               58 |            304 |         5.24 |
|  clk125_IBUF_BUFG                               |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                             |             1030 |           4095 |         3.98 |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


