==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.992 ; gain = 95.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.992 ; gain = 95.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.992 ; gain = 95.926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.992 ; gain = 95.926
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.992 ; gain = 95.926
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (kernel5.cpp:6).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.992 ; gain = 95.926
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln19', kernel5.cpp:19)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:21) and 'icmp' operation ('icmp_ln19_1', kernel5.cpp:19).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:21) and 'icmp' operation ('icmp_ln19_1', kernel5.cpp:19).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:21) and 'icmp' operation ('icmp_ln19_1', kernel5.cpp:19).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:21) and 'icmp' operation ('icmp_ln19_1', kernel5.cpp:19).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:21) and 'fcmp' operation ('tmp_3', kernel5.cpp:19).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.711 seconds; current allocated memory: 101.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 102.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 102.499 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.992 ; gain = 95.926
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 8.495 seconds; peak allocated memory: 102.499 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.711 ; gain = 95.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.711 ; gain = 95.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.711 ; gain = 95.777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.711 ; gain = 95.777
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.711 ; gain = 95.777
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (kernel5.cpp:6).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.711 ; gain = 95.777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('pred_1_write_ln33', kernel5.cpp:33) of variable 'pred', kernel5.cpp:32 on local variable 'pred' and 'load' operation ('pred_1_load', kernel5.cpp:29) on local variable 'pred'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('pred_1_write_ln33', kernel5.cpp:33) of variable 'pred', kernel5.cpp:32 on local variable 'pred' and 'load' operation ('pred_1_load', kernel5.cpp:29) on local variable 'pred'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('pred_1_write_ln33', kernel5.cpp:33) of variable 'pred', kernel5.cpp:32 on local variable 'pred' and 'load' operation ('pred_1_load', kernel5.cpp:29) on local variable 'pred'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'store' operation ('pred_1_write_ln33', kernel5.cpp:33) of variable 'pred', kernel5.cpp:32 on local variable 'pred' and 'load' operation ('pred_1_load', kernel5.cpp:29) on local variable 'pred'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'store' operation ('pred_1_write_ln33', kernel5.cpp:33) of variable 'pred', kernel5.cpp:32 on local variable 'pred' and 'load' operation ('pred_1_load', kernel5.cpp:29) on local variable 'pred'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0)
   between 'store' operation ('pred_1_write_ln33', kernel5.cpp:33) of variable 'pred', kernel5.cpp:32 on local variable 'pred' and 'load' operation ('pred_1_load', kernel5.cpp:29) on local variable 'pred'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.682 seconds; current allocated memory: 101.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 102.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 102.659 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.711 ; gain = 95.777
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 8.464 seconds; peak allocated memory: 102.659 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.863 ; gain = 95.824
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.863 ; gain = 95.824
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.863 ; gain = 95.824
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.863 ; gain = 95.824
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.863 ; gain = 95.824
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (kernel5.cpp:6).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.863 ; gain = 95.824
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln41_1', kernel5.cpp:41)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln41_1', kernel5.cpp:41)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln41_1', kernel5.cpp:41)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln41_1', kernel5.cpp:41)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln41_1', kernel5.cpp:41)) in the first pipeline iteration (II = 7 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.777 seconds; current allocated memory: 101.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 102.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'kernel5_faddfsub_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_faddfsub_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 102.631 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.863 ; gain = 95.824
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 8.509 seconds; peak allocated memory: 102.631 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.238 ; gain = 96.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.238 ; gain = 96.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.238 ; gain = 96.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.238 ; gain = 96.234
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.238 ; gain = 96.234
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.238 ; gain = 96.234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln41_1', kernel5.cpp:41)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln41_1', kernel5.cpp:41)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln41_1', kernel5.cpp:41)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln41_1', kernel5.cpp:41)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln41_1', kernel5.cpp:41)) in the first pipeline iteration (II = 7 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.709 seconds; current allocated memory: 101.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 102.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'kernel5_faddfsub_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_faddfsub_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 102.604 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.238 ; gain = 96.234
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 8.447 seconds; peak allocated memory: 102.604 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.391 ; gain = 95.984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.391 ; gain = 95.984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.391 ; gain = 95.984
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.391 ; gain = 95.984
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.391 ; gain = 95.984
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.391 ; gain = 95.984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln41_1', kernel5.cpp:41)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln41_1', kernel5.cpp:41)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln41_1', kernel5.cpp:41)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln41_1', kernel5.cpp:41)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln41_1', kernel5.cpp:41)) in the first pipeline iteration (II = 7 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.555 seconds; current allocated memory: 101.880 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 102.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 102.480 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.391 ; gain = 95.984
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 8.223 seconds; peak allocated memory: 102.480 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.605 ; gain = 96.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.605 ; gain = 96.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.605 ; gain = 96.801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.605 ; gain = 96.801
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.605 ; gain = 96.801
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.605 ; gain = 96.801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln43_1', kernel5.cpp:43)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln43_1', kernel5.cpp:43)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln43_1', kernel5.cpp:43)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln43_1', kernel5.cpp:43)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln43_1', kernel5.cpp:43)) in the first pipeline iteration (II = 7 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.571 seconds; current allocated memory: 101.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 102.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 102.483 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.605 ; gain = 96.801
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 8.227 seconds; peak allocated memory: 102.483 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.340 ; gain = 96.941
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.340 ; gain = 96.941
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.340 ; gain = 96.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.340 ; gain = 96.941
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.340 ; gain = 96.941
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.340 ; gain = 96.941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln42_1', kernel5.cpp:42)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln42_1', kernel5.cpp:42)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln42_1', kernel5.cpp:42)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln42_1', kernel5.cpp:42)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln42_1', kernel5.cpp:42)) in the first pipeline iteration (II = 7 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.498 seconds; current allocated memory: 101.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 102.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 102.464 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.340 ; gain = 96.941
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 8.183 seconds; peak allocated memory: 102.464 MB.
