module top_module (
	input [2:0] a,
	output reg [15:0] q
);
	always @(a)
	begin
		case(a)
			3'b000: q = 16'b0100011001011010;
			3'b001: q = 16'b1010110011110000;
			3'b010: q = 16'b0010011111110011;
			3'b011: q = 16'b0101101111011110;
			3'b100: q = 16'b0010000110011010;
			3'b101: q = 16'b0110001010111110;
			3'b110: q = 16'b1100001110111110;
			3'b111: q = 16'b0010110100011001;
		endcase
	end
endmodule
