0.6
2019.1
May 24 2019
14:51:52
/home/hello/32-Bit-ALU/32-Bit-ALU.sim/sim_1/behav/xsim/glbl.v,1569859043,verilog,,,,glbl,,,,,,,,
/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sim_1/new/testbench.v,1571427347,verilog,,,,testbench,,,,,,,,
/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/GenProp.v,1571428463,verilog,,/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/arithmeticRightShift.v,,GenProp,,,,,,,,
/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/arithmeticRightShift.v,1570958766,verilog,,/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/bitwiseAND.v,,arithmeticRightShift,,,,,,,,
/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/bitwiseAND.v,1570958766,verilog,,/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/bitwiseNOT.v,,bitwiseAND,,,,,,,,
/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/bitwiseNOT.v,1570958766,verilog,,/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/bitwiseOR.v,,bitwiseNOT,,,,,,,,
/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/bitwiseOR.v,1570958766,verilog,,/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/bitwiseXOR.v,,bitwiseOR,,,,,,,,
/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/bitwiseXOR.v,1571167092,verilog,,/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/equalTo.v,,bitwiseXOR,,,,,,,,
/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/equalTo.v,1571167092,verilog,,/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/fastAdder32.v,,equalTo,,,,,,,,
/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/fastAdder32.v,1570165345,verilog,,/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/fastAdder4.v,,fastAdder32,,,,,,,,
/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/fastAdder4.v,1571425817,verilog,,/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/leftShift.v,,fastAdder4,,,,,,,,
/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/leftShift.v,1571076841,verilog,,/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/lessThan.v,,leftShift,,,,,,,,
/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/lessThan.v,1571167092,verilog,,/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/logicalLeftShift.v,,lessThan,,,,,,,,
/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/logicalLeftShift.v,1571167092,verilog,,/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/logicalRightShift.v,,logicalLeftShift,,,,,,,,
/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/logicalRightShift.v,1571167092,verilog,,/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/main.v,,logicalRightShift,,,,,,,,
/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/main.v,1571167092,verilog,,/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/multiplier32.v,,main,,,,,,,,
/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/multiplier32.v,1571427442,verilog,,/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/mux2.v,,multiplier32,,,,,,,,
/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/mux2.v,1571425817,verilog,,/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/subtractor32.v,,mux2,,,,,,,,
/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/subtractor32.v,1571167092,verilog,,/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/twoscomplement.v,,subtractor32,,,,,,,,
/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/twoscomplement.v,1571167092,verilog,,/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sim_1/new/testbench.v,,twoscomplement,,,,,,,,
