core :0 line number 0: cycle 1: $s0 = 1000
core :1 line number 0: cycle 1: $s0 = 5
core :2 line number 0: cycle 1: $t0 = 900
core :3 line number 0: cycle 1: $t0 = 1024
core :4 line number 0: cycle 1: $t0 = 1024
core :0 line number 1: cycle 2: $s1 = 0
core :1 line number 1: cycle 2: $s1 = 0
core :2 line number 1: cycle 2: $s2 = 1
core :3 line number 1: cycle 2: $t1 = 2024
core :4 line number 1: cycle 2: $t1 = 2024
core :0 line number 2: cycle 3: $s2 = 10
core :1 line number 2: cycle 3: $s2 = 1
core :2 line number 2: cycle 3: $s2 = 1
core :3 line number 2: cycle 3: $t2 = 3024
core :4 line number 2: cycle 3: $t2 = 3024
core :0 line number 3: cycle 4: $t1 = 0
core :1 line number 3: cycle 4: $s3 = 1
core :2 line number 3: cycle 4: $s2 = 1
core :3 line number 3: cycle 4: $t3 = 4024
core :4 line number 3: cycle 4: $t3 = 4024
core :0 line number 4: cycle 5: $t1 = 0
core :1 line number 4: cycle 5: $s4 = 1
core :2 line number 4: cycle 5: $s2 = 1
core :3 line number 4: cycle 5: $t4 = 5024
core :4 line number 4: cycle 5: $t4 = 5024
core :0 line number 5: cycle 6: $t1 = 0
core :1 line number 5: cycle 6: $s2 = 1
core :2 line number 5: cycle 6: $s2 = 1
core :3 line number 5: cycle 6: $t5 = 6024
core :4 line number 5: cycle 6: $t5 = 6024
core :0 line number 6 : cycle 7: DRAM request issued 
core :0 line number 6 : cycle 8 - 19: $t7 = 0
core :1 line number 6: cycle 7: $t1 = 0
core :2 line number 6: cycle 7: $s2 = 1
core :0 line number 7: cycle 8: $t1 = 0
core :1 line number 7: cycle 8: $t1 = 0
core :2 line number 7: cycle 8: $s2 = 1
core :3 line number 7: cycle 8: $t1 = 2024
core :1 line number 8: cycle 9: $t1 = 0
core :2 line number 8: cycle 9: $s2 = 1
core :3 line number 8: cycle 9: $t2 = 3024
core :1 line number 9: cycle 10: $t1 = 0
core :2 line number 9: cycle 10: $s2 = 1
core :3 line number 9: cycle 10: $t3 = 4024
core :1 line number 10: cycle 11: $t1 = 0
core :2 line number 10: cycle 11: $s2 = 1
core :3 line number 10: cycle 11: $t4 = 5024
core :1 line number 11: cycle 12: $t1 = 0
core :2 line number 11: cycle 12: $s2 = 1
core :3 line number 11: cycle 12: $t1 = 2024
core :1 line number 12: cycle 13: $t1 = 0
core :2 line number 12: cycle 13: $s2 = 1
core :3 line number 12: cycle 13: $t2 = 3024
core :1 line number 13: cycle 14: $t1 = 0
core :2 line number 13: cycle 14: $s2 = 1
core :3 line number 13: cycle 14: $t3 = 4024
core :1 line number 14: cycle 15: $t0 = 0
core :2 line number 14: cycle 15: $s2 = 1
core :3 line number 14: cycle 15: $t4 = 5024
core :1 line number 15: cycle 16: jumped to line number 17
core :2 line number 15: cycle 16: $s2 = 1
core :1 line number 17: cycle 17: $s1 = 5
core :2 line number 16: cycle 17: $s2 = 1
core :1 line number 18: cycle 18: $s3 = 5
core :2 line number 17: cycle 18: $t3 = 1
core :1 line number 19: cycle 19: $s0 = 4
core :3 line number 6 : cycle 20 - 21: $t0 = 0
core :1 line number 20: cycle 20: jumped to line number 14
core :2 line number 19: cycle 20: jumped to line number 21
core :1 line number 14: cycle 21: $t0 = 0
core :2 line number 21: cycle 21: $t0 = 19
core :4 line number 6 : cycle 22 - 23: $t0 = 0
core :1 line number 15: cycle 22: jumped to line number 17
core :1 line number 17: cycle 23: $s1 = 9
core :0 line number 8 : cycle 24: DRAM request issued 
core :0 line number 8 : cycle 25 - 36: memory address 1000-1003 = 0
core :1 line number 18: cycle 24: $s3 = 20
core :4 line number 7: cycle 24: $t0 = 0
core :1 line number 19: cycle 25: $s0 = 3
core :1 line number 20: cycle 26: jumped to line number 14
core :1 line number 14: cycle 27: $t0 = 0
core :1 line number 15: cycle 28: jumped to line number 17
core :1 line number 17: cycle 29: $s1 = 12
core :1 line number 18: cycle 30: $s3 = 60
core :1 line number 19: cycle 31: $s0 = 2
core :1 line number 20: cycle 32: jumped to line number 14
core :1 line number 14: cycle 33: $t0 = 0
core :1 line number 15: cycle 34: jumped to line number 17
core :1 line number 17: cycle 35: $s1 = 14
core :1 line number 18: cycle 36: $s3 = 120
core :0 line number 9 : cycle 37 - 38: memory address 1000-1003 = 0
core :1 line number 19: cycle 37: $s0 = 1
core :1 line number 20: cycle 38: jumped to line number 14
core :0 line number 10 : cycle 39 - 40: memory address 1000-1003 = 0
core :1 line number 14: cycle 39: $t0 = 0
core :1 line number 15: cycle 40: jumped to line number 17
core :2 line number 18 : cycle 41 - 42: $t4 = 0
core :1 line number 17: cycle 41: $s1 = 15
core :1 line number 18: cycle 42: $s3 = 120
core :3 line number 15 : cycle 43: DRAM request issued 
core :3 line number 15 : cycle 44 - 65: memory address 7024-7027 = 0
core :1 line number 19: cycle 43: $s0 = 0
core :1 line number 20: cycle 44: jumped to line number 14
core :1 line number 14: cycle 45: $t0 = 1
core :1 line number 15: cycle 46: jumped to line number 16
core :1 line number 16: cycle 47: jumped to line number 21
core :1 line number 21: cycle 48: $s1 = 15
core :1 line number 22: cycle 49: $s3 = 120
core :4 line number 8 : cycle 66 - 67: $t1 = 0
core :3 line number 16 : cycle 68: DRAM request issued 
core :3 line number 16 : cycle 69 - 90: memory address 8024-8027 = 0
core :4 line number 9 : cycle 91 - 92: $t2 = 0
core :4 line number 12 : cycle 93 - 94: $t5 = 0
core :4 line number 10 : cycle 95: DRAM request issued 
core :4 line number 10 : cycle 96 - 117: $t3 = 0
core :3 line number 17 : cycle 118 - 119: $t0 = 0
core :4 line number 11 : cycle 120: DRAM request issued 
core :4 line number 11 : cycle 121 - 132: $t4 = 0
core :3 line number 18 : cycle 133 - 134: memory address 10024-10027 = 0
core :4 line number 13 : cycle 135: DRAM request issued 
core :4 line number 13 : cycle 136 - 157: $t4 = 0
core :4 line number 14 : cycle 158 - 159: $t0 = 0
core :4 line number 15 : cycle 160 - 161: $t3 = 0
core :4 line number 16 : cycle 162 - 163: $t2 = 0
core :4 line number 17 : cycle 164 - 165: $t1 = 0
core :4 line number 18 : cycle 166 - 167: $t0 = 0
core :4 line number 19 : cycle 168 - 169: $t3 = 0
core :4 line number 20 : cycle 170 - 171: $t4 = 0
core :4 line number 21 : cycle 172 - 173: $t2 = 0
core :4 line number 22 : cycle 174 - 175: $t3 = 0
core :4 line number 23 : cycle 176 - 177: $t5 = 0
core :4 line number 24 : cycle 178 - 179: $t0 = 0
core :3 line number 19 : cycle 180: DRAM request issued 
core :3 line number 19 : cycle 181 - 192: $t0 = 0
core :4 line number 25 : cycle 193: DRAM request issued 
core :4 line number 25 : cycle 194 - 205: $t0 = 0
core :3 line number 20 : cycle 206: DRAM request issued 
core :3 line number 20 : cycle 207 - 218: memory address 6024-6027 = 0
core :4 line number 26 : cycle 219: DRAM request issued 
core :4 line number 26 : cycle 220 - 241: $t0 = 0
core :3 line number 21 : cycle 242: DRAM request issued 
core :3 line number 21 : cycle 243 - 254: $t0 = 0
core :4 line number 27 : cycle 255: DRAM request issued 
core :4 line number 27 : cycle 256 - 267: $t0 = 0
core :3 line number 22 : cycle 268: DRAM request issued 
core :3 line number 22 : cycle 269 - 280: memory address 8024-8027 = 0
core :4 line number 28 : cycle 281: DRAM request issued 
core :4 line number 28 : cycle 282 - 303: $t0 = 0
core :3 line number 23 : cycle 304: DRAM request issued 
core :3 line number 23 : cycle 305 - 316: $t0 = 0
core :4 line number 29 : cycle 317: DRAM request issued 
core :4 line number 29 : cycle 318 - 329: $t0 = 0
core :3 line number 24 : cycle 330: DRAM request issued 
core :3 line number 24 : cycle 331 - 342: memory address 10024-10027 = 0
core :4 line number 30 : cycle 343: DRAM request issued 
core :4 line number 30 : cycle 344 - 365: $t0 = 0
core :3 line number 25 : cycle 366 - 367: $t0 = 0
core :4 line number 31 : cycle 368 - 369: $t0 = 0
core :3 line number 26 : cycle 370: DRAM request issued 
core :3 line number 26 : cycle 371 - 382: memory address 6024-6027 = 0
core :4 line number 32 : cycle 383: DRAM request issued 
core :4 line number 32 : cycle 384 - 405: $t0 = 0
core :3 line number 27 : cycle 406: DRAM request issued 
core :3 line number 27 : cycle 407 - 418: $t0 = 0
core :4 line number 33 : cycle 419: DRAM request issued 
core :4 line number 33 : cycle 420 - 431: $t0 = 0
core :3 line number 28 : cycle 432: DRAM request issued 
core :3 line number 28 : cycle 433 - 444: memory address 8024-8027 = 0
core :4 line number 34 : cycle 445: DRAM request issued 
core :4 line number 34 : cycle 446 - 467: $t0 = 0
core :3 line number 29 : cycle 468: DRAM request issued 
core :3 line number 29 : cycle 469 - 480: $t0 = 0
core :4 line number 35 : cycle 481: DRAM request issued 
core :4 line number 35 : cycle 482 - 493: $t0 = 0
core :3 line number 30 : cycle 494: DRAM request issued 
core :3 line number 30 : cycle 495 - 506: memory address 10024-10027 = 0
core :4 line number 36 : cycle 507: DRAM request issued 
core :4 line number 36 : cycle 508 - 529: $t0 = 0
core :3 line number 31 : cycle 530 - 531: $t0 = 0
core :4 line number 37 : cycle 532 - 533: $t0 = 0
core :3 line number 32: cycle 532: $t0 = 12
core :4 line number 38: cycle 534: $t0 = 12
core :4 line number 39: cycle 535: $t1 = 24
core :4 line number 40: cycle 536: $t2 = 16
core :4 line number 41: cycle 537: $t3 = 20
core :4 line number 42: cycle 538: $t4 = 124
core :4 line number 43: cycle 539: $t5 = 120

The instructions remaining in dram which have not been executed are 
NONE

Core : 0 completed successfully
Core : 1 completed successfully
Core : 2 completed successfully
Core : 3 completed successfully
Core : 4 completed successfully

Total number of cycles : 539
Total number of row buffer updates : 22
