eor,condition flag,0.1839990127315196,'4.2 Opcode Encoding'
sequences,block,0.2127107414385704,'Instruction Set'
accesses,addresses,0.21841708607351085,'2.2.1 Load Example'
fpu,20,0.22632595402098504,'10.5 Hardware Tests'
pll,generation logic,0.21954371463702138,'Amber FPGA System'
user firq,wall time,0.25595612006966195,'10.6.1 Boot Loader'
rn offset_12 b22 =,offset_12 b22 =,0.19765211310836583,'4.3.1 Encode immediate value'
word,unchanged,0.20160477882995667,'10.5 Hardware Tests'
shift right,ib,0.1979646726326739,'4.5 Shift Encoding'
shifter operand encoding,opcode encoding,0.16671518090841106,'4.3 Shifter Operand Encoding'
tick,stall,0.1814835129715819,'2.2.1 Load Example'
8192,disables,0.18860693675121268,'Cache'
reset,reset generation,0.2013470827752322,'Amber FPGA System'
r14,r14,0.16244595703850984,'10.5 Hardware Tests'
fast interrupt,opcode_2,0.27551706483673355,'Registers'
run time,writes,0.19382314306024254,'11.1 Synthesis Results'
bicne,tests,0.2353301434936322,'10.5 Hardware Tests'
netlist,calls,0.2155827304383305,'11 FPGA Synthesis'
validate,"output file,",0.19991743123677158,'10.7.1 Using the pre-compiled memory image'
block data,change mode,0.18764440792837553,'Instruction Set Encoding'
4.4,service,0.5971295332188066,'4.3.1 Encode immediate value'
let x,alu function,0.30446651365836624,'4.8 Booth's Multiplication Algorithm'
install,fpga board,0.19255059105967381,'10.2 Installing the Compiler'
load equivalent,ia,0.1970619520300649,'4.5 Shift Encoding'
xst,version,0.18924562435912154,'11 FPGA Synthesis'
write_data,copro_write_data,0.19547485044279164,'Amber 23 Pipeline Architecture'
amber amber,r14_firq,0.16843461100875243,'4.3.1 Encode immediate value'
via,registered,0.26781567632240966,'Amber 23 Pipeline Architecture'
a25_dcache.v,xilinx library,0.21759352222567455,'8.3 Amber 25 Verilog Files'
ethmac dma,entire sequence,0.20313369149529514,'10.5 Hardware Tests'
modelsim gui,called.,0.1971719519754676,'10.3.1 With Modelsim'
simply,compiling,0.18999861848563163,'10.3.1 With Modelsim'
possibly,store multiple,0.19985092262921797,'Instruction Set'
sys_clk,output file,0.18782876581097163,'10.4.1 Disassembly Output File'
caches,think,0.238432224226678,'Introduction'
swp instruction,cache_swap,0.2799637545694733,'10.5 Hardware Tests'
results,results,0.12033033854704434,'11.1 Synthesis Results'
transmitted,put,0.2130432523810623,'10.5 Hardware Tests'
reproduced,one,0.23647884862261814,'8.4 Project Directory Structure'
part,bytes,0.1958560659333173,'Registers'
read,read cycle,0.37318666528737116,'8.1 Amber Port List'
algorithm,correct,0.2365871167970605,'10.5 Hardware Tests'
specified,original,0.2579755429693263,'Instruction Set'
sp605 spartan-6,"reset logic,",0.19955924144139062,'Introduction'
's',add,0.22742036420411896,'10.5 Hardware Tests'
i_wb_dat,access type,0.19246361237591622,'8.1 Amber Port List'
signed,least,0.28141555890262526,'Instruction Set'
usr,processor mode,0.16922194249940833,'Registers'
etc.,10.4,0.2651017540926686,'10.3 Running Simulations'
incorporated,linux file system,0.19058034638509622,'10.7.2 Building the kernel from source'
shown,shown,0.15793356934299568,'4.3.1 Encode immediate value'
initrd,libc library,0.26512710431911113,'10.7.2 Building the kernel from source'
adc instruction,result,0.2571166127489655,'10.5 Hardware Tests'
load multiple,exit,0.21647183279794555,'Instruction Set'
fit,transmit,0.19606712962064787,'10.5 Hardware Tests'
format ramdisk,called.,0.19619974762905293,'10.7.1 Using the pre-compiled memory image'
logic unit,synthess,0.21446948204220448,'8.2 Amber 23 Verilog Files'
ram disk,ngbbuild,0.18584709928840581,'10.7.2 Building the kernel from source'
encode_imm,access type,0.19246361237591622,'4.3 Shifter Operand Encoding'
verilog simulation,marked,0.2021621053649267,'10.4.3 Program Trace Utility'
tst,opcode_2,0.2680997328530665,'Instruction Set'
stack,18,0.2167378424482883,'Instruction Set'
carry_in,empty ascending,0.21240125222404496,'2.1 ALU'
loopback,loopback mode,0.1862783824993262,'10.5 Hardware Tests'
opcode_1,swi,0.23447647233748328,'Instruction Set'
bridge,controller bridge,0.25539286870949074,'Amber FPGA System'
amber boot loader v20110117211518,tools,0.21407744913098403,'10.7.1 Using the pre-compiled memory image'
cache specification,"run linux,",0.2996438429507173,'Cache'
decide,case,0.2166043114908298,'Amber 23 Pipeline Architecture'
category,store log,0.20239627297388446,'4.3.1 Encode immediate value'
mac module,cache1,0.26775159511904556,'10.5 Hardware Tests'
equivalent,reverse,0.20051350002496748,'4.5 Shift Encoding'
next,make,0.2224726002475399,'12.1 Configure HyperTerminal'
zero,vs,0.20693178907473317,'4.1 Condition Encoding'
provided,terms,0.3858460368291656,'12.2 Configure the FPGA'
fatal,426,0.219607951353897,'10.4.2 VCD Output File'
received,prepared,0.3011226793546335,'Amber 23 Pipeline Architecture'
136,using,0.30973150723524495,'11.1 Synthesis Results'
turns,fatal,0.19819160595077123,'10.4.2 VCD Output File'
work,library work,0.16393472962073283,'10.3.1 With Modelsim'
10.6,anything,0.19929858092132013,'10.6 Programs'
notation,extend,0.26407566554003425,'4.8 Booth's Multiplication Algorithm'
command line,world,0.19039723358987914,'10.3.1 With Modelsim'
sp605,mult,0.1892766284978332,'Introduction'
met,map,0.21233044732473527,'11 FPGA Synthesis'
full ascending,stmea,0.20258410009989772,'4.5 Shift Encoding'
works,local,0.2599805723144421,'8.1 Amber Port List'
buffer,"instruction fetches,",0.2574281345653293,'8.3 Amber 25 Verilog Files'
a25_fetch.v,register_bank,0.19197967049760575,'8.3 Amber 25 Verilog Files'
machine,address tag,0.19327710817609806,'Introduction'
106,changed,0.2264526523387055,'11.1 Synthesis Results'
rerun map,seed,0.19991042904579961,'11 FPGA Synthesis'
freeze,connected,0.21914133072004924,'8.1 Amber Port List'
multiplication,"branch target,",0.2704254115154829,'4.8 Booth's Multiplication Algorithm'
swi,mov,0.2533945595198528,'Instruction Set'
uart i/f,update,0.21413099039998937,'Amber FPGA System'
shift_imm,fd,0.1790431099110746,'4.3 Shifter Operand Encoding'
amber system synthesis,triggering,0.19479536702986322,'11.1 Synthesis Results'
condition execution,flags,0.5300494363552467,'4.1 Condition Encoding'
limited,sending,0.18518430926296445,'8.4 Project Directory Structure'
processor core,amber processor core,0.18974778878281404,'Introduction'
data codtrans transfer coprocessor,save,0.1901189686029688,'Instruction Set Encoding'
passed,passed,0.0,'10.5 Hardware Tests'
longer,basis,0.31015497394371333,'10.6 Programs'
boot-loader,boot-loader,0.09024775391028325,'Table of Contents'
version,boot,0.2012959477706091,'10.7.1 Using the pre-compiled memory image'
tests,bicne,0.2353301434936322,'10.5 Hardware Tests'
hw/fpga,switch,0.20370297385030256,'8.4 Project Directory Structure'
r14_svc,core verilog,0.2001298120688609,'Registers'
times,fpu,0.1872838456816367,'10.5 Hardware Tests'
a23_decode.v,execute,0.20526968984406677,'8.2 Amber 23 Verilog Files'
disassembly,10.3.2,0.1828305309397663,'10.4.1 Disassembly Output File'
interface,gnu download,0.25149556314999955,'12.2 Configure the FPGA'
connect,website,0.1956542689591776,'10.1 Installing the Amber project'
flag,register shifts,0.26878448871741606,'4.2 Opcode Encoding'
normal,normal,0.12033033854704434,'10.5 Hardware Tests'
boot-loader_memparams.v arm-none-linux-gnueabi-objdump,-c,0.17089422855722242,'10.2.1 GNU Tools Usage'
finish,perform,0.16078921559936732,'11 FPGA Synthesis'
occurs,overall,0.23240964290193056,'Introduction'
memory module,convenience,0.3572019774457919,'Amber FPGA System'
equal,meaning,0.18169590653114848,'4.1 Condition Encoding'
traces,period,0.1960894509795762,'10.4.3 Program Trace Utility'
target_address,value,0.24667745161012813,'Instruction Set'
exception,sub,0.233306896394568,'Instruction Set'
ls,zeros,0.21293544868499928,'4.1 Condition Encoding'
target,instructions,0.9199814584552011,'4.7 Branch offset'
following,disables,0.19352728874791097,'8.2 Amber 23 Verilog Files'
operation,simple stand-alone,0.35886340883289786,'8.3 Amber 25 Verilog Files'
sign,1.,0.19899911664707856,'4.5 Shift Encoding'
booting,modifications,0.3076071106062669,'Introduction'
swaps,least,0.23795753732696584,'Instruction Set'
429,fatal,0.21385612142252486,'10.4.1 Disassembly Output File'
multiplication,provides,0.2304524691465235,'Introduction'
password,code,0.21288178618850773,'10.1 Installing the Amber project'
minus,field,0.19688074646326484,'4.1 Condition Encoding'
xilinx virtex-6,reasons,0.23236647291751097,'8.4 Project Directory Structure'
vlog,verilog source code,0.12450046548427962,'10.3.1 With Modelsim'
rightward,let m,0.23314902178679694,'4.8 Booth's Multiplication Algorithm'
co,"{ c_in,",0.20573796938109654,'4.5 Shift Encoding'
therefore,fully,0.2301923756480985,'Introduction'
back stage,write,0.1934971461628467,'8.3 Amber 25 Verilog Files'
v2.1,gnu,0.29142457475083156,'2.1 ALU'
barrel shifter,ethernet mac,0.24749385340096838,'8.3 Amber 25 Verilog Files'
uncomment,made,0.20578604118588958,'10.4.2 VCD Output File'
data processing regop,freely,0.19929497697697746,'Instruction Set Encoding'
already,included,0.1916029419315554,'10.2.1 GNU Tools Usage'
makefile,vco,0.20761397189169328,'11 FPGA Synthesis'
files',memory file,0.19702371778036504,'10.3.2 With Veritak'
embedded,risc processor,0.23309354369617477,'Introduction'
defines,calling,0.19275299235986618,'10.3.2 With Veritak'
wrapping,log,0.29016119648252203,'8.2 Amber 23 Verilog Files'
address vector,a23_alu.v,0.2156019478495924,'8.1 Amber Port List'
ln,elfsplitter.o,0.27386213856959923,'10.7.1 Using the pre-compiled memory image'
134,81,0.1898500692351181,'11.1 Synthesis Results'
processor system,l24,0.2741230366213725,'Amber FPGA System'
rotate right,cout_sel,0.23144723852254642,'4.5 Shift Encoding'
single data transfer,freely,0.1927874684228352,'Instruction Set Encoding'
str,str,0.12033033854704434,'10.5 Hardware Tests'
compiled,gnu tool chain,0.20724686906542428,'10.2 Installing the Compiler'
store multiple,let,0.1807033444494739,'4.5 Shift Encoding'
16384,take,0.20465779611597573,'Cache'
tag ram,ram,0.38134737304577176,'Amber 23 Pipeline Architecture'
linux performance,execute instruction,0.6332591813151394,'11.1 Synthesis Results'
core,synthesis results,0.35389358155231776,'10.5 Hardware Tests'
rsc,stmea,0.18236792564834464,'4.2 Opcode Encoding'
addresses,accesses,0.21841708607351085,'2.2.1 Load Example'
mi,state,0.19570878427985244,'4.1 Condition Encoding'
capable,architecture,0.21653462036462393,'Introduction'
port list,mvn operation,0.27562416075705387,'8.1 Amber Port List'
a25_write_back,access,0.35209091190565844,'8.3 Amber 25 Verilog Files'
unified,policy,0.2979273315671565,'1.1 Amber 23 Features'
gnu tool,easiest way,0.22209022246486057,'10.2 Installing the Compiler'
million,wall,0.207348629790198,'10.7.1 Using the pre-compiled memory image'
contained,without,0.19755177414515143,'10.6.2 Hello World'
exclusive,highest,0.24076405588239347,'Instruction Set'
higher,else,0.18832819873970036,'4.1 Condition Encoding'
execute,image,0.1932514080931989,'10.3.1 With Modelsim'
end_address,r8_firq,0.2026871265201593,'Instruction Set'
position,values,0.4857633775545923,'Registers'
initial,calling,0.1881694521381138,'11 FPGA Synthesis'
execute,hw/vlog/amber25,0.20526968984406677,'2.2.2 Store Example'
+ y,determine,0.5871526649666364,'4.8 Booth's Multiplication Algorithm'
copyright,description,0.1906656490413119,'Introduction'
source,i_system_rdy,0.2160671499675467,'8.2 Amber 23 Verilog Files'
directory structure,project directory structure,0.1819499495510557,'8.4 Project Directory Structure'
depending,depending,0.13537163086542486,'10.3.1 With Modelsim'
also,variant,0.2809329429742139,'Introduction'
subtractions,subtractions,0.12033033854704434,'10.5 Hardware Tests'
total,lists,0.25426448259469997,'Cache'
line mode,vsim,0.21336678731209893,'10.3.1 With Modelsim'
immediate value,( sp,0.22815484187262677,'4.3.1 Encode immediate value'
seperate,"wishbone interface,",0.19730957895221987,'Introduction'
gnu cross-compiler,tool chain,0.22100594176481775,'10.2 Installing the Compiler'
waveform,simulation control,0.20096921172042995,'10.4.2 VCD Output File'
general public,gnu lesser,0.21819380402571162,'2.1 ALU'
sequential,requires,0.21744614587035344,'Instruction Set'
modelsim se v6.5,simulators,0.20621787707377529,'10.3 Running Simulations'
extend,notation,0.26407566554003425,'4.5 Shift Encoding'
operating,load register byte,0.372670752108533,'Instruction Set'
generated,go,0.3374241542815676,'8.4 Project Directory Structure'
invalid,inclusive,0.18365865183607707,'4.1 Condition Encoding'
swap,inflate_bug,0.18777491612670957,'10.5 Hardware Tests'
'u',rrx,0.18275857441225943,'4.5 Shift Encoding'
system -a,"technology inc.,",0.20510222920614113,'Introduction'
"technology inc.,",system -a,0.20510222920614113,'Introduction'
gmt,tue feb,0.2026605270504866,'10.7.1 Using the pre-compiled memory image'
instantiates,reset,0.20037220955626495,'Amber FPGA System'
overflow,full,0.2076058136982639,'4.8 Booth's Multiplication Algorithm'
xor,rsb,0.2004348669228009,'4.2 Opcode Encoding'
compares,needing,0.22351171163727207,'Instruction Set'
transfer coprocessor data coregop,save,0.18947740455080864,'Instruction Set Encoding'
compared,outputs,0.18561586692757628,'Amber 23 Pipeline Architecture'
cache1,mac module,0.26775159511904556,'10.5 Hardware Tests'
copyright,decompiler,0.22494282864518586,'8.4 Project Directory Structure'
code sequence,ethmac dma,0.1986060547603494,'10.5 Hardware Tests'
apply,amber boot loader,0.18465183632083343,'10.7.2 Building the kernel from source'
memory file,files',0.19702371778036504,'10.7.1 Using the pre-compiled memory image'
immediate,flag state,0.21081657656399894,'4.3 Shifter Operand Encoding'
b_in,cpsr_carry barrel_shift_carry,0.16358515983882924,'2.1 ALU'
"add r4,",stage,0.19654494229676456,'2.2.1 Load Example'
stm,stm,0.16408682529142407,'10.5 Hardware Tests'
three,compatible,0.21482916464243848,'Amber 23 Pipeline Architecture'
start.o crc16.o,boot-loader.o,0.17216768502077923,'10.2.1 GNU Tools Usage'
vcd output file,vcd,0.1896067926311213,'10.4.2 VCD Output File'
undefined instructions,mrc,0.17297979760646104,'Interrupts'
add,'s',0.22742036420411896,'10.5 Hardware Tests'
timer,bunch,0.19418366982087357,'10.5 Hardware Tests'
immediate,i_wb_dat,0.1808467051115301,'4.3.1 Encode immediate value'
irq address,project documentation,0.187491318382674,'8.1 Amber Port List'
carry,swap_sel,0.191075382040005,'4.1 Condition Encoding'
set,output file,0.19292139686056314,'10.3.1 With Modelsim'
program,visit,0.24712914560242738,'10.4.3 Program Trace Utility'
r13_firq,address,0.19188995449815732,'Registers'
"mov r1,",project directory,0.19048952290929144,'2.2.2 Store Example'
stand,library file,0.27874017237396764,'10.6.2 Hello World'
drop,form,0.2173807264997579,'4.8 Booth's Multiplication Algorithm'
pass value,list,0.20732570713310597,'10.7.1 Using the pre-compiled memory image'
part,developed,0.20158553090805695,'Introduction'
rm,pc,0.18314517204725717,'Instruction Set'
pc,ldm,0.18746612851261854,'4.5 Shift Encoding'
cached,read request,0.5956601830204414,'8.3 Amber 25 Verilog Files'
00000053,00000053,0.0,'10.4.3 Program Trace Utility'
period,traces,0.1960894509795762,'10.4.2 VCD Output File'
cache_flush,co-processor,0.20412425277674281,'10.5 Hardware Tests'
modificatiosn,specification,0.20317706984255246,'Amber Project'
address,encode,0.23873276489340983,'4.3.1 Encode immediate value'
license,license,0.0,'Table of Contents'
description,family,0.22494053259225263,'Introduction'
a23_multiply.v,wishbone interface,0.20686603270140894,'8.2 Amber 23 Verilog Files'
finally,adds,0.2611649226080607,'10.5 Hardware Tests'
tue feb,linux version,0.2318163692022199,'10.7.1 Using the pre-compiled memory image'
contain,variant,0.2506040670088544,'Introduction'
fpga initialization,multiply,0.1958956950123524,'Introduction'
encoding,z v,0.1784288807326316,'4.5 Shift Encoding'
-amber,mov,0.18610312718205002,'8.3 Amber 25 Verilog Files'
files,offset encoding,0.2160437790356986,'8.4 Project Directory Structure'
simply,constrains,0.20735565676819864,'11 FPGA Synthesis'
shifted,256,0.26171823961530727,'Instruction Set'
alu,fpga development board,0.1859214696426874,'2.1 ALU'
synthess,"interrupt request,",0.22799785680837562,'8.4 Project Directory Structure'
package,license,0.16761822640988977,'12.2 Configure the FPGA'
usb port,tested,0.28935057337182535,'12 Using Boot-Loader'
usage,code,0.2921873489454906,'Amber Project'
leaves,finally,0.20893621709896845,'10.5 Hardware Tests'
vco,clock frequency,0.2272732097584837,'11 FPGA Synthesis'
test source,includes,0.21678881660805666,'8.4 Project Directory Structure'
supports,consists,0.24401107134139022,'Amber Project'
reverse,equivalent,0.20051350002496748,'4.2 Opcode Encoding'
floating,undefined,0.17872589627330887,'10.5 Hardware Tests'
hardware libary,multiply,0.18209868780331348,'8.4 Project Directory Structure'
write,data,0.19786594845215583,'8.3 Amber 25 Verilog Files'
rrx,b_zero_extend_8,0.18382425062550542,'4.3 Shifter Operand Encoding'
leftmost,db,0.19622975897464745,'4.8 Booth's Multiplication Algorithm'
important,verifying,0.28594369863054375,'8.4 Project Directory Structure'
provides,multiplication,0.2304524691465235,'Introduction'
svc,coprocessor,0.21871269517619582,'Interrupts'
check,worst,0.3310874605385964,'10.5 Hardware Tests'
amber processor core,processor core,0.18974778878281404,'Introduction'
gnu/linux,run,0.19513790132516026,'10.2 Installing the Compiler'
speed,vco clock frequency,0.1942139014861134,'11 FPGA Synthesis'
rs,loaded,0.21090081432278196,'Instruction Set Encoding'
a23,swpb,0.20823022433563637,'11.1 Synthesis Results'
dumping,runs,0.19575514608027764,'10.4.2 VCD Output File'
-o xmodem.o,-o xmodem.o,0.15793356934299568,'10.2.1 GNU Tools Usage'
libc,a25_core/,0.18361620420019675,'8.4 Project Directory Structure'
twice,triggered,0.3711011946129249,'10.5 Hardware Tests'
"virtex-6 fpga,",default,0.22501852880772336,'11 FPGA Synthesis'
undefined,point,0.19644531549220756,'10.5 Hardware Tests'
checking,leaves,0.18836773244710026,'10.5 Hardware Tests'
boot loader,installer,0.1770435490452053,'12.2 Configure the FPGA'
mounts,placement,0.22527796390879964,'10.7.2 Building the kernel from source'
agrees,4.2,0.21609340320312748,'4.1 Condition Encoding'
byte,r12,0.2536273458094079,'Instruction Set'
ise software,tool,0.2414705059434641,'Amber FPGA System'
independent,tells,0.2751524380782698,'Instruction Set'
front,useful,0.31183692334099405,'10.4.1 Disassembly Output File'
32768,subtracting,0.18950156035231674,'Cache'
supporting,fpga synthesis makefile,0.1837665998802163,'8.4 Project Directory Structure'
loads,store multiple,0.18606949476231133,'Instruction Set'
description,amber register,0.29290887216672146,'Registers'
create bx,hyper terminal,0.21822581394511423,'10.2.1 GNU Tools Usage'
lists,total,0.25426448259469997,'8.1 Amber Port List'
sp,byte,0.23226593278237356,'Registers'
functions,wrapping,0.24171818916590027,'8.3 Amber 25 Verilog Files'
transfer,interrupt swi,0.1860699961954689,'Instruction Set Encoding'
account,complicate,0.1970420524409723,'Instruction Set'
interrupt swi,core type,0.21532348270476442,'10.5 Hardware Tests'
repeat,21,0.21539186818671582,'4.8 Booth's Multiplication Algorithm'
policy,bus,1.0,'1.1 Amber 23 Features'
build,wall,0.21406191028260585,'10.7.2 Building the kernel from source'
bank,decompiler,0.3310904848979178,'8.2 Amber 23 Verilog Files'
compiler,subversion,0.2859987676418462,'10.2 Installing the Compiler'
simulator work,initialization,0.21387803008272874,'8.4 Project Directory Structure'
firq,r6,0.17814090154170603,'Interrupts'
boot-loader.mem boot-loader_memparams.v,boot-loader.mem,0.17077971455414803,'10.2.1 GNU Tools Usage'
uart_tx,mac module,0.26775159511904556,'10.5 Hardware Tests'
positive,vs,0.2189936218227441,'4.1 Condition Encoding'
features,features,0.0,'1.1 Amber 23 Features'
r1,project,0.17834741892852196,'2.2.1 Load Example'
shift,bcc,0.36671929507462303,'10.5 Hardware Tests'
mrc,supervisor,0.21690644556004862,'Instruction Set'
r11_firq,byte,0.24377047166277513,'Registers'
rn eor shifter_operand,rn eor shifter_operand s,0.1857744632937355,'4.2 Opcode Encoding'
stalls,accesses,0.21018971420506077,'2.2.1 Load Example'
loopback mode,loopback,0.1862783824993262,'10.5 Hardware Tests'
boot-loader application,word,0.1912492666514846,'8.4 Project Directory Structure'
virtex-6 controller,virtex-6 controller,0.12033033854704434,'Amber FPGA System'
ge,full ascending,0.18933094473229897,'4.1 Condition Encoding'
lr u23 =,entire system,0.1811844539034298,'Instruction Set Encoding'
renamed,runs,0.18920163220812986,'10.7.1 Using the pre-compiled memory image'
unchanged,finally,0.20711676415318692,'10.5 Hardware Tests'
v2a instruction,set architecture,0.1840228072636459,'Introduction'
pc,rm,0.18314517204725717,'Registers'
details,detected,0.20134559583455722,'Amber 23 Pipeline Architecture'
simple interactin,ransom,0.195229462789627,'10.5 Hardware Tests'
appears,appears,0.170995744251063,'Instruction Set'
shifter,shifter operand encoding,0.14909516724643596,'4.3 Shifter Operand Encoding'
support,support,0.12033033854704434,'Amber FPGA System'
decrement after,"{ c_in,",0.21508162176806858,'4.5 Shift Encoding'
ea,complement notation,0.2682999647772002,'4.5 Shift Encoding'
i_system_rdy,amber source,0.226572710358663,'8.1 Amber Port List'
resources,versions,0.18411891955321585,'Interrupts'
structure,operand,0.18812509407444586,'8.2 Amber 23 Verilog Files'
branch branch,data processing,0.19638195250458657,'Instruction Set Encoding'
core hardware,hardware verification,0.2370909670073881,'10.5 Hardware Tests'
chain,running,0.2082561480361854,'10.2 Installing the Compiler'
waiting,sourcery gnu package,0.1968503573614002,'12.2 Configure the FPGA'
triggering,change,0.22258981038647663,'10.5 Hardware Tests'
closely,better,0.20612465140976405,'Amber 23 Pipeline Architecture'
b22,mii ethernet,0.16819921171917265,'Instruction Set Encoding'
../mini-libc/printf.o ../mini-libc/libc_asm.o,elfsplitter.o,0.17216768502077923,'10.2.1 GNU Tools Usage'
move,bitwise,0.20274279188544975,'Instruction Set'
linux kernel,mmu,0.22611128465198535,'Introduction'
regop,reverse subtract,0.17932615821669165,'Instruction Set'
omit,gui,0.20332967510160183,'10.3.1 With Modelsim'
directory structure,-user,0.23998978337801752,'8.4 Project Directory Structure'
lower,3.,0.18302867678127363,'4.1 Condition Encoding'
blocks,large,0.18750692182560405,'11 FPGA Synthesis'
flush function,flush,0.19756859667324525,'10.5 Hardware Tests'
lowest,19,0.3123921341609306,'Instruction Set'
21,repeat,0.21539186818671582,'4.5 Shift Encoding'
compiles,character,0.2018242263447651,'11 FPGA Synthesis'
comment,free,0.21492255845828614,'10.4.1 Disassembly Output File'
stmea,full ascending,0.20258410009989772,'4.5 Shift Encoding'
uses,ddr3 main memory,0.22721578427848285,'8.1 Amber Port List'
ib,stack store,0.20573961328265933,'4.5 Shift Encoding'
fpga target,compile,0.23884680298651284,'11 FPGA Synthesis'
r9,subset,0.19606007286314106,'Registers'
gnu,v2.1,0.29142457475083156,'2.1 ALU'
a25,flow_bug,0.17993015340845547,'11.1 Synthesis Results'
anything,programs,0.2134806008398339,'12.1 Configure HyperTerminal'
working,windows,0.19318014882182807,'10.7.2 Building the kernel from source'
processor mode,processor,0.18890898813382323,'Registers'
identical,ones,0.18665576792229938,'8.1 Amber Port List'
"dabhand guide,",vlsi,0.19164524405668246,'Introduction'
new verilog,patch file,0.2162400083596117,'10.3.2 With Veritak'
12288,implemented,0.20258431618699255,'Cache'
sbc,verilog source file,0.1994630368723865,'Instruction Set'
"amber system,",system clock,0.2390207858655589,'11.1 Synthesis Results'
sourcery gnu,ia32,0.20340219611024332,'10.2 Installing the Compiler'
whilst,whilst,0.09024775391028325,'10.5 Hardware Tests'
various,works,0.22760660746128192,'8.2 Amber 23 Verilog Files'
simple algorithm,interrupts,0.18877965683234746,'10.5 Hardware Tests'
left,cc,0.20865352887044064,'4.5 Shift Encoding'
catch,r3 bicne,0.24795111715315224,'10.5 Hardware Tests'
"line mode,",called.,0.1945466697544754,'10.3.1 With Modelsim'
transfer,base register,0.5069680397178269,'4.5 Shift Encoding'
final,suite,0.19885215064469547,'12.1 Configure HyperTerminal'
logic area,stand-alone,0.32556846648225984,'8.3 Amber 25 Verilog Files'
mac verilog,shift logic,0.20035356367559162,'8.4 Project Directory Structure'
destination,destination,0.12033033854704434,'Instruction Set'
boot-loader.o boot-loader.c,"linux execution,",0.33141673231875746,'10.2.1 GNU Tools Usage'
a25_core,'p',0.187297109349698,'8.3 Amber 25 Verilog Files'
"code sourcery package,",compiled,0.20597299472043107,'10.2 Installing the Compiler'
system clock,utilisation,0.39974652764542323,'11.1 Synthesis Results'
trace,utility,0.24168151222480075,'10.7.1 Using the pre-compiled memory image'
-c,boot-loader.mem,0.19048173623538325,'10.2.1 GNU Tools Usage'
shift operation,shift,0.27208160585187463,'10.5 Hardware Tests'
coprocessor data codtrans transfer,save,0.1904397506290489,'Instruction Set Encoding'
hyper terminal,correct version,0.277516294997975,'10.6.1 Boot Loader'
shift,flag state,0.21492404440894747,'4.7 Branch offset'
puts,generates,0.1918035462130417,'12.2 Configure the FPGA'
81,134,0.1898500692351181,'11.1 Synthesis Results'
boundary,strobe,0.5138615144743016,'8.3 Amber 25 Verilog Files'
select,correct port,0.18770643551998495,'12.1 Configure HyperTerminal'
broke,read value,0.2587717446192113,'10.5 Hardware Tests'
block data transfer,processing,0.1921903961431317,'Instruction Set Encoding'
-mno-thumb-interwork -ffreestanding,-o,0.2528679537421114,'10.2.1 GNU Tools Usage'
modify,onto,0.19172143562343635,'10.7.2 Building the kernel from source'
irq address vector,location,0.22075659627868102,'8.1 Amber Port List'
ldmia,full ascending,0.18933094473229897,'4.5 Shift Encoding'
software,10.3.2,0.23078123851768514,'10.4.1 Disassembly Output File'
plus,lo,0.19826595618282264,'4.1 Condition Encoding'
ransom,20,0.20721291247031362,'10.5 Hardware Tests'
code sourcery,code,0.17668691456329852,'10.2 Installing the Compiler'
amber_test_name,ethmac test,0.2028516962946835,'10.3.2 With Veritak'
define,calls,0.19245273570097485,'10.3.2 With Veritak'
completely,closely,0.20155755413318302,'Amber 23 Pipeline Architecture'
ddr33,shift,0.36671929507462303,'10.5 Hardware Tests'
note,verified,0.187087480742477,'Introduction'
"vlsi technology inc.,",lines,0.20576009131456152,'Introduction'
core hardware verification,amber core hardware verification,0.19765211310836583,'10.5 Hardware Tests'
par step,seed,0.22126684239355604,'11 FPGA Synthesis'
way,vlsi,0.19297820173298486,'Cache'
brings,uart interface,0.20663757024378118,'12.1 Configure HyperTerminal'
unified,0.75,0.20422705886147166,'Introduction'
2011,screen,0.1897315123591698,'10.2 Installing the Compiler'
outputs,compared,0.18561586692757628,'Amber 23 Pipeline Architecture'
sw/vmlinux,files,0.2086587770668952,'8.4 Project Directory Structure'
currently,printed,0.2671979349681534,'Instruction Set'
visit,program,0.24712914560242738,'10.3.2 With Veritak'
swap,change_mode,0.18777491612670957,'10.5 Hardware Tests'
rerun,par step,0.20685291615410809,'11 FPGA Synthesis'
filled,unregistered,0.23886215959769191,'Amber 23 Pipeline Architecture'
stream,worst case,0.44403175200324996,'10.5 Hardware Tests'
directories,take,0.22417042107210242,'8.4 Project Directory Structure'
shift,uart_reg,0.36671929507462303,'10.5 Hardware Tests'
area cp,runs,0.21111785440254605,'10.7.2 Building the kernel from source'
whole bunch,interrupt,0.24458467701447104,'10.5 Hardware Tests'
crn,mov,0.18890693686279184,'Instruction Set'
rn eor,form,0.33378960435503435,'4.2 Opcode Encoding'
fpga development,specification,0.1978913069042702,'Amber Project'
random timer,irq_stm,0.34405960341034636,'10.5 Hardware Tests'
load instruction,store,0.236244399922716,'2.2.1 Load Example'
transfer mtrans branch branch,save,0.19172287873336918,'Instruction Set Encoding'
especially,functionality,0.234043850006238,'Amber Project'
36,transferred,0.2509255572928272,'Table of Contents'
a_in,cpsr_carry barrel_shift_carry,0.1523115945176711,'2.1 ALU'
stmia,full ascending,0.19374866318816525,'4.5 Shift Encoding'
specific,asks,0.2213458441961282,'10.5 Hardware Tests'
ethernet mac verilog,fast,0.27623498211360037,'8.4 Project Directory Structure'
addressing_mode,verilog module structure,0.2272559103326925,'Instruction Set'
calculates,directly,0.2060445570274348,'2.2.2 Store Example'
marked,verilog simulation,0.2021621053649267,'10.4.1 Disassembly Output File'
sent,instead,0.1844603147547855,'10.5 Hardware Tests'
come,reproduced,0.2017282384342515,'8.4 Project Directory Structure'
"tst r2,",bl,0.21848122326123998,'10.5 Hardware Tests'
tested,usb port,0.28935057337182535,'12 Using Boot-Loader'
starts,decoded,0.19196849258246437,'2.2.1 Load Example'
store,reread instruction,0.3518717316901373,'Instruction Set'
subtraction,account,0.19395923408737578,'Instruction Set'
xmodem.o,ln,0.2666800900504429,'10.2.1 GNU Tools Usage'
u main,276031,0.12159331714603898,'10.4.3 Program Trace Utility'
boot process,ethmac test,0.1945401251372923,'10.7.2 Building the kernel from source'
packets,memory,0.3326726887867441,'8.4 Project Directory Structure'
user mode,decode stage,0.18652041443840908,'Instruction Set'
ignored,ignored,0.12033033854704434,'10.5 Hardware Tests'
bus ownership,multiply,0.182004383098446,'8.1 Amber Port List'
"immediate post-indexed,",instantiated,0.20031933737561097,'4.3.1 Encode immediate value'
transfer trans block,freely,0.19134135541080358,'Instruction Set Encoding'
276031,u main,0.12159331714603898,'10.4.3 Program Trace Utility'
additions,handled,0.20416243133990578,'10.5 Hardware Tests'
.mem,kernel,0.19203723633477107,'10.7.2 Building the kernel from source'
cmp,lsr,0.2055252864012808,'4.2 Opcode Encoding'
fpga synthesis,hw/fpga/work,0.17847078601606559,'8.4 Project Directory Structure'
data abort,line,0.20964183051830879,'Interrupts'
a23_decompile.v,barrel,0.20089387318439147,'8.2 Amber 23 Verilog Files'
"interrupt request,",synthess,0.22799785680837562,'8.1 Amber Port List'
parameters,19,0.17751883860803205,'8.3 Amber 25 Verilog Files'
verilog simulator work,uses,0.18983956311214975,'8.4 Project Directory Structure'
"wishbone interface,",seperate,0.19730957895221987,'Introduction'
p24,select,0.09632452966069216,'Instruction Set Encoding'
utilisation,system clock,0.39974652764542323,'11.1 Synthesis Results'
irq vector,vector,0.1985914232105105,'8.1 Amber Port List'
let m,multiplicand,0.28887471062992187,'4.8 Booth's Multiplication Algorithm'
linux file,want,0.21791796795556587,'10.7.2 Building the kernel from source'
script,file hw-tests.log,0.17246778608455968,'10.2 Installing the Compiler'
bunch,interrupt,0.37989089314567753,'10.5 Hardware Tests'
-o,-mno-thumb-interwork -ffreestanding,0.2528679537421114,'10.2.1 GNU Tools Usage'
"wishbone bus,",instruction cache,0.34733275545134995,'8.3 Amber 25 Verilog Files'
configurable,configurable,0.0,'Amber FPGA System'
seperate,replacement policy,0.2682616078931313,'1.2 Amber 25 Features'
involving,based,0.2250764974841645,'Introduction'
data processing regop multiply,save,0.19653460912457033,'Instruction Set Encoding'
new,new,0.0,'11 FPGA Synthesis'
system service,14,0.3547014643190361,'Instruction Set'
provide,consists,0.18363392770718828,'Amber Project'
evironment,specification,0.20601226509530074,'Amber Project'
eor shifter_operand s,rn eor shifter_operand s,0.18841394103032003,'4.2 Opcode Encoding'
determine,4.4,0.4268660970460051,'Instruction Set'
starts,found,0.23177654369362127,'10.5 Hardware Tests'
still,website,0.22933559998682984,'10.1 Installing the Amber project'
onto,host,0.20028835513880283,'10.6.1 Boot Loader'
default,"virtex-6 fpga,",0.22501852880772336,'11 FPGA Synthesis'
unsigned,conditionally,0.4119003080107176,'Instruction Set'
except,occurs,0.224706824832379,'Introduction'
lesser general,general public license,0.1778915116468928,'1.2 Amber 25 Features'
mcr,byte,0.24377047166277513,'Instruction Set'
reason,2.4.27,0.20910703962572694,'10.7.1 Using the pre-compiled memory image'
v c,encoding,0.17636225364469674,'2.1 ALU'
memory,firq,0.35286729264733213,'Instruction Set'
change,none,0.33833182548313473,'10.5 Hardware Tests'
scaled register offset,pipeline stage,0.18959543188783967,'4.3.1 Encode immediate value'
requires,19,0.2827951951044199,'Instruction Set'
irqs,mvn,0.1911138201366894,'Registers'
decrement before,db,0.19035705893139745,'4.5 Shift Encoding'
lrd,lrd,0.0,'10.5 Hardware Tests'
dabs,part,0.19553635260351646,'Introduction'
"mov r0,",i_clk,0.2134077953477783,'2.2.2 Store Example'
optain,optain,0.16244595703850984,'Amber FPGA System'
project directory structure,direction,0.2369893958422358,'8.4 Project Directory Structure'
fully,therefore,0.2301923756480985,'Introduction'
-c,-o,0.2252798411737171,'10.2.1 GNU Tools Usage'
mul,teq,0.20527259845892604,'Instruction Set'
operating,"vlsi technology inc.,",0.19484752587070306,'Introduction'
fpga synthsis,logic unit,0.18861796626425703,'8.4 Project Directory Structure'
a23_cache.v,access type,0.19246361237591622,'8.2 Amber 23 Verilog Files'
chmod,chmod +x,0.19801303237533216,'11 FPGA Synthesis'
sequence,reread instruction,0.22761399818685135,'Instruction Set'
pipeline stage,scaled register offset,0.18959543188783967,'8.3 Amber 25 Verilog Files'
vector,project documentation,0.2113084124703756,'8.1 Amber Port List'
gnu tools,file,0.1865506568200276,'10.2.1 GNU Tools Usage'
'w',xilinx coregen,0.26404683589837835,'4.3.1 Encode immediate value'
steps,steps,0.0,'11 FPGA Synthesis'
"branch target,",algorithm,0.3134304636078513,'4.7 Branch offset'
help,sp605 development board,0.2257977574757924,'11 FPGA Synthesis'
cp,libc library,0.2674779819996263,'10.7.2 Building the kernel from source'
l20,l20 distinguishes,0.15638274172103128,'4.5 Shift Encoding'
multiply,ownership,0.25808351063517054,'8.2 Amber 23 Verilog Files'
programs,next,0.1873390667954175,'10.6 Programs'
contains,pass,0.19105747126354672,'8.4 Project Directory Structure'
start menu,hardware,0.3687813183383273,'12.1 Configure HyperTerminal'
17,adder,0.22306526977884397,'Table of Contents'
system synthesis,change status,0.18477865714430575,'11.1 Synthesis Results'
xp,configure,0.19539443621511848,'12.1 Configure HyperTerminal'
decode -the,datapath control,0.29658875743455954,'Amber 23 Pipeline Architecture'
sourcery gnu download,added,0.20576693008643943,'10.2 Installing the Compiler'
r4,end_address,0.19015580094748724,'2.2.1 Load Example'
mult,coprocessor,0.19856246604832858,'Instruction Set Encoding'
4.2,agrees,0.21609340320312748,'4.2 Opcode Encoding'
data,fpga initialization,0.1953705372074212,'Instruction Set Encoding'
flow,"verilog code,",0.3598142080142871,'12.1 Configure HyperTerminal'
core instruction,overload,0.21375604690813088,'Instruction Set'
transmit,ethmac dma access,0.19759790533281754,'10.5 Hardware Tests'
save,modes,0.2372910115995345,'Interrupts'
ones,2048,0.18875018613042963,'Instruction Set'
tar.gz file,linux pc,0.22451419829920552,'10.1 Installing the Amber project'
risc machine,system -a,0.19772021279046872,'Introduction'
adc,addr_ex,0.173886299846643,'10.5 Hardware Tests'
"str r1,",stage,0.19654494229676456,'2.2.2 Store Example'
wishbone interface,offset,0.2302181652271112,'8.2 Amber 23 Verilog Files'
r11,loader,0.18632582367784706,'10.4.1 Disassembly Output File'
without,contained,0.19755177414515143,'10.6.2 Hello World'
implement,spartan-6 development,0.26499322889580545,'8.4 Project Directory Structure'
ddr3 main memory,uses,0.22721578427848285,'8.1 Amber Port List'
fast,abort,0.274513369994766,'Registers'
goes,character,0.1960166687516285,'11 FPGA Synthesis'
fetch stage,wishbone interface,0.22594841610107017,'8.2 Amber 23 Verilog Files'
allows,simultaneously,0.17826640291351648,'8.3 Amber 25 Verilog Files'
data codtrans,"reset logic,",0.19002737463097855,'Instruction Set Encoding'
placement,mounts,0.22527796390879964,'11 FPGA Synthesis'
executed,implement,0.22075819486807416,'8.3 Amber 25 Verilog Files'
cache2,verify,0.18706719136026295,'10.5 Hardware Tests'
terminate,used,0.19297087092659174,'8.1 Amber Port List'
"supervisor mode,",load store,0.1954261817013293,'10.5 Hardware Tests'
debugging,front,0.23173798004172383,'10.4.2 VCD Output File'
24,8192,0.18657039804430808,'Instruction Set Encoding'
contains,15,0.2191711313981211,'8.2 Amber 23 Verilog Files'
core verilog,r13_irq,0.2001298120688609,'8.3 Amber 25 Verilog Files'
kernel,v20110117211518,0.19299556613725985,'10.7.2 Building the kernel from source'
test,main loop,0.209503572138428,'10.5 Hardware Tests'
$amber_base,files',0.18207228072816914,'10.3.1 With Modelsim'
store register byte,encode immediate value encoding,0.19494317543134487,'Instruction Set'
rd,swi,0.20294851779292106,'Instruction Set'
export xilinx=/opt/xilinx/11.1/ise,export,0.18185118414054074,'10.2 Installing the Compiler'
inside,made,0.22772863075694214,'11 FPGA Synthesis'
flags,condition execution,0.5300494363552467,'4.1 Condition Encoding'
privileged,conditionally,0.3113476389966306,'Registers'
section,shift encoding,0.12650663924989106,'4.3 Shifter Operand Encoding'
disk,program,0.23860954918363333,'10.7.2 Building the kernel from source'
either,name description,0.20919399292441776,'Instruction Set'
implementation,corresponds,0.2030874260731586,'Amber 23 Pipeline Architecture'
spartan-6 development,implement,0.26499322889580545,'8.4 Project Directory Structure'
followed,fields,0.4048225970371449,'10.5 Hardware Tests'
instruction,loop,0.20492436219681961,'10.5 Hardware Tests'
firq,memory,0.35286729264733213,'Interrupts'
actual,fast,0.2335490523307293,'8.3 Amber 25 Verilog Files'
create,vlib,0.20871374598760833,'10.3.1 With Modelsim'
convenience,memory module,0.3572019774457919,'Amber FPGA System'
mac module,uart_tx,0.26775159511904556,'10.5 Hardware Tests'
risc machine family data,guide,0.20286481487798366,'Introduction'
installed,10.4,0.4878177793198749,'10.3 Running Simulations'
vmlinux simulation,vmlinux simulation,0.0,'8.4 Project Directory Structure'
writable,semaphores,0.20346094177652965,'Registers'
fpga block,ways,0.20045231961277088,'Cache'
multiplier,slow,0.20835316115575755,'1.1 Amber 23 Features'
original,specified,0.2579755429693263,'Instruction Set'
verilog implementation,complex,0.2419250965546599,'Amber 23 Pipeline Architecture'
hi,complement,0.32361395747170374,'4.1 Condition Encoding'
"register post-indexed,",aid,0.18781615994842754,'4.3.1 Encode immediate value'
random,area,0.19350069991353913,'10.5 Hardware Tests'
coregen,ddr3 controller,0.3084105135271093,'8.4 Project Directory Structure'
booth algorithm,logic area,0.2491672019354046,'8.3 Amber 25 Verilog Files'
verified,note,0.187087480742477,'Introduction'
optimized,"vlsi technology inc.,",0.19852850528858226,'Cache'
update,s20,0.23771406946287635,'Instruction Set Encoding'
swap single,change mode,0.19161601909938056,'Instruction Set Encoding'
load address,a25_config_definesv defines,0.21757529142572546,'2.2.1 Load Example'
process,byte,0.2174909048165299,'8.4 Project Directory Structure'
se,modelsim se,0.17736396189802256,'10.3 Running Simulations'
verilog structure,shifter,0.20005808589023685,'8.2 Amber 23 Verilog Files'
vcd,vcd output file,0.1896067926311213,'10.4.2 VCD Output File'
-h',loader,0.19427460999548193,'10.3.1 With Modelsim'
well,asserted,0.21127029928671126,'8.2 Amber 23 Verilog Files'
fragment,link,0.22077617274564557,'2.2.2 Store Example'
"gnu linker,",correct version,0.26134616380174025,'10.2.1 GNU Tools Usage'
pipeline architecture,pipeline architecture,0.0,'Table of Contents'
gtkwave,simulator,0.22096099159554403,'10.4.2 VCD Output File'
uart interface,impact,0.2750335018010331,'12.2 Configure the FPGA'
library file,c program,0.3180923093894143,'10.6.2 Hello World'
stmdb,full ascending,0.19374866318816525,'4.5 Shift Encoding'
messages,stored,0.22372503316498696,'8.3 Amber 25 Verilog Files'
software,"amber core,",0.22098066212049156,'Instruction Set'
bitgen,libc library,0.28863588112426247,'11 FPGA Synthesis'
interactin,loop,0.18730820866669798,'10.5 Hardware Tests'
installer,gnu package,0.19414641884884845,'10.2 Installing the Compiler'
enable,buses,0.21554348645595042,'8.1 Amber Port List'
xilinx ise,modelsim se,0.2867417811879587,'10.3 Running Simulations'
connection dialogue,"hyperterminal screen,",0.35542692712528784,'12.1 Configure HyperTerminal'
"{ negative,",overflow,0.19405074639210218,'Registers'
fetched,requires,0.1999536699235952,'2.2.1 Load Example'
ddr3,"mov instruction,",0.1734488745471722,'10.5 Hardware Tests'
uart,tests,0.2133962892244059,'10.5 Hardware Tests'
"product p,",alu function,0.26134616380174025,'4.8 Booth's Multiplication Algorithm'
ignore,rotate,0.22198214758143653,'4.8 Booth's Multiplication Algorithm'
a23_fetch,hw/vlog/amber23,0.18274240921390025,'8.2 Amber 23 Verilog Files'
allow subtraction,reread,0.19807112071919855,'Instruction Set'
little,inputs,0.29948423801900365,'1.1 Amber 23 Features'
short,addition,0.20719519359473046,'10.6 Programs'
3072,high,0.2508916905025817,'Cache'
byte,r13,0.2536273458094079,'Instruction Set'
destination register,swi,0.24259132429785218,'10.5 Hardware Tests'
xilinx spartan-6 ddr3,spartan-6,0.24832163700143592,'Amber FPGA System'
coproc,mov,0.18470122234167916,'Instruction Set'
negative,zero,0.18448632860496272,'Registers'
4.1,4.1,0.15041292318380542,'4.1 Condition Encoding'
aid,applications,0.2074224730059852,'8.4 Project Directory Structure'
bones,incorporated,0.18647608957993192,'10.7.2 Building the kernel from source'
link cause,fragment,0.21737337974235266,'Instruction Set'
generation logic,pll,0.21954371463702138,'Amber FPGA System'
processor mode,change status,0.19048952290929144,'10.5 Hardware Tests'
later,prepared,0.25859814061783437,'Amber 23 Pipeline Architecture'
interface,location,0.24912207255732619,'8.1 Amber Port List'
tell,terminal,0.21398855433345151,'10.2.1 GNU Tools Usage'
general public license,gnu lesser general,0.24868947210817366,'1.2 Amber 25 Features'
addition,short,0.20719519359473046,'10.6 Programs'
circle,think,0.20295865793917672,'Amber 23 Pipeline Architecture'
r10_firq,store register,0.1876494881322839,'Registers'
introduction,introduction,0.0,'Table of Contents'
addressing,addressing,0.09024775391028325,'10.5 Hardware Tests'
rn xor,mode,0.21101310545113855,'4.2 Opcode Encoding'
preceding,additional,0.28299038974988266,'Instruction Set'
address,r13_firq,0.19188995449815732,'Instruction Set'
rn xor shifter_operand,vs,0.21970778043152045,'4.2 Opcode Encoding'
interrupt type,control,0.18958186348682363,'Interrupts'
jump,causes,0.20419075182411678,'8.1 Amber Port List'
good,supported,0.2647921036953665,'10.7.2 Building the kernel from source'
i_wb_ack,a23_execute.v,0.1812838942743678,'8.1 Amber Port List'
w21 indicates,transfer,0.4763470271198811,'4.5 Shift Encoding'
wave,32,0.1994878546149038,'8.4 Project Directory Structure'
perform,start,0.24843445819135235,'11 FPGA Synthesis'
license,terms,0.18789011273156878,'12.2 Configure the FPGA'
semaphores,words,0.2053747279395266,'Instruction Set'
init file,ethmac test,0.1965464990396817,'10.7.2 Building the kernel from source'
generate,tool,0.2942886876630751,'Amber FPGA System'
modelsim se,xilinx ise,0.2867417811879587,'10.3 Running Simulations'
vcd dump,libc library,0.313292160534579,'10.4.2 VCD Output File'
r9_firq,exception,0.19858216472663054,'Registers'
indicates,transferred,0.20365053272022154,'4.5 Shift Encoding'
hw/vlog/amber25,execute,0.20526968984406677,'8.4 Project Directory Structure'
connected,ddr3 main,0.37402979855155827,'8.1 Amber Port List'
suite,final,0.19885215064469547,'10.5 Hardware Tests'
purpose,functionality,0.3237913080212645,'Amber Project'
"source files,",synthess,0.21305389978296954,'8.4 Project Directory Structure'
sdram i/f,sdram,0.20593375323400404,'Amber FPGA System'
ticks,wall,0.20059084663204063,'10.7.1 Using the pre-compiled memory image'
nop,swap instruction,0.1968451974050144,'10.5 Hardware Tests'
execute,a23_decode.v,0.20526968984406677,'2.2.2 Store Example'
inflate_bug,swap,0.18777491612670957,'10.5 Hardware Tests'
timing,user firq irq,0.1837396246666197,'11 FPGA Synthesis'
rn -shifter_operand,b_zero_extend_8,0.21485554025508172,'4.2 Opcode Encoding'
"linux execution,",program trace,0.3691470384433052,'10.7.1 Using the pre-compiled memory image'
asr,c_in,0.19282920554602842,'4.3 Shifter Operand Encoding'
rn shifter_operand,rn shifter_operand s,0.1691322608364117,'4.2 Opcode Encoding'
shift left,plus,0.19568018649505492,'4.5 Shift Encoding'
append,right,0.22130530614661895,'4.8 Booth's Multiplication Algorithm'
crm,mov,0.19030884170316273,'Instruction Set'
combined,calculate,0.18454943006960603,'4.7 Branch offset'
store instruction,firqs,0.19102959208750547,'2.2.2 Store Example'
connection,"hyperterminal screen,",0.29231099787529297,'12.1 Configure HyperTerminal'
found,starts,0.23177654369362127,'10.5 Hardware Tests'
frame,transmitted,0.2007476155992666,'10.5 Hardware Tests'
packet,frame,0.18922756897687443,'10.5 Hardware Tests'
bare,want,0.21104528167112427,'10.7.2 Building the kernel from source'
click,patch file,0.20009170572084278,'10.3.2 With Veritak'
subtract,xor shifter_operand,0.1881164868416073,'4.2 Opcode Encoding'
fp,store register,0.19194930692811144,'Registers'
"addr f0000000,",list,0.191597659260238,'10.4.1 Disassembly Output File'
a25,cache3,0.17993015340845547,'11.1 Synthesis Results'
significant,16,0.19167460462070357,'Instruction Set'
data transfer mtrans branch,save,0.19204366075944926,'Instruction Set Encoding'
-map,elfsplitter.o,0.19440489739834696,'10.2.1 GNU Tools Usage'
load example,trans,0.20525217235054222,'2.2.1 Load Example'
image,execute,0.1932514080931989,'10.7.1 Using the pre-compiled memory image'
al,form,0.26414745702041614,'4.1 Condition Encoding'
ethmac_reg,bug,0.1883375731737838,'10.5 Hardware Tests'
missed,log,0.2772593507575861,'8.2 Amber 23 Verilog Files'
v20110117211518,kernel,0.19299556613725985,'10.7.1 Using the pre-compiled memory image'
354,linux version,0.19665866813030652,'10.7.1 Using the pre-compiled memory image'
one,present,0.2557985278746826,'Instruction Set'
user writable,line,0.20964183051830879,'Registers'
ddr3 main,connected,0.37402979855155827,'8.1 Amber Port List'
multiplicand,let m,0.28887471062992187,'4.8 Booth's Multiplication Algorithm'
select,p24,0.09632452966069216,'Instruction Set Encoding'
finished,10.2.1,0.19717845425928324,'11 FPGA Synthesis'
middle,checks,0.2012844575141829,'10.5 Hardware Tests'
interactions,changed,0.2185685447891303,'10.5 Hardware Tests'
register transfer software interrupt,known,0.19165497038909432,'Instruction Set Encoding'
move not,move not,0.0,'4.2 Opcode Encoding'
values,position,0.4857633775545923,'Instruction Set'
45,45,0.09024775391028325,'Table of Contents'
program trace,"linux execution,",0.3691470384433052,'10.7.1 Using the pre-compiled memory image'
consecutive,lowest,0.27948443886329893,'Instruction Set'
-o crc16.o,crc16.o,0.1659218179209388,'10.2.1 GNU Tools Usage'
> boot-loader.mem,-c,0.15809252287276365,'10.2.1 GNU Tools Usage'
ethernet mac,barrel shifter,0.24749385340096838,'8.4 Project Directory Structure'
firq irq,wall time,0.2521830894572072,'10.6.1 Boot Loader'
"fast interrupt request,",started,0.25804914919161664,'8.1 Amber Port List'
fill,stack load,0.19675518317276602,'4.8 Booth's Multiplication Algorithm'
language,basis,0.4001741043078379,'10.6 Programs'
gnu lesser general,general public license,0.24868947210817366,'1.2 Amber 25 Features'
entire sequence,ethmac dma,0.20313369149529514,'10.5 Hardware Tests'
input,means,0.17115221515248727,'2.2.1 Load Example'
com port,ia32 gnu/linux,0.18648444530065345,'12.1 Configure HyperTerminal'
arithmetic,two's,0.2688190942901827,'4.5 Shift Encoding'
shifter,verilog structure,0.20005808589023685,'Instruction Set'
27,amber register,0.2064733613383497,'Registers'
procedure,connecting,0.2151569589868954,'Instruction Set'
includes,includes,0.17046797960831278,'10.1 Installing the Amber project'
correctly,executes,0.204887224633575,'10.5 Hardware Tests'
propagation,r0 register,0.20692945972528734,'10.3.2 With Veritak'
ed,right,0.20117255324102948,'4.5 Shift Encoding'
swap swap single,freely,0.19423358143486683,'Instruction Set Encoding'
step,signed,0.23896010792381497,'4.8 Booth's Multiplication Algorithm'
core source files,core source,0.1740384665409218,'8.2 Amber 23 Verilog Files'
worst case,stream,0.44403175200324996,'10.5 Hardware Tests'
equivalence,done y,0.33415330749467553,'4.2 Opcode Encoding'
clock,vco clock,0.21779133060901965,'11 FPGA Synthesis'
a25_decode.v,wishbone interface,0.20686603270140894,'8.3 Amber 25 Verilog Files'
coregen tool,memory controller,0.26617873713369183,'Amber FPGA System'
converts,supported,0.17695873450025987,'10.2.1 GNU Tools Usage'
windows,specify,0.22155400932952465,'10.6.1 Boot Loader'
cout_sel,rotate right,0.23144723852254642,'2.1 ALU'
"access i25,",address,0.20335211184313418,'4.3.1 Encode immediate value'
instantiated,a25_execute,0.25225219655446873,'8.2 Amber 23 Verilog Files'
fd,shift amount,0.19222453713280446,'4.5 Shift Encoding'
immediately,word,0.18971978091117028,'10.5 Hardware Tests'
internal,bug,0.17427183321363976,'10.5 Hardware Tests'
eth_top.v,convenience,0.21551781312507887,'Amber FPGA System'
signal,uses,0.17338590791812553,'8.1 Amber Port List'
generic,normally,0.18554451010500495,'8.4 Project Directory Structure'
amber core hardware verification,verification,0.22620694653697748,'10.5 Hardware Tests'
lr u23,"run linux,",0.23411225862913435,'Instruction Set Encoding'
arithmetically,place,0.2513480019728513,'4.8 Booth's Multiplication Algorithm'
hw/vlog/tb,wishbone interface,0.20686603270140894,'8.4 Project Directory Structure'
xmodem.o elfsplitter.o,xmodem.o,0.17633159642067286,'10.2.1 GNU Tools Usage'
specification,evironment,0.20601226509530074,'1.2 Amber 25 Features'
routing,define,0.2450160569524737,'11 FPGA Synthesis'
flow2,co-processor,0.20412425277674281,'10.5 Hardware Tests'
i25,"access i25,",0.16956524039584572,'4.3.1 Encode immediate value'
sourcery,sourcery,0.16244595703850984,'10.7.1 Using the pre-compiled memory image'
state,action,0.20494844613971883,'4.1 Condition Encoding'
register shifts,flag,0.26878448871741606,'4.3 Shifter Operand Encoding'
2048,lists,0.1905035506486632,'Cache'
verilog file,made,0.2376822351486779,'11 FPGA Synthesis'
firq irq > svc,hour,0.21962427814845425,'10.6.1 Boot Loader'
address vector,hw,0.2156019478495924,'8.1 Amber Port List'
relative,size,0.1866293087863766,'11.1 Synthesis Results'
small,cycles,0.20719355731403993,'1.1 Amber 23 Features'
"{ c_in,",decrement,0.2166490113177413,'2.1 ALU'
etc,etc,0.0,'10.4.3 Program Trace Utility'
contents,contents,0.0,'Table of Contents'
transfer software interrupt swi,known,0.19210134889183544,'Instruction Set Encoding'
documentation,sourcery gnu package,0.19702449815661932,'12.1 Configure HyperTerminal'
amber boot,.mem file,0.25923701625440526,'10.7.1 Using the pre-compiled memory image'
2.,else,0.1934015069819395,'4.8 Booth's Multiplication Algorithm'
ldmda,'s',0.18222389350774632,'4.5 Shift Encoding'
system.v,system.v,0.0,'Amber FPGA System'
invalidated,fills,0.2127276865577251,'10.5 Hardware Tests'
linker,tell,0.19707517292225982,'10.2.1 GNU Tools Usage'
module,index,0.19708672971711136,'8.3 Amber 25 Verilog Files'
core source,core source files,0.1740384665409218,'8.2 Amber 23 Verilog Files'
o_wb_cyc,execute,0.20526968984406677,'8.1 Amber Port List'
otherwise,assumes,0.2122682762435299,'2.2.1 Load Example'
mvn,register value,0.23354443445989384,'Instruction Set'
location,wishbone interface,0.2870633258717456,'8.1 Amber Port List'
2001,versions,0.21172484389858798,'Introduction'
loop,instruction,0.20492436219681961,'10.5 Hardware Tests'
register list,11,0.20944764346111,'Instruction Set Encoding'
alternatively,2.4.27,0.19618748957418317,'10.4.2 VCD Output File'
supervisor,mrc,0.21690644556004862,'Registers'
resulting,necessary,0.17750202810168825,'Instruction Set'
conditionally,unsigned,0.4119003080107176,'Instruction Set'
third,adds,0.17118102508577276,'Instruction Set'
a25_shifter.v,barrel,0.20089387318439147,'8.3 Amber 25 Verilog Files'
best,fed,0.2045844503794845,'Amber 23 Pipeline Architecture'
vmlinux,vcd dump file,0.20587972632714918,'10.7.1 Using the pre-compiled memory image'
code,23,0.3929532811329272,'Amber Project'
entire system,timers,0.19182990717907528,'Amber FPGA System'
virtex-6 development,xilinx virtex-6,0.19108299506284881,'8.4 Project Directory Structure'
"user mode,","r8 -r14,",0.40687734456785296,'10.5 Hardware Tests'
remember,included,0.2593116415354977,'10.2.1 GNU Tools Usage'
condition flag,conditi,0.19366042283145124,'4.1 Condition Encoding'
r13_irq,core verilog,0.2001298120688609,'Registers'
address exception,overflow,0.19405074639210218,'Interrupts'
decompiler,bank,0.3310904848979178,'8.3 Amber 25 Verilog Files'
larger,detected,0.26477745052848145,'Introduction'
ethernet,verify,0.1899715675850722,'10.5 Hardware Tests'
/ index,hw/vlog/xs6_ddr3,0.2058126520722679,'4.3.1 Encode immediate value'
read replacement,seperate instruction,0.19748533347139896,'1.2 Amber 25 Features'
nothing,register shifts,0.20639291914192076,'4.8 Booth's Multiplication Algorithm'
unsupported,undefined instruction interrupt,0.20947849192431506,'10.5 Hardware Tests'
linux simulation,kernel image,0.2104775530867414,'10.7.2 Building the kernel from source'
boot-loader.o,ln,0.2451339444929738,'10.2.1 GNU Tools Usage'
transfer trans,change mode,0.18923305239677754,'Instruction Set Encoding'
carry,rotate right,0.20539705800051405,'4.2 Opcode Encoding'
stalled,multiplication,0.19307678927335292,'Introduction'
coprocessor,svc,0.21871269517619582,'Instruction Set'
throughout,calling,0.19539765500217798,'10.3.2 With Veritak'
value,16,0.22666632590301686,'4.3.1 Encode immediate value'
com,gnu package,0.1949821889118045,'12.1 Configure HyperTerminal'
execution code,flags,0.5208506487622288,'4.1 Condition Encoding'
vlsi technology,system -a,0.20387189313686235,'Introduction'
ethmac project,parameter,0.19560478284716754,'8.4 Project Directory Structure'
137,single,0.3537068064497305,'11.1 Synthesis Results'
easiest way,gnu tool,0.22209022246486057,'10.2 Installing the Compiler'
automatically,met,0.16874411341536102,'11 FPGA Synthesis'
elf,make,0.22656155181129328,'12.2 Configure the FPGA'
xilinx sp605 spartan-6,processing,0.20466494368720126,'Introduction'
passed,sets,0.22319770130079827,'Amber 23 Pipeline Architecture'
4.6,let,0.2681498501418652,'4.5 Shift Encoding'
note,zeros,0.18582592739208542,'2.1 ALU'
stack store equivalent,stack store,0.17957307335204584,'4.5 Shift Encoding'
hiboot mem,ethmac dma,0.1986060547603494,'10.5 Hardware Tests'
ise v11.5,v11.5,0.17260401209575577,'11 FPGA Synthesis'
mac,a25_multiply.v,0.3359361304396832,'8.4 Project Directory Structure'
rotated,within,0.22131390668331116,'Instruction Set'
explains,shifted,0.22378627357855013,'2.2.1 Load Example'
flush,flush function,0.19756859667324525,'10.5 Hardware Tests'
shifts,4.,0.1852799732280588,'4.3 Shifter Operand Encoding'
new,made,0.20935229129941438,'10.3.2 With Veritak'
needing,describes,0.23295231157593407,'2.2.2 Store Example'
divided,divided,0.16408682529142407,'11 FPGA Synthesis'
transfer software interrupt,processing,0.2054446029087056,'Instruction Set Encoding'
else,01,0.19526338590457712,'4.5 Shift Encoding'
change,vco clock,0.22509741185414156,'11 FPGA Synthesis'
type,mmu,0.24955866268535498,'Instruction Set Encoding'
-alu,core pipeline,0.2609777863273877,'2.1 ALU'
) printf,276104,0.12159331714603898,'10.4.3 Program Trace Utility'
ldm1,137,0.16314246004494096,'10.5 Hardware Tests'
allow,take,0.27856601022384325,'Instruction Set'
minutes,analysis,0.2075265698264404,'10.7.1 Using the pre-compiled memory image'
tests,23,0.2781598674661165,'Amber Project'
configure,stage,0.21031744169162048,'8.2 Amber 23 Verilog Files'
arithmetic,shifted,0.20831302811748634,'Instruction Set'
buses,enable,0.21554348645595042,'8.1 Amber Port List'
irq_stm,random timer,0.34405960341034636,'10.5 Hardware Tests'
"execute stage,",trans,0.2166160295253627,'8.3 Amber 25 Verilog Files'
linux,linux,0.17190048363863475,'10.7.2 Building the kernel from source'
4096,independent,0.22016705663374977,'Cache'
test,equivalence,0.18086741569414155,'4.2 Opcode Encoding'
execute stage,vector,0.1954892662865201,'8.2 Amber 23 Verilog Files'
swi,destination register,0.24259132429785218,'10.5 Hardware Tests'
make,elf,0.22656155181129328,'12.2 Configure the FPGA'
datapath,decode,0.18917148616376908,'Amber 23 Pipeline Architecture'
size column,resource,0.18514846754015868,'11.1 Synthesis Results'
rightmost,s22,0.24489877584309722,'4.8 Booth's Multiplication Algorithm'
c_in,asr,0.19282920554602842,'2.1 ALU'
length,length,0.12033033854704434,'4.8 Booth's Multiplication Algorithm'
interrupt,address vector,0.19765659294098686,'8.1 Amber Port List'
f0000000,loader,0.19329038841155943,'10.4.1 Disassembly Output File'
"store instruction,",reread,0.20011479663764414,'2.2.2 Store Example'
overload,verilog implementation,0.2233983710523098,'Amber 23 Pipeline Architecture'
fetch stage,stage,0.17207622859790644,'Amber 23 Pipeline Architecture'
102,reading,0.22500024285544523,'11.1 Synthesis Results'
versions,management,0.35257702667714824,'Introduction'
'import source,new verilog,0.19241034133358156,'10.3.2 With Veritak'
continues,control register,0.22909970379234643,'10.4.2 VCD Output File'
lt,step,0.21493599776010286,'4.1 Condition Encoding'
logically,table,0.25508984366269055,'Instruction Set'
regop multiply,change mode,0.19638195250458657,'Instruction Set Encoding'
menu,library,0.2723859341473702,'10.3.2 With Veritak'
dialogue,connection,0.1764191828097164,'12.1 Configure HyperTerminal'
release',configure,0.1924146505362081,'10.2 Installing the Compiler'
link,correct return,0.25148784196047336,'10.5 Hardware Tests'
includes,test source,0.21678881660805666,'8.2 Amber 23 Verilog Files'
00,greater,0.18256110980370377,'4.8 Booth's Multiplication Algorithm'
"r8 -r14,","user mode,",0.40687734456785296,'10.5 Hardware Tests'
based,involving,0.2250764974841645,'Introduction'
analysis,minutes,0.2075265698264404,'11 FPGA Synthesis'
field,minus,0.19688074646326484,'2.1 ALU'
shifter_operand s bit,shifter_operand s bit,0.1443964062564532,'4.2 Opcode Encoding'
occur,could,0.23189976386488417,'8.1 Amber Port List'
"exception occurs,",fpga initialization,0.18584027066271078,'Interrupts'
sp605 spartan-6 fpga,processing,0.20700392135171428,'Introduction'
cache_swap_bug,flush,0.17826275359129876,'10.5 Hardware Tests'
fail,make,0.1979097021679021,'10.5 Hardware Tests'
use,hyper terminal,0.23073838354502316,'10.2.1 GNU Tools Usage'
00000011,426,0.20120209557350616,'10.4.1 Disassembly Output File'
debug,i_firq,0.2951030379199371,'8.2 Amber 23 Verilog Files'
reading,102,0.22500024285544523,'10.5 Hardware Tests'
changed,106,0.2264526523387055,'10.5 Hardware Tests'
supported,good,0.2647921036953665,'10.2.1 GNU Tools Usage'
correct functionality,23,0.35260213537768315,'Amber Project'
gnu tool chain,compiled,0.20724686906542428,'10.2 Installing the Compiler'
mov,swi,0.2533945595198528,'Instruction Set'
-o boot-loader.o,"linux execution,",0.35028188538103133,'10.2.1 GNU Tools Usage'
swap_sel,carry,0.191075382040005,'2.1 ALU'
specifically,size,0.2320907987815863,'10.5 Hardware Tests'
mac verilog source,fast,0.27268907565830275,'8.4 Project Directory Structure'
designed,continues,0.1794747740568916,'10.6.3 Ethmac Test'
"user interface,",vsim,0.23528097363978717,'10.3.1 With Modelsim'
isa,v2a,0.18056098001200835,'Introduction'
ip,byte,0.23226593278237356,'Registers'
width,name,0.1533845377790505,'8.1 Amber Port List'
applied,providing,0.17722765494781498,'10.7.1 Using the pre-compiled memory image'
follows,10.2,0.23924451037218594,'10.1 Installing the Amber project'
lr',bx,0.1916289940907652,'10.2.1 GNU Tools Usage'
stages,-alu structure,0.17087501699399776,'1.2 Amber 25 Features'
47,44,0.23543837098200127,'Table of Contents'
l24,processor system,0.2741230366213725,'Instruction Set Encoding'
subtracts,( lp,0.18111012447132366,'Instruction Set'
full,carry flag,0.2152932208870272,'4.5 Shift Encoding'
"sourcery package,",code,0.21385007938216372,'10.2 Installing the Compiler'
149,ldm2,0.1432222611660901,'11.1 Synthesis Results'
ram8,verify,0.18706719136026295,'11.1 Synthesis Results'
tag,vlsi,0.1932966991685865,'Cache'
machine,state machine,0.1855940916225543,'Amber 23 Pipeline Architecture'
verilog source code,verilog source,0.18312582667415983,'10.3.1 With Modelsim'
cd,lr',0.16424380940115668,'10.7.2 Building the kernel from source'
copy,library file,0.22162869741093735,'10.7.2 Building the kernel from source'
repeatedly,performing,0.2751193382998577,'4.8 Booth's Multiplication Algorithm'
modified,alternatively,0.19260952017561023,'10.7.1 Using the pre-compiled memory image'
processor mode,31,0.1724196820608259,'Interrupts'
browse,gnu package,0.2106008419342763,'12.2 Configure the FPGA'
event,calls,0.18488078654643392,'10.4.3 Program Trace Utility'
regop multiply mult,freely,0.19784886396494583,'Instruction Set Encoding'
create,r0 register,0.23336341163000812,'10.7.2 Building the kernel from source'
decode pipeline,a25_decompile.v,0.2007492232219276,'8.3 Amber 25 Verilog Files'
a25_fetch,word,0.3083137568204021,'8.3 Amber 25 Verilog Files'
operands,take,0.22473724047502547,'Instruction Set'
instruction cache,"wishbone bus,",0.34733275545134995,'8.3 Amber 25 Verilog Files'
using,136,0.30973150723524495,'10.5 Hardware Tests'
button,made,0.20631473514374618,'10.3.2 With Veritak'
logic,ethmac project,0.19431528275094379,'8.3 Amber 25 Verilog Files'
instruction,instruction,0.09024775391028325,'10.5 Hardware Tests'
impact,uart interface,0.2750335018010331,'12.2 Configure the FPGA'
flag state,shift,0.21492404440894747,'4.1 Condition Encoding'
always,rn shifter_operand s,0.24964868654877032,'4.1 Condition Encoding'
performance,size,0.212688183337877,'11.1 Synthesis Results'
causes,interaction,0.2195109577007146,'10.5 Hardware Tests'
boot-loader,ext2,0.1816938769486557,'10.6.1 Boot Loader'
boot memory,ram,0.27144729584707455,'Amber 23 Pipeline Architecture'
library work,create,0.19276060863438257,'10.3.1 With Modelsim'
ransom timer,undefined instruction,0.2297089505917157,'10.5 Hardware Tests'
r3 bicne,catch,0.24795111715315224,'10.5 Hardware Tests'
base register,transfer,0.5069680397178269,'4.5 Shift Encoding'
transfer mtrans,change mode,0.18605576345997352,'Instruction Set Encoding'
also,also,0.12033033854704434,'10.5 Hardware Tests'
39,indicates,0.1893684495798005,'Table of Contents'
135,found,0.211179718257139,'11.1 Synthesis Results'
wishbone interface,location,0.2870633258717456,'8.1 Amber Port List'
holds,byte address,0.18343526608033875,'8.4 Project Directory Structure'
usually,would,0.20223189749634804,'10.4.2 VCD Output File'
interrupt,bunch,0.37989089314567753,'10.5 Hardware Tests'
"run understands,",list,0.18789694211368083,'10.3.1 With Modelsim'
figure,"hyperterminal screen,",0.31409805750489017,'10.2 Installing the Compiler'
controls,whether,0.1763127268442861,'8.3 Amber 25 Verilog Files'
bytes,block,0.22234141132529422,'Cache'
freely,data processing regop,0.19929497697697746,'Interrupts'
amber,amber module,0.1706635868795024,'8.2 Amber 23 Verilog Files'
amber_decompile,veritak verilog,0.17008913983180513,'10.4.1 Disassembly Output File'
concatenation,multiplication,0.2437679551491648,'2.1 ALU'
xoring,test equivalence,0.29020313291127253,'Instruction Set'
cond,cond,0.0,'Instruction Set Encoding'
gives,calls,0.2206927190747356,'10.4.3 Program Trace Utility'
prior,flow control,0.16911852872564181,'12.1 Configure HyperTerminal'
data codtrans transfer,processing,0.1976480106936621,'Instruction Set Encoding'
done,subversion,0.2874759486737802,'10.1 Installing the Amber project'
ethmac_tx,mac module,0.26775159511904556,'10.5 Hardware Tests'
synthesis results,core,0.35389358155231776,'11.1 Synthesis Results'
character,using,0.2274567498818505,'10.4.1 Disassembly Output File'
r12_firq,cp opcode,0.1897959677276533,'Registers'
vlsi,status bits,0.19754804559344977,'Introduction'
full,parameter,0.20677289309681718,'8.3 Amber 25 Verilog Files'
test_module.v,test_module.v,0.0,'Amber FPGA System'
78,design,0.20179542315619034,'10.4.1 Disassembly Output File'
supplied,start,0.2043904949672793,'12.1 Configure HyperTerminal'
firq mode,hardware test,0.19324227521155984,'8.1 Amber Port List'
management unit,booting,0.20514607696202697,'Introduction'
2.1,2.1,0.0,'2.1 ALU'
linux booting,validate,0.1929660769178316,'10.7.1 Using the pre-compiled memory image'
calculate,4.8,0.29414853433845656,'4.7 Branch offset'
synthsis,fpga synthsis,0.1880804626574099,'8.4 Project Directory Structure'
copyright dabs,system -a,0.19033819637479632,'Introduction'
boot,board,0.19814283704084765,'10.6.1 Boot Loader'
hw,address vector,0.2156019478495924,'8.4 Project Directory Structure'
svc,file,0.2368900389184124,'10.6.1 Boot Loader'
ldm,pc,0.18746612851261854,'4.5 Shift Encoding'
latest,around,0.1848111221321115,'11 FPGA Synthesis'
stm1,generates,0.16954877916266684,'10.5 Hardware Tests'
always,rn eor shifter_operand s,0.1976629641911433,'4.2 Opcode Encoding'
operations,connecting,0.2588470284981909,'Instruction Set'
"block loads,",trans,0.23000883688051796,'Instruction Set'
fpga target device,device,0.23511380934728673,'11 FPGA Synthesis'
'i',immediate,0.181894637738065,'4.3 Shifter Operand Encoding'
time,front,0.20341604157535528,'10.4.1 Disassembly Output File'
swaps,remaining,0.2583641016487122,'2.1 ALU'
illegally,size,0.41969069336783554,'10.5 Hardware Tests'
utility,"linux execution,",0.2880263111648658,'10.7.1 Using the pre-compiled memory image'
issues,core,0.16766151762528161,'8.3 Amber 25 Verilog Files'
1.2,1.2,0.0,'1.2 Amber 25 Features'
setting,means,0.21140774551983332,'Instruction Set'
every,every,0.16044045139605909,'10.4.1 Disassembly Output File'
value,instructon,0.2933941178145246,'Instruction Set'
strb,strb,0.09024775391028325,'10.5 Hardware Tests'
bug,bicne,0.21410435933435495,'10.5 Hardware Tests'
encode immediate value encoding,store register byte,0.19494317543134487,'4.3.1 Encode immediate value'
50,occur,0.20704303963692636,'8.1 Amber Port List'
highest,defines,0.2778070548736204,'Instruction Set'
core hardware verification tests,verification,0.21477908685787472,'10.5 Hardware Tests'
swpb,a23,0.20823022433563637,'10.5 Hardware Tests'
"stm instructions,",registers,0.31735750778959293,'4.5 Shift Encoding'
gnu/linux version,ia32 gnu/linux,0.18888002029268822,'10.2 Installing the Compiler'
19,lowest,0.3123921341609306,'Instruction Set Encoding'
ensure,would,0.1894739026372104,'11 FPGA Synthesis'
shifter_operand -rn,shift right,0.19246322090156495,'4.2 Opcode Encoding'
shift encoding,section,0.12650663924989106,'4.5 Shift Encoding'
standard,standard,0.12033033854704434,'10.5 Hardware Tests'
application,mac,0.21379391798357708,'8.4 Project Directory Structure'
point unit,executes,0.1993262524937663,'10.5 Hardware Tests'
offset_12 b22 =,rn offset_12 b22 =,0.19765211310836583,'4.3.1 Encode immediate value'
( pc,loaded,0.23033328888403173,'Registers'
number,critical,0.265299984338715,'11.1 Synthesis Results'
holds,78,0.192950472834074,'10.4.3 Program Trace Utility'
rest,trans,0.2122078465847779,'8.3 Amber 25 Verilog Files'
single,137,0.3537068064497305,'10.5 Hardware Tests'
amber processor,toolset,0.2530873668659347,'Introduction'
hyperterminal,hyperterminal,0.1676029715476689,'12.1 Configure HyperTerminal'
constrains,simply,0.20735565676819864,'11 FPGA Synthesis'
debug module,a25_execute.v,0.20557153641272788,'8.3 Amber 25 Verilog Files'
uart_rxint,branch,0.19898428861652442,'10.5 Hardware Tests'
276311,276311,0.09024775391028325,'10.4.3 Program Trace Utility'
offset,wishbone interface,0.2302181652271112,'4.3.1 Encode immediate value'
_outbyte,_outbyte,0.09024775391028325,'10.4.3 Program Trace Utility'
empty,rotate right,0.19912096001517768,'4.5 Shift Encoding'
triggered,twice,0.3711011946129249,'10.5 Hardware Tests'
mnemonic extension,eq,0.1864342013802248,'4.1 Condition Encoding'
verilog simulator,memory initialization,0.2640599186293712,'8.4 Project Directory Structure'
better,closely,0.20612465140976405,'Introduction'
replacement policy,seperate,0.2682616078931313,'1.2 Amber 25 Features'
would,usually,0.20223189749634804,'10.4.2 VCD Output File'
vcd dump file,vmlinux,0.20587972632714918,'10.4.2 VCD Output File'
change status,none,0.19541838884807303,'10.5 Hardware Tests'
a2x_core.v,a2x_core.v,0.0,'Amber FPGA System'
meaning,action,0.18451067533847054,'4.1 Condition Encoding'
start.o,-mno-thumb-interwork -ffreestanding,0.1895861827946525,'10.2.1 GNU Tools Usage'
"reset logic,",sp605 spartan-6,0.19955924144139062,'Introduction'
fpga block rams,lines,0.18818472888395626,'Cache'
tells,independent,0.2751524380782698,'Instruction Set'
vco clock frequency,speed,0.1942139014861134,'11 FPGA Synthesis'
local,works,0.2599805723144421,'8.2 Amber 23 Verilog Files'
stmfd,full ascending,0.20258410009989772,'4.5 Shift Encoding'
adder/subtractor,read,0.23165725935444414,'8.3 Amber 25 Verilog Files'
r14_irq,address,0.19188995449815732,'Registers'
ddr31,add,0.19613712661508398,'10.5 Hardware Tests'
trial,program,0.2009981655996006,'10.3.2 With Veritak'
see,bytes,0.20188333293654492,'Introduction'
command,called.,0.2135267782342968,'10.3.1 With Modelsim'
looks,control register,0.22116707971672991,'10.6.1 Boot Loader'
3.,lower,0.18302867678127363,'4.8 Booth's Multiplication Algorithm'
simple stand-alone,operation,0.35886340883289786,'8.4 Project Directory Structure'
core,a25_mem.v,0.23958900869023023,'8.3 Amber 25 Verilog Files'
xmodem protocol,browse,0.19167748906280158,'12.2 Configure the FPGA'
unregistered,wishbone bus,0.3739139815405489,'Amber 23 Pipeline Architecture'
memory controller,tool,0.2789956505325585,'Amber FPGA System'
end,mhz,0.19809398783792714,'Amber 23 Pipeline Architecture'
swp_lock_bug,add,0.19613712661508398,'10.5 Hardware Tests'
cp,cp,0.0,'Instruction Set Encoding'
"register post-indexed,",instantiated,0.20031933737561097,'4.3.1 Encode immediate value'
distinguishes,l20 distinguishes,0.1426185078131495,'4.5 Shift Encoding'
lesser general public license,lesser,0.16709573381832027,'2.1 ALU'
-user,directory structure,0.23998978337801752,'Registers'
firq irq >,hour,0.19227422712863607,'10.6.1 Boot Loader'
programs,anything,0.2134806008398339,'10.6 Programs'
subsequent,"irq mask,",0.23420113124984127,'Instruction Set'
a25_icache.v,fetch,0.19911271433982095,'8.3 Amber 25 Verilog Files'
greater,4.,0.1870890586007365,'4.1 Condition Encoding'
ethmac dma access,transmit,0.19759790533281754,'10.5 Hardware Tests'
xmodem.o xmodem.c,xmodem.o xmodem.c,0.15793356934299568,'10.2.1 GNU Tools Usage'
cache_swap,swp instruction,0.2799637545694733,'10.5 Hardware Tests'
architecture,compatible,0.23645163782008408,'Amber 23 Pipeline Architecture'
testbench,10,0.1817276750635577,'8.4 Project Directory Structure'
type 'run,list,0.1897473006869594,'10.3.1 With Modelsim'
synthsis process,a23_fetch,0.1820539092446955,'8.4 Project Directory Structure'
buffered,28,0.24687804990232287,'8.3 Amber 25 Verilog Files'
privileged,registers,0.2207394944241741,'4.5 Shift Encoding'
address tag,ways,0.19657382478318006,'Cache'
coprocessor data,pc value,0.2032487477729226,'Instruction Set Encoding'
-amber system,copro_write_data,0.16129294929387833,'Amber FPGA System'
empty descending,b_zero_extend_8,0.22467269237922896,'4.5 Shift Encoding'
irq mode,vector,0.1913530570545329,'8.1 Amber Port List'
decode stage,user mode,0.18652041443840908,'2.2.1 Load Example'
coprocessor data coregop,processing,0.19998698835817516,'Instruction Set Encoding'
operates,operates,0.16244595703850984,'1.2 Amber 25 Features'
mac module,ethmac_tx,0.26775159511904556,'10.5 Hardware Tests'
18,locations,0.23384431096274197,'Instruction Set Encoding'
wishbone bus,unregistered,0.3739139815405489,'Amber 23 Pipeline Architecture'
amber core,hardware verification,0.2653886966007989,'10.5 Hardware Tests'
data transfer trans,freely,0.19206441191681942,'Instruction Set Encoding'
'p',alu,0.18932146752816884,'4.3.1 Encode immediate value'
registered,via,0.26781567632240966,'Amber 23 Pipeline Architecture'
firq address vector,started,0.20265369106943795,'8.1 Amber Port List'
two,index,0.28096621288886076,'4.7 Branch offset'
lp,cp opcode,0.19909642763474017,'Registers'
enabled,138,0.28809636274519795,'10.5 Hardware Tests'
mcb_ddr3.v,mcb_ddr3.v,0.0,'Amber FPGA System'
vs,rn xor shifter_operand,0.21970778043152045,'4.1 Condition Encoding'
product,4.6,0.21828929762029725,'4.8 Booth's Multiplication Algorithm'
banked,privileged,0.19705576479346076,'4.5 Shift Encoding'
loader,version,0.20055307491525046,'10.6.1 Boot Loader'
syntax,xilinx library,0.2386248008223443,'4.3.1 Encode immediate value'
ror,orr,0.19213413600641577,'4.3 Shifter Operand Encoding'
hit,case,0.2213783164675339,'Amber 23 Pipeline Architecture'
sim,execution,0.20501639926786525,'10.3.1 With Modelsim'
adds,least,0.23187377381362848,'Instruction Set'
grab,wall,0.20567030966709604,'10.4.2 VCD Output File'
lmddb,full ascending,0.18933094473229897,'4.5 Shift Encoding'
load store,"supervisor mode,",0.1954261817013293,'10.5 Hardware Tests'
compare,reread,0.2863725169040351,'Instruction Set'
sending,limited,0.18518430926296445,'8.3 Amber 25 Verilog Files'
branch,uart_rxint,0.19898428861652442,'10.5 Hardware Tests'
23,code,0.3929532811329272,'1.1 Amber 23 Features'
sw,register_bank,0.19197967049760575,'8.4 Project Directory Structure'
link register,amber23,0.26181770426469514,'Instruction Set'
ease,character,0.21485755085305597,'10.3.1 With Modelsim'
several,specific,0.21288427593149922,'10.5 Hardware Tests'
"language tests,",assembly,0.2409576929653272,'10.6 Programs'
"work directory,",a23_core.v,0.20870603998674805,'8.4 Project Directory Structure'
v11.5,ise,0.1990899368605381,'11 FPGA Synthesis'
ddr3 memory,ddr33,0.257917450926879,'10.5 Hardware Tests'
b_zero_extend_8,empty descending,0.22467269237922896,'2.1 ALU'
decoded,active,0.2064976036204252,'2.2.2 Store Example'
138,enabled,0.28809636274519795,'11.1 Synthesis Results'
loaded,( pc,0.23033328888403173,'Instruction Set'
a25_multiply.v,mac,0.3359361304396832,'8.3 Amber 25 Verilog Files'
abort,fast,0.274513369994766,'Interrupts'
indicates,39,0.1893684495798005,'4.5 Shift Encoding'
ram,execution stage,0.3965060043835231,'Amber 23 Pipeline Architecture'
sourcery gnu package,completes,0.20666326708590044,'10.2 Installing the Compiler'
correct,algorithm,0.2365871167970605,'10.5 Hardware Tests'
whether,fast,0.23443017195037744,'8.3 Amber 25 Verilog Files'
conditi,flag,0.19783984009018207,'4.5 Shift Encoding'
../mini-libc/libc_asm.o ../mini-libc/memcpy.o,elfsplitter.o,0.16800377362088562,'10.2.1 GNU Tools Usage'
fpga development board,alu,0.1859214696426874,'Amber Project'
a25_decompile.v,/ index,0.2058126520722679,'8.3 Amber 25 Verilog Files'
107,starts,0.18367417520767298,'11.1 Synthesis Results'
store multiple,possibly,0.19985092262921797,'Instruction Set'
ldm4,status,0.24797376344328173,'10.5 Hardware Tests'
performing,repeatedly,0.2751193382998577,'4.8 Booth's Multiplication Algorithm'
vmlinux.mem memory,define propagation,0.2025815406739603,'10.7.1 Using the pre-compiled memory image'
xilinx coregen tool,modules,0.18925677493035356,'Amber FPGA System'
swap swap,change mode,0.19241034133358156,'Instruction Set Encoding'
a25_core.v,process,0.1907180380031487,'8.3 Amber 25 Verilog Files'
16,value,0.22666632590301686,'Instruction Set Encoding'
restrict,remember,0.19333983335389412,'10.2.1 GNU Tools Usage'
lines,"vlsi technology inc.,",0.20576009131456152,'Cache'
80,136,0.19082161730865677,'10.5 Hardware Tests'
"command line,",synthesize,0.22363139810021274,'11 FPGA Synthesis'
rams,ways,0.19739064550273386,'Cache'
flow control,stop,0.21282684965479762,'12.1 Configure HyperTerminal'
family,description,0.22494053259225263,'Introduction'
produces,design,0.19040626615094977,'10.4.3 Program Trace Utility'
starting,108,0.45219166744723427,'8.3 Amber 25 Verilog Files'
taking,additional,0.29338842124995823,'Instruction Set'
define propagation,vmlinux.mem memory,0.2025815406739603,'10.3.2 With Veritak'
orr,ror,0.19213413600641577,'4.2 Opcode Encoding'
initialization,stall signal,0.30128295307096303,'8.1 Amber Port List'
world,command line,0.19039723358987914,'10.6.2 Hello World'
bcc,shift,0.36671929507462303,'10.5 Hardware Tests'
stored,used,0.3093220898614129,'Instruction Set'
"mov r10,",waveform,0.18561393379553234,'10.4.1 Disassembly Output File'
byte address,holds,0.18343526608033875,'8.1 Amber Port List'
booth's,concatenation,0.1996786122649605,'4.8 Booth's Multiplication Algorithm'
free,generation,0.2351717238104043,'10.3.2 With Veritak'
pipeline,"wishbone interface,",0.19523914856357144,'Amber 23 Pipeline Architecture'
active,read cycle,0.1841378811538649,'8.1 Amber Port List'
known,save,0.20615765053017818,'Interrupts'
loads,load coprocessor,0.18606949476231133,'Instruction Set'
loader application,compiler,0.230427081746516,'10.1 Installing the Amber project'
printf function,library file,0.2132007934641422,'10.6.2 Hello World'
c8,loader,0.20017993949901713,'10.4.1 Disassembly Output File'
condition,flag state,0.1993183520735841,'4.1 Condition Encoding'
par,addr,0.1941135605797054,'11 FPGA Synthesis'
> boot-loader.dis,-c,0.16449337571499303,'10.2.1 GNU Tools Usage'
status bits part,risc machine family data,0.18832787110412708,'Registers'
access,a25_write_back,0.35209091190565844,'8.3 Amber 25 Verilog Files'
store equivalent,ib,0.1973249114619617,'4.5 Shift Encoding'
execute stage,reread instruction,0.19408050879177405,'2.2.1 Load Example'
bug,movs_bug,0.1804530811340156,'10.5 Hardware Tests'
ise,v11.5,0.1990899368605381,'11 FPGA Synthesis'
boot-loader.mem,-c,0.19048173623538325,'10.2.1 GNU Tools Usage'
performance,occurs,0.20263972219642085,'Introduction'
wall time,user firq,0.25595612006966195,'10.7.1 Using the pre-compiled memory image'
o_wb_sel,"work directory,",0.20870603998674805,'8.1 Amber Port List'
usb,use boot-loader,0.25154774328749374,'12 Using Boot-Loader'
reasons,xilinx virtex-6,0.23236647291751097,'8.4 Project Directory Structure'
bus,policy,1.0,'1.2 Amber 25 Features'
quite,34,0.4505334683470269,'8.3 Amber 25 Verilog Files'
negative,directly,0.206395681563585,'Instruction Set'
whole,twice,0.23711373642700148,'10.5 Hardware Tests'
critical,fpga device,0.2745144298983794,'11.1 Synthesis Results'
dump file,execute,0.17987462414354208,'10.4.2 VCD Output File'
8.2,logically,0.24234352907845252,'8.2 Amber 23 Verilog Files'
handled,additions,0.20416243133990578,'10.5 Hardware Tests'
flow3,flush,0.17826275359129876,'10.5 Hardware Tests'
"done so,",linux pc,0.26224450442375324,'10.1 Installing the Amber project'
fetch,scaled,0.20540449843966824,'8.3 Amber 25 Verilog Files'
virtex-6,"virtex-6 fpga,",0.17005961654307464,'11 FPGA Synthesis'
undefined instruction,ransom timer,0.2297089505917157,'10.5 Hardware Tests'
register_bank,sw,0.19197967049760575,'8.3 Amber 25 Verilog Files'
fa,carry flag,0.18948195344425003,'4.5 Shift Encoding'
22,needing,0.22243655188842149,'Instruction Set Encoding'
correct return,link,0.25148784196047336,'10.5 Hardware Tests'
shift amount,carry,0.20291597067330808,'4.5 Shift Encoding'
sram,check,0.2727857627391008,'10.5 Hardware Tests'
s20,update,0.23771406946287635,'Instruction Set Encoding'
item,version,0.19238147350630516,'10.3.2 With Veritak'
access type,adder/subtractor,0.201198036839835,'2.2.1 Load Example'
hiboot,verify,0.1864697655839269,'10.5 Hardware Tests'
a23_fetch,o_wb_dat,0.18274240921390025,'8.2 Amber 23 Verilog Files'
algorithm,"branch target,",0.3134304636078513,'4.8 Booth's Multiplication Algorithm'
run hyperterminal,menu,0.2406040098294409,'12.1 Configure HyperTerminal'
comprise,back,0.22038603764122155,'8.4 Project Directory Structure'
booth,booth,0.12033033854704434,'1.2 Amber 25 Features'
simulation control,list,0.21842785857277747,'10.7.1 Using the pre-compiled memory image'
vcd output,simulation,0.20132346229860784,'10.4.2 VCD Output File'
dump,libc library,0.34032738902569065,'10.4.2 VCD Output File'
a23_wishbone.v,amber source,0.226572710358663,'8.2 Amber 23 Verilog Files'
store coprocessor,switches,0.20261587927263291,'Instruction Set'
object,sources,0.25384771500397685,'8.4 Project Directory Structure'
stack load equivalent,fill,0.17933600960534687,'4.5 Shift Encoding'
necessary,3072,0.18330818103597873,'2.2.2 Store Example'
1.0,1.0,0.17297486166137624,'Introduction'
decode pipeline,hw/vlog/xs6_ddr3,0.2007492232219276,'8.3 Amber 25 Verilog Files'
carry flag,position,0.256955638154945,'Instruction Set'
core type,interrupt swi,0.21532348270476442,'11.1 Synthesis Results'
kernel image,bx,0.24339985259032176,'10.7.2 Building the kernel from source'
transfer coprocessor,"reset logic,",0.19161601909938056,'Instruction Set Encoding'
wrappers,including,0.21649314361498767,'8.4 Project Directory Structure'
corresponds,occurs,0.2038739538674789,'Amber 23 Pipeline Architecture'
alu function encoding,represent,0.2519570922933395,'2.1 ALU'
memory,packets,0.3326726887867441,'8.3 Amber 25 Verilog Files'
i_clk,"mov r0,",0.2134077953477783,'8.1 Amber Port List'
timers,table,0.2972950711909527,'Amber FPGA System'
error,indicate,0.1868648491563659,'8.1 Amber Port List'
uart_reg,shift,0.36671929507462303,'10.5 Hardware Tests'
subversion server,linux pc,0.28425384966307277,'10.1 Installing the Amber project'
extensively,save,0.19673159223968278,'Introduction'
defined,defined,0.16661123798821523,'10.4.1 Disassembly Output File'
's',ldmfa,0.18222389350774632,'4.5 Shift Encoding'
accumulate,movs_bug,0.18038944110418922,'10.5 Hardware Tests'
ethernet mac module,r10,0.18324406134560617,'10.6.3 Ethmac Test'
crc16.o xmodem.o,xmodem.o,0.17216768502077923,'10.2.1 GNU Tools Usage'
-map boot-loader.map,-map,0.17912389649723162,'10.2.1 GNU Tools Usage'
wishbone access,wishbone,0.1826739619382477,'Introduction'
fpga,fpga,0.09024775391028325,'Table of Contents'
log,wrapping,0.29016119648252203,'8.4 Project Directory Structure'
depending,results,0.19472752893458975,'10.5 Hardware Tests'
v2a,isa,0.18056098001200835,'Introduction'
shift logic,mac verilog,0.20035356367559162,'8.3 Amber 25 Verilog Files'
print,print,0.09024775391028325,'10.4.3 Program Trace Utility'
set,miss,0.29508192510795667,'Instruction Set Encoding'
function,multiplicand,0.20026301365054483,'2.1 ALU'
saves,user,0.18315159722989766,'10.5 Hardware Tests'
r8_firq,end_address,0.2026871265201593,'Registers'
public,released,0.2656655115923514,'2.1 ALU'
memory management,2.6,0.2887638980503981,'Introduction'
user mode,user mode,0.12033033854704434,'10.5 Hardware Tests'
921600,per,0.20158206747774812,'12.1 Configure HyperTerminal'
zeros,ls,0.21293544868499928,'4.8 Booth's Multiplication Algorithm'
repeated,changed,0.20602725477508815,'10.5 Hardware Tests'
diagram,simple,0.20935632364218035,'8.2 Amber 23 Verilog Files'
interrupts,complex,0.27681141788446134,'Interrupts'
status,family,0.19661952294599275,'Registers'
veritak project,validate,0.19619918742452996,'10.3.2 With Veritak'
project directory,"ldr r4,",0.19048952290929144,'8.4 Project Directory Structure'
swp,nop,0.18401072392962817,'10.5 Hardware Tests'
block,bytes,0.22234141132529422,'Cache'
ddr32,random,0.18352789670096004,'10.5 Hardware Tests'
gnu lesser general public,gnu lesser general,0.16500525056578672,'1.2 Amber 25 Features'
technology,block,0.19195343241830148,'Introduction'
printf,menu item,0.18468606700422044,'10.6.2 Hello World'
amber uart,carry clear,0.40687734456785296,'10.5 Hardware Tests'
configure,xp,0.19539443621511848,'12.2 Configure the FPGA'
vsim,"user interface,",0.23528097363978717,'10.3.1 With Modelsim'
settings,calling,0.19410181611682045,'10.3.2 With Veritak'
fires,point unit,0.19798119930282349,'10.5 Hardware Tests'
shifter_operand l24,"run linux,",0.27581417592468704,'Instruction Set Encoding'
store register,fp,0.19194930692811144,'Instruction Set'
ia,stack load,0.20258410009989772,'4.5 Shift Encoding'
r3,r2,0.21230437798802715,'10.5 Hardware Tests'
considers,critical,0.2216630702893698,'11.1 Synthesis Results'
correct port,ia32 gnu/linux,0.18828112654467952,'12.1 Configure HyperTerminal'
use boot-loader,usb,0.25154774328749374,'12 Using Boot-Loader'
state machine,decode -the,0.2206097193444019,'Amber 23 Pipeline Architecture'
patch,.mem file,0.20246951968008284,'10.7.2 Building the kernel from source'
stack load,ia,0.20258410009989772,'4.5 Shift Encoding'
data,back,0.20342794272583645,'8.3 Amber 25 Verilog Files'
example,exception,0.22932160256533132,'2.2.1 Load Example'
compiler,onto,0.1945279175741538,'10.2.1 GNU Tools Usage'
early,early,0.13537163086542486,'10.5 Hardware Tests'
cycles,small,0.20719355731403993,'1.1 Amber 23 Features'
2.4.27,reason,0.20910703962572694,'10.7.1 Using the pre-compiled memory image'
276411,276411,0.09024775391028325,'10.4.3 Program Trace Utility'
regop,add,0.21490706916850494,'10.5 Hardware Tests'
-a,risc,0.19217093364644477,'Introduction'
run hello-world,waveform,0.18561393379553234,'10.6.2 Hello World'
stand-alone replacement,write back,0.2701049848663674,'8.4 Project Directory Structure'
export,export xilinx=/opt/xilinx/11.1/ise,0.18185118414054074,'10.2 Installing the Compiler'
sends,memory,0.237540352575356,'8.4 Project Directory Structure'
generates,puts,0.1918035462130417,'10.5 Hardware Tests'
imm_8,full ascending,0.18933094473229897,'4.3 Shifter Operand Encoding'
offset_12 b22,type,0.3537784931916155,'4.3.1 Encode immediate value'
around,marked,0.19220931809476013,'10.4.2 VCD Output File'
pipeline structure,change mode,0.19479330803618458,'Amber 23 Pipeline Architecture'
immediate value,( ip,0.22815484187262677,'4.3.1 Encode immediate value'
o_wb_adr,switch,0.20370297385030256,'8.1 Amber Port List'
structure,( lp,0.21158923826825185,'8.3 Amber 25 Verilog Files'
inputs,little,0.29948423801900365,'1.2 Amber 25 Features'
increment before,complement notation,0.33141673231875746,'4.5 Shift Encoding'
adds,finally,0.2611649226080607,'10.5 Hardware Tests'
none,change,0.33833182548313473,'10.5 Hardware Tests'
25,"amber core,",0.21463797058672138,'Instruction Set Encoding'
simulation,vcd output,0.20132346229860784,'10.4.1 Disassembly Output File'
created,patch file,0.19999148967116584,'10.7.1 Using the pre-compiled memory image'
uart port,hyper terminal,0.21283577021303599,'10.6.1 Boot Loader'
amount,mov instruction,0.25888128707919783,'10.5 Hardware Tests'
example usage,specification,0.20251886715797282,'Amber Project'
swap instruction,cache_swap,0.20389980117325046,'10.5 Hardware Tests'
primary,interrupt controller,0.125970929508498,'Amber FPGA System'
15,contains,0.2191711313981211,'8.3 Amber 25 Verilog Files'
address,r14_irq,0.19188995449815732,'Instruction Set'
additional,taking,0.29338842124995823,'2.2.2 Store Example'
call,increment,0.21469953312754692,'11 FPGA Synthesis'
fpga synthesis process,location,0.23094927690098846,'8.4 Project Directory Structure'
system,pc value,0.2305758011846625,'Interrupts'
output,seperate instruction,0.2758867996368624,'1.1 Amber 23 Features'
scaled register,a25_icache.v,0.17806584165516542,'4.3.1 Encode immediate value'
modes,save,0.2372910115995345,'Interrupts'
register_bank,a25_fetch.v,0.19197967049760575,'8.3 Amber 25 Verilog Files'
implemented,12288,0.20258431618699255,'Instruction Set'
block data transfer mtrans,save,0.19236444278552933,'Instruction Set Encoding'
alu function,let x,0.30446651365836624,'2.1 ALU'
core port,core port list,0.14072414337602474,'8.1 Amber Port List'
page,easiest,0.2631534988269024,'10.2 Installing the Compiler'
/sbin/init,loader,0.19821149633117205,'10.7.1 Using the pre-compiled memory image'
examine,rightmost,0.17825716943687708,'4.8 Booth's Multiplication Algorithm'
subset,r9,0.19606007286314106,'Instruction Set'
data transfer trans block,save,0.19332678886376958,'Instruction Set Encoding'
veritak verilog simulator,turn,0.19275888491756404,'10.3.2 With Veritak'
access post-indexed:,encode,0.20163593650161818,'4.3.1 Encode immediate value'
hardware,start menu,0.3687813183383273,'10.5 Hardware Tests'
stop,flow control,0.21282684965479762,'12.1 Configure HyperTerminal'
a25_alu.v,pass,0.2406557028447764,'8.3 Amber 25 Verilog Files'
software,10.4.2,0.23078123851768514,'10.4.1 Disassembly Output File'
stage,configure,0.21031744169162048,'2.2.2 Store Example'
waveform viewer,amber boot,0.1968999887442829,'10.4.2 VCD Output File'
completes,sourcery gnu package,0.20666326708590044,'10.5 Hardware Tests'
worst,stream,0.3666843107563662,'10.5 Hardware Tests'
gnu lesser,v2.1,0.21968704037292894,'2.1 ALU'
overall,occurs,0.23240964290193056,'Instruction Set Encoding'
area co-processor,co-processor,0.18323478111152752,'10.5 Hardware Tests'
mii,may,0.31328227805932785,'Amber FPGA System'
a21,a21,0.0,'Instruction Set Encoding'
108,starting,0.45219166744723427,'2.2.1 Load Example'
return,test branch,0.2283609922849197,'10.5 Hardware Tests'
"hyperterminal screen,",connection dialogue,0.35542692712528784,'12.2 Configure the FPGA'
a23_fetch,a25_core.v,0.18274240921390025,'8.2 Amber 23 Verilog Files'
made,verilog file,0.2376822351486779,'10.7.1 Using the pre-compiled memory image'
server,10.2,0.21714580006614678,'10.1 Installing the Amber project'
carry flag,unsigned,0.2586669573921442,'4.2 Opcode Encoding'
means,setting,0.21140774551983332,'2.2.1 Load Example'
look,locate,0.31346394055608334,'10.5 Hardware Tests'
branch,bic_bug,0.19898428861652442,'10.5 Hardware Tests'
conditional,front,0.21869554061580485,'10.4.1 Disassembly Output File'
coregop operation coprocessor cortrans,known,0.18986945637812988,'Instruction Set Encoding'
reverse subtract,tick,0.18378333579008974,'Instruction Set'
describes,needing,0.23295231157593407,'8.4 Project Directory Structure'
276104,u printf,0.1412273807042148,'10.4.3 Program Trace Utility'
coprocessor data coregop operation,save,0.18915662252472856,'Instruction Set Encoding'
calling,throughout,0.19539765500217798,'10.4.3 Program Trace Utility'
crc16.o,crc16.o crc16.c,0.17320866287075265,'10.2.1 GNU Tools Usage'
shell,offset encoding,0.2593879167072142,'8.4 Project Directory Structure'
data transfer,interrupt swi,0.18801767255955343,'Instruction Set Encoding'
index,"write enable,",0.20386233235169007,'4.3.1 Encode immediate value'
point,undefined,0.19644531549220756,'10.5 Hardware Tests'
undefined,ransom timer,0.21648906777129412,'10.5 Hardware Tests'
ethmac test,amber_test_name,0.2028516962946835,'10.6.3 Ethmac Test'
increment,complement notation,0.3382562503536929,'4.5 Shift Encoding'
gtkwave,output file,0.1862535882348124,'10.4.2 VCD Output File'
crc16.o crc16.c,crc16.o,0.17320866287075265,'10.2.1 GNU Tools Usage'
high,3072,0.2508916905025817,'Registers'
interrupt swi,"reset logic,",0.19955924144139062,'Instruction Set Encoding'
amber source,a23_wishbone.v,0.226572710358663,'8.2 Amber 23 Verilog Files'
20,fpu,0.22632595402098504,'10.5 Hardware Tests'
save pc,"run linux,",0.2519845088986569,'Instruction Set Encoding'
mii ethernet i/f,mii ethernet,0.1606098255982956,'Amber FPGA System'
c source,scaled,0.1983445045447632,'8.4 Project Directory Structure'
format,operation,0.16207851924010333,'4.3 Shifter Operand Encoding'
write back stage,sources,0.17939454569388932,'8.3 Amber 25 Verilog Files'
unless,detected,0.24763536048619367,'Introduction'
barrel_shift,run barrel_shift,0.1699079062832314,'10.5 Hardware Tests'
ia32 gnu/linux installer,waiting,0.19576003405867795,'10.2 Installing the Compiler'
"write enable,",index,0.20386233235169007,'8.1 Amber Port List'
not_sel,load equivalent,0.1970619520300649,'2.1 ALU'
text,instead,0.18578191706619185,'10.5 Hardware Tests'
"change it,","fpga makefile,",0.23537595309263595,'11 FPGA Synthesis'
boot-loader.o start.o,boot-loader.o,0.17633159642067286,'10.2.1 GNU Tools Usage'
fed,best,0.2045844503794845,'Amber 23 Pipeline Architecture'
it's,tools,0.21465967748562578,'10.2.1 GNU Tools Usage'
covered,older,0.2416418468954703,'Introduction'
co-processor,alu,0.2131675171575178,'8.3 Amber 25 Verilog Files'
'l',shifter_operand s,0.2011372480246196,'4.5 Shift Encoding'
verification,amber core hardware verification,0.22620694653697748,'10.5 Hardware Tests'
creates,back,0.21135638603982257,'10.5 Hardware Tests'
another,take,0.24152242591832496,'Instruction Set'
develop,language,0.31030320872671696,'10.6 Programs'
stmib,rn -shifter_operand,0.19522123600678729,'4.5 Shift Encoding'
fetches,instance,0.19985331667509126,'8.3 Amber 25 Verilog Files'
( sp,value encoding,0.24006967538564186,'Registers'
seperate instruction,output,0.2758867996368624,'1.2 Amber 25 Features'
unified instruction,policy,0.22019874892296024,'1.1 Amber 23 Features'
processor,processor mode,0.18890898813382323,'Registers'
executing,completed,0.18871216078382505,'8.1 Amber Port List'
index,two,0.28096621288886076,'4.5 Shift Encoding'
irq,coregop,0.18010734856702326,'Interrupts'
swi exception,register,0.19966377271985536,'Instruction Set'
simulate,10.2,0.3097261111050719,'10.1 Installing the Amber project'
used,terminate,0.19297087092659174,'8.1 Amber Port List'
"interrupt mode,",result,0.26557575045398846,'10.5 Hardware Tests'
ddr3 memory,uart_reg,0.257917450926879,'10.5 Hardware Tests'
relating,ddr3 main memory,0.22119903718828152,'8.4 Project Directory Structure'
hardware test,firq address,0.21873580999354653,'8.4 Project Directory Structure'
426,fatal,0.219607951353897,'10.4.1 Disassembly Output File'
amber core hardware,core hardware verification tests,0.19765211310836583,'10.5 Hardware Tests'
viewing,user firq irq >,0.20811581628731082,'10.4.2 VCD Output File'
listing,front,0.20764876620569975,'10.4.1 Disassembly Output File'
list,simulation control,0.21842785857277747,'10.3.1 With Modelsim'
data transfer,sp605 spartan-6,0.18801767255955343,'Instruction Set Encoding'
timer_module.v,timer_module.v,0.0,'Amber FPGA System'
"fast interrupt mode,",finally,0.19781715386184529,'10.5 Hardware Tests'
mux,code,0.31238081291274394,'2.1 ALU'
twos,take,0.2190546857373746,'Instruction Set'
cc,left,0.20865352887044064,'4.1 Condition Encoding'
transfer,sp605 spartan-6,0.1860699961954689,'Instruction Set Encoding'
register,w21,0.33919368273938083,'4.5 Shift Encoding'
lesser,general public,0.18456735929701146,'2.1 ALU'
protocol,sourcery gnu package,0.19086030653981018,'12.2 Configure the FPGA'
ne,flag,0.21415479438712665,'4.1 Condition Encoding'
encode,address,0.23873276489340983,'4.3.1 Encode immediate value'
34,quite,0.4505334683470269,'8.3 Amber 25 Verilog Files'
block,sequences,0.2127107414385704,'Instruction Set'
12,12,0.0,'Instruction Set Encoding'
viewer,front,0.21184111721255702,'10.4.2 VCD Output File'
direction,project directory structure,0.2369893958422358,'8.1 Amber Port List'
source,a23_wishbone.v,0.2160671499675467,'8.2 Amber 23 Verilog Files'
ramdisk,init,0.18903885965381131,'10.7.1 Using the pre-compiled memory image'
core's,complex,0.2617814018351003,'Introduction'
asks,specific,0.2213458441961282,'12.1 Configure HyperTerminal'
shift,ddr33,0.36671929507462303,'10.5 Hardware Tests'
file hw-tests.log,complete,0.1977524233527817,'10.5 Hardware Tests'
overflow,"{ negative,",0.19405074639210218,'Registers'
indexing,indexing,0.09024775391028325,'10.5 Hardware Tests'
download,v20110117211518,0.19219332664782146,'10.7.2 Building the kernel from source'
back,creates,0.21135638603982257,'10.5 Hardware Tests'
older,covered,0.2416418468954703,'Introduction'
com14,sourcery gnu,0.1973249114619617,'12.1 Configure HyperTerminal'
amber,reread instruction,0.3667375094238926,'8.3 Amber 25 Verilog Files'
co,easiest way,0.22106196591868624,'10.1 Installing the Amber project'
selects,notation,0.2388581677130359,'2.1 ALU'
data swap swap,freely,0.1949566379408826,'Instruction Set Encoding'
immediate value encoding,encode immediate value encoding,0.1877193416259557,'4.3.1 Encode immediate value'
compliment,hw/vlog/xs6_ddr3,0.19829961077883096,'8.2 Amber 23 Verilog Files'
memory address,memory address,0.17046797960831278,'Instruction Set'
test_uart,tests,0.2039960659661661,'10.5 Hardware Tests'
slow,multiplier,0.20835316115575755,'1.1 Amber 23 Features'
shifter_operand,shifter_operand,0.15793356934299568,'Instruction Set'
least,signed,0.28141555890262526,'Instruction Set'
trace utility,"linux execution,",0.35028188538103133,'10.7.1 Using the pre-compiled memory image'
stc,-user,0.20412425277674281,'Instruction Set'
elements,look,0.19994044055681692,'10.2 Installing the Compiler'
4.,greater,0.1870890586007365,'4.8 Booth's Multiplication Algorithm'
hardware verification,amber core,0.2653886966007989,'10.5 Hardware Tests'
inclusive,invalid,0.18365865183607707,'4.2 Opcode Encoding'
vc,load equivalent,0.1970619520300649,'4.1 Condition Encoding'
eq,mnemonic extension,0.1864342013802248,'4.1 Condition Encoding'
back,comprise,0.22038603764122155,'8.3 Amber 25 Verilog Files'
8.1,conditionally,0.24580034687253338,'8.1 Amber Port List'
"world""",loader,0.19230616682763688,'10.7.1 Using the pre-compiled memory image'
extent,clear,0.2016223924970257,'4.5 Shift Encoding'
loader program,execution,0.19969318186428434,'11 FPGA Synthesis'
new verilog project,alternatively,0.1873686915076587,'10.3.2 With Veritak'
complement notation,increment,0.3382562503536929,'4.8 Booth's Multiplication Algorithm'
stm2,stm instruction,0.4876768580745434,'10.5 Hardware Tests'
"ldr r4,",project directory,0.19048952290929144,'2.2.1 Load Example'
status bits,vlsi,0.19754804559344977,'Registers'
control,"execute stage,",0.22548355947239826,'Amber 23 Pipeline Architecture'
reversed,take,0.2162503818888795,'Instruction Set'
range,106,0.21106316194173286,'10.5 Hardware Tests'
10.3.2,software,0.23078123851768514,'10.3.2 With Veritak'
interrupt function,r3 bicne,0.19939723201011153,'10.5 Hardware Tests'
start,communications,0.2387883958725909,'12.1 Configure HyperTerminal'
request,cached,0.3069858722632795,'8.3 Amber 25 Verilog Files'
path,make,0.19062584651000802,'10.2 Installing the Compiler'
"execute stage,",control,0.22548355947239826,'Amber 23 Pipeline Architecture'
test.,"dump file,",0.19297079606634793,'10.4.1 Disassembly Output File'
column,system clock,0.22262620836173233,'11.1 Synthesis Results'
name,i_clk,0.1870099192837582,'8.2 Amber 23 Verilog Files'
opcode encoding,shifter operand encoding,0.16671518090841106,'4.2 Opcode Encoding'
models,simulators,0.2186153667169761,'10.3 Running Simulations'
menu item,libc library,0.19636955657446833,'10.3.2 With Veritak'
shifter_operand l24 =,entire system,0.18170116346557727,'Instruction Set Encoding'
uart connection,xilinx sp605,0.21324638350956387,'12 Using Boot-Loader'
represent,involves,0.31075936424237544,'4.8 Booth's Multiplication Algorithm'
encode immediate,( ip,0.2162400083596117,'4.3.1 Encode immediate value'
project',menu item,0.19306718537152837,'10.3.2 With Veritak'
subs,subs,0.0,'10.5 Hardware Tests'
stall,"work directory,",0.20648499531493714,'8.1 Amber Port List'
rsb,xor,0.2004348669228009,'4.2 Opcode Encoding'
depend,next,0.18917884145811775,'12.1 Configure HyperTerminal'
store,store sequence,0.17661371304210843,'10.5 Hardware Tests'
multiplies,adds,0.20827724820735435,'Instruction Set'
target address,amber23,0.21437975633895343,'Instruction Set'
current,4.8,0.3479254624955262,'4.7 Branch offset'
unit,variant,0.27894232710929817,'Introduction'
updated,mvn operation,0.3149676283676033,'Instruction Set'
single,save,0.1959429568017087,'Instruction Set Encoding'
single data transfer trans,save,0.19364757088984966,'Instruction Set Encoding'
fpga board,install,0.19255059105967381,'12.1 Configure HyperTerminal'
4.5.1,2010.0950,0.22884377592630437,'10.7.1 Using the pre-compiled memory image'
correct version,hyper terminal,0.277516294997975,'10.2.1 GNU Tools Usage'
ldr,ldr,0.12033033854704434,'10.5 Hardware Tests'
a25_wishbone.v,exception,0.19858216472663054,'8.3 Amber 25 Verilog Files'
2.4,management,0.23671571106705824,'Introduction'
ldmfa,'s',0.18222389350774632,'4.5 Shift Encoding'
memory subsystem,dense,0.2544331727562156,'10.5 Hardware Tests'
rn offset_12 b22,rn offset_12 b22 =,0.18907381046446617,'4.3.1 Encode immediate value'
amber_dump_length define,list,0.2156523207128596,'10.4.2 VCD Output File'
instantiated,"register post-indexed,",0.20031933737561097,'8.2 Amber 23 Verilog Files'
common,include,0.214316696007125,'8.4 Project Directory Structure'
flow1,linux performance,0.1754850343444962,'10.5 Hardware Tests'
run,gnu/linux,0.19513790132516026,'12.2 Configure the FPGA'
end point,mhz,0.22299436174754383,'Amber 23 Pipeline Architecture'
misses,execution stage,0.20138564799950376,'Amber 23 Pipeline Architecture'
address vector,hw/fpga/work,0.2156019478495924,'8.1 Amber Port List'
r0 register,create,0.23336341163000812,'10.4.3 Program Trace Utility'
decode -the instruction,prepared,0.2279829587495673,'Amber 23 Pipeline Architecture'
address exception,conflict_rd,0.19616802569066735,'10.5 Hardware Tests'
compile,fpga target,0.23884680298651284,'11 FPGA Synthesis'
fpga synthsis process,fpga synthsis,0.17810247856525227,'8.4 Project Directory Structure'
build,stand-alone replacement,0.21649494289269094,'8.4 Project Directory Structure'
c4,loader,0.2051010474186298,'10.4.1 Disassembly Output File'
bl,"bicne r2,",0.23367550943750937,'10.5 Hardware Tests'
loop multiple,test,0.2077455076343152,'10.5 Hardware Tests'
disk image,verilog project,0.18175692264935805,'10.7.2 Building the kernel from source'
a23_execute.v,i_wb_ack,0.1812838942743678,'8.2 Amber 23 Verilog Files'
prepared,received,0.3011226793546335,'Amber 23 Pipeline Architecture'
"r0 register,",store example,0.22044524371714644,'2.2.1 Load Example'
rn shifter_operand s,negated,0.2688116953410685,'4.2 Opcode Encoding'
main memory,cache,0.25956524176656115,'Amber 23 Pipeline Architecture'
two's,arithmetic,0.2688190942901827,'4.8 Booth's Multiplication Algorithm'
using,character,0.2274567498818505,'10.7.1 Using the pre-compiled memory image'
gui,called.,0.26204610525283556,'10.3.1 With Modelsim'
copro_write_data,write_data,0.19547485044279164,'Amber 23 Pipeline Architecture'
"parity bits,","verilog code,",0.2160662893261319,'12.1 Configure HyperTerminal'
eor,eor shifter_operand,0.17876111315577292,'4.2 Opcode Encoding'
eor shifter_operand,form,0.325721494011115,'4.2 Opcode Encoding'
coprocessor data codtrans,processing,0.19686835147215778,'Instruction Set Encoding'
output file,set,0.19292139686056314,'10.4.1 Disassembly Output File'
gets,unregistered,0.1975096957061479,'Amber 23 Pipeline Architecture'
i_firq,debug,0.2951030379199371,'8.1 Amber Port List'
operand encoding,operand encoding,0.1443964062564532,'4.3 Shifter Operand Encoding'
complement,hi,0.32361395747170374,'4.8 Booth's Multiplication Algorithm'
-o elfsplitter.o,-o elfsplitter.o,0.15793356934299568,'10.2.1 GNU Tools Usage'
n z,encoding,0.17636225364469674,'2.1 ALU'
"add r1,",source,0.20172738121339368,'2.2.2 Store Example'
xor shifter_operand,mode,0.22118563799466257,'4.2 Opcode Encoding'
veritak verilog,trial version,0.23273747014686336,'10.3.2 With Veritak'
done y,le,0.340767502514967,'4.8 Booth's Multiplication Algorithm'
think,caches,0.238432224226678,'Amber 23 Pipeline Architecture'
encode immediate,( sp,0.2162400083596117,'4.3.1 Encode immediate value'
a23_alu.v,address vector,0.2156019478495924,'8.2 Amber 23 Verilog Files'
dma,entire,0.20741650247840812,'10.5 Hardware Tests'
clock frequency,vco,0.2272732097584837,'11 FPGA Synthesis'
amber fpga system,let,0.17635447317122543,'Table of Contents'
ascending,complement notation,0.20527169740137424,'4.5 Shift Encoding'
save,cache specification,0.2833526783094845,'Instruction Set Encoding'
'mov,bx,0.18940229683672544,'10.2.1 GNU Tools Usage'
communications,start,0.2387883958725909,'12.1 Configure HyperTerminal'
stop bit,parity,0.22502034683523497,'12.1 Configure HyperTerminal'
correct memory,wishbone bridge,0.22321992232486573,'Amber FPGA System'
incorporating,risc processor,0.21732227658633796,'Introduction'
stall cycle,amber,0.33771278190129633,'2.2.1 Load Example'
pipeline structure,mhz,0.22451217795922157,'Amber 23 Pipeline Architecture'
fast,ethernet mac verilog,0.27623498211360037,'8.3 Amber 25 Verilog Files'
user firq irq,hour,0.19296709297028722,'10.6.1 Boot Loader'
equal,use,0.2112198352204904,'4.8 Booth's Multiplication Algorithm'
makes,started,0.18336872533979967,'8.1 Amber Port List'
completion,user firq irq >,0.21494126540486408,'10.7.1 Using the pre-compiled memory image'
installing,memory module,0.22717681434974069,'10.1 Installing the Amber project'
present,one,0.2557985278746826,'2.2.1 Load Example'
per,921600,0.20158206747774812,'12.1 Configure HyperTerminal'
disables,mask,0.20577228606760625,'Registers'
available,supplied,0.16824040260919407,'12.1 Configure HyperTerminal'
lsr,cmp,0.2055252864012808,'4.3 Shifter Operand Encoding'
fpga device,critical,0.2745144298983794,'11.1 Synthesis Results'
propagate,r0 register,0.22411152846335586,'10.3.2 With Veritak'
432,fatal,0.20810429149115275,'10.4.1 Disassembly Output File'
simulations,execution,0.24316500624854953,'10.4.2 VCD Output File'
44,47,0.23543837098200127,'Table of Contents'
swap single data,freely,0.19351052492885099,'Instruction Set Encoding'
swap,verilog module,0.2585719571496132,'Instruction Set'
db,leftmost,0.19622975897464745,'4.5 Shift Encoding'
switch,synthess,0.2133727513626926,'8.1 Amber Port List'
determine,+ y,0.5871526649666364,'4.8 Booth's Multiplication Algorithm'
vlib,create,0.20871374598760833,'10.3.1 With Modelsim'
compatible,architecture,0.23645163782008408,'Introduction'
reset,31,0.16806618314162006,'Interrupts'
fpga synthesis,hw,0.17847078601606559,'8.4 Project Directory Structure'
relative,usually,0.26448014841987333,'11.1 Synthesis Results'
-r14,user mode,0.7522922015683462,'10.5 Hardware Tests'
executes,correctly,0.204887224633575,'10.5 Hardware Tests'
seed,par step,0.22126684239355604,'11 FPGA Synthesis'
r10,ethernet,0.18570391370382502,'10.4.1 Disassembly Output File'
mode,xor shifter_operand,0.22118563799466257,'4.5 Shift Encoding'
user,jumps,0.4018640545796433,'10.5 Hardware Tests'
added,sourcery gnu download,0.20576693008643943,'10.5 Hardware Tests'
pass,amber module,0.3047372830712318,'8.4 Project Directory Structure'
swap,rs,0.18643558389184722,'Instruction Set'
ddr3 memory,bcc,0.257917450926879,'10.5 Hardware Tests'
require,based,0.18155743079661077,'Introduction'
generates,stm1,0.16954877916266684,'10.5 Hardware Tests'
10.1,installing,0.18948345403926356,'10.1 Installing the Amber project'
bit,bit clear,0.1481433760796877,'4.2 Opcode Encoding'
2.2.1,conditionally,0.20605476066075495,'2.2.1 Load Example'
fills,invalidated,0.2127276865577251,'10.5 Hardware Tests'
take,allow,0.27856601022384325,'2.2.1 Load Example'
data processing,change mode,0.1979705969729886,'Instruction Set Encoding'
guide,risc machine family data,0.20286481487798366,'Introduction'
sure,front,0.21898385690904032,'10.3.1 With Modelsim'
load,load,0.0,'Instruction Set Encoding'
empty ascending,rotate right,0.2154013376401453,'4.5 Shift Encoding'
10.2,simulate,0.3097261111050719,'10.2 Installing the Compiler'
coprocessor cortrans,"reset logic,",0.1955876302703856,'Instruction Set Encoding'
data swap swap single,save,0.19460991696808988,'Instruction Set Encoding'
run barrel_shift,assembly,0.28126581639516773,'10.5 Hardware Tests'
code sourcery gnu,completes,0.2055729437831782,'10.2 Installing the Compiler'
rn,rn offset_12,0.16295298439735792,'4.3.1 Encode immediate value'
v6.5,modelsim se,0.17611134352900498,'10.3 Running Simulations'
mii ethernet,b22,0.16819921171917265,'Amber FPGA System'
fetch memory,abort,0.2593758790871297,'Interrupts'
clock,various,0.17636801731030363,'8.1 Amber Port List'
file,file,0.0,'10.4.1 Disassembly Output File'
order,present,0.20702745086531965,'Instruction Set'
amber package,name,0.1931974742449423,'10.5 Hardware Tests'
byte,process,0.2174909048165299,'8.1 Amber Port List'
-march=armv2a -mno-thumb-interwork,-march=armv2a -mno-thumb-interwork,0.0,'10.2.1 GNU Tools Usage'
feb,tue feb,0.18936151551253452,'10.7.1 Using the pre-compiled memory image'
single data swap swap,save,0.19493069899416995,'Instruction Set Encoding'
test equivalence,xoring,0.29020313291127253,'Instruction Set'
svn,tool chain,0.1904273452274189,'10.1 Installing the Amber project'
offset encoding,shell,0.2593879167072142,'4.3.1 Encode immediate value'
29,29,0.0,'Table of Contents'
name,"hyperterminal screen,",0.21556727143185467,'12.1 Configure HyperTerminal'
program,disk,0.23860954918363333,'10.7.2 Building the kernel from source'
overflow,address exception,0.19405074639210218,'Registers'
104,writing,0.24312618108542888,'11.1 Synthesis Results'
flow_bug,loop,0.18854688154781282,'10.5 Hardware Tests'
condition,invalid condition,0.1728788164796949,'4.1 Condition Encoding'
run boot-loader,program,0.20068582217125702,'10.6.1 Boot Loader'
immediate,a25_functions.v,0.1808467051115301,'4.3.1 Encode immediate value'
usr,fetch,0.21214785303500583,'Interrupts'
4.8,current,0.3479254624955262,'4.8 Booth's Multiplication Algorithm'
verify,ethernet,0.1899715675850722,'10.5 Hardware Tests'
fpga synthesis makefile,verifying,0.1891620891595342,'8.4 Project Directory Structure'
image file,want,0.31203815973958987,'10.7.2 Building the kernel from source'
tar.gz,project,0.2158516399759772,'10.1 Installing the Amber project'
48,48,0.0,'Table of Contents'
"register value,",reread,0.196027444800753,'Instruction Set'
decode,datapath control,0.2014905132920484,'Amber 23 Pipeline Architecture'
compile',memory file,0.19564636695038184,'10.3.2 With Veritak'
elfsplitter.o,ln,0.27386213856959923,'10.2.1 GNU Tools Usage'
crd,core verilog structure,0.19046819433953432,'Instruction Set'
line,data abort,0.20964183051830879,'Cache'
w21,register,0.33919368273938083,'4.5 Shift Encoding'
writes,read value,0.22290161994680843,'10.5 Hardware Tests'
transfer coprocessor data,processing,0.19920732913667083,'Instruction Set Encoding'
resource,peripherals,0.19218255334646916,'11.1 Synthesis Results'
c program,library file,0.3180923093894143,'10.6.2 Hello World'
simple,diagram,0.20935632364218035,'2.2.1 Load Example'
.mem file,amber boot,0.25923701625440526,'10.7.2 Building the kernel from source'
currently,must,0.24517576777729133,'8.1 Amber Port List'
risc,block rams,0.20496963337467689,'Introduction'
download,specific,0.2007359908482298,'10.2 Installing the Compiler'
hw/fpga/work,address vector,0.2156019478495924,'8.4 Project Directory Structure'
gnu package,browse,0.2106008419342763,'10.2 Installing the Compiler'
rn offset_12,type,0.3671079536047731,'4.3.1 Encode immediate value'
occurring,compiles,0.19005890151181135,'10.4.2 VCD Output File'
"store instructions,",execution,0.19307329426300235,'10.4.1 Disassembly Output File'
exception handler,14,0.2248139361424173,'Instruction Set'
source file,r5,0.20007908305098354,'8.2 Amber 23 Verilog Files'
instructon,value,0.2933941178145246,'2.2.1 Load Example'
name description,either,0.20919399292441776,'8.3 Amber 25 Verilog Files'
action,state,0.20494844613971883,'4.2 Opcode Encoding'
"execution code,",function,0.2046022337814293,'10.4.1 Disassembly Output File'
linux pc,subversion server,0.28425384966307277,'10.1 Installing the Amber project'
extension,mnemonic,0.24135743287560962,'4.1 Condition Encoding'
cacheable_area,linux performance,0.1754850343444962,'10.5 Hardware Tests'
long,character,0.20027756848583933,'10.4.2 VCD Output File'
coregop operation coprocessor,processing,0.20154630680118385,'Instruction Set Encoding'
mov instruction,amount,0.25888128707919783,'10.5 Hardware Tests'
one,fast,0.24385866414111568,'8.3 Amber 25 Verilog Files'
fpga synthesis,a23_alu.v,0.17847078601606559,'8.4 Project Directory Structure'
view,given,0.21153309048069618,'10.4.2 VCD Output File'
data coregop operation,processing,0.20076664757967952,'Instruction Set Encoding'
format,produces,0.1871375052065976,'10.7.1 Using the pre-compiled memory image'
compliment,a25_decompile.v,0.19829961077883096,'8.2 Amber 23 Verilog Files'
vco clock,change,0.22509741185414156,'11 FPGA Synthesis'
test pass,list,0.2045501692731881,'10.7.1 Using the pre-compiled memory image'
multiply,fpga initialization,0.1958956950123524,'Instruction Set Encoding'
configurations,frequency,0.19315909642427775,'11.1 Synthesis Results'
core verilog structure,crd,0.19046819433953432,'8.2 Amber 23 Verilog Files'
instantiated,"immediate post-indexed,",0.20031933737561097,'8.2 Amber 23 Verilog Files'
unpredictable,banked,0.19450564653576544,'4.5 Shift Encoding'
ram16,bug,0.1883375731737838,'11.1 Synthesis Results'
mmu,type,0.24955866268535498,'Introduction'
library,menu,0.2723859341473702,'10.6.2 Hello World'
reread,compare,0.2863725169040351,'2.2.2 Store Example'
providing,new verilog project,0.18144240289046512,'10.7.1 Using the pre-compiled memory image'
sdram,sdram i/f,0.20593375323400404,'Amber FPGA System'
interrupts,simple algorithm,0.18877965683234746,'10.5 Hardware Tests'
place,arithmetically,0.2513480019728513,'4.8 Booth's Multiplication Algorithm'
overflow,swaps,0.17992549043223025,'4.1 Condition Encoding'
core specification may,core specification,0.17778154870473897,'Instruction Set'
link instruction,correct return,0.18949012140041896,'10.5 Hardware Tests'
requested,operating,0.17505863226277485,'Instruction Set'
runs,dumping,0.19575514608027764,'10.4.2 VCD Output File'
comes,10.6.1,0.19552307332458685,'10.3.2 With Veritak'
single data swap,freely,0.1956796944468984,'Instruction Set Encoding'
256,shifted,0.26171823961530727,'Cache'
remaining,swaps,0.2583641016487122,'4.8 Booth's Multiplication Algorithm'
operand,structure,0.18812509407444586,'Instruction Set'
project,tar.gz,0.2158516399759772,'10.1 Installing the Amber project'
hyper,correct version,0.20954244761671434,'10.6.1 Boot Loader'
size,specifically,0.2320907987815863,'11.1 Synthesis Results'
able,modelsim se v6.5,0.16932880537175432,'10.3 Running Simulations'
verilog source,verilog source code,0.18312582667415983,'10.3.1 With Modelsim'
reads,checks,0.25482228490495545,'10.5 Hardware Tests'
compliment adder/subtractor,synthess,0.20456040622756005,'8.2 Amber 23 Verilog Files'
block rams,risc,0.20496963337467689,'Cache'
bit,clear,0.19521444055660173,'4.5 Shift Encoding'
types,prepared,0.21488977475497267,'Interrupts'
"fpga makefile,","change it,",0.23537595309263595,'11 FPGA Synthesis'
01,else,0.19526338590457712,'4.8 Booth's Multiplication Algorithm'
ramdisk image,called.,0.19592423464995667,'10.7.1 Using the pre-compiled memory image'
configurable,debug,0.16531367201641367,'8.2 Amber 23 Verilog Files'
supervisor,adc instruction,0.24540469469050083,'10.5 Hardware Tests'
coregop,value,0.25057050712716117,'Instruction Set'
s22,rightmost,0.24489877584309722,'4.5 Shift Encoding'
a25_core/,replacement,0.18483034316823682,'8.3 Amber 25 Verilog Files'
46,46,0.09024775391028325,'Table of Contents'
ld,ld,0.0,'10.2.1 GNU Tools Usage'
port,gnu package,0.18883124508015914,'12.1 Configure HyperTerminal'
data swap,change mode,0.19320466356778257,'Instruction Set Encoding'
adding,let,0.2149402345514245,'4.8 Booth's Multiplication Algorithm'
( lp,structure,0.21158923826825185,'Registers'
xilinx virtex-6 ddr3,needed,0.19947754158964287,'8.4 Project Directory Structure'
ldm3,ldm3,0.09024775391028325,'10.5 Hardware Tests'
main reason,new verilog,0.20035356367559162,'10.7.1 Using the pre-compiled memory image'
find,clear,0.20177878718617012,'4.8 Booth's Multiplication Algorithm'
stack store,ib,0.20573961328265933,'4.5 Shift Encoding'
host,specify,0.2793629478210832,'10.6.1 Boot Loader'
arm,amber processor,0.21093343782423277,'Introduction'
/dev/root,loader,0.19329038841155943,'10.7.1 Using the pre-compiled memory image'
left,within,0.20872992294127304,'Instruction Set'
immediate,a23_cache.v,0.1808467051115301,'4.3.1 Encode immediate value'
tool chain,gnu cross-compiler,0.22100594176481775,'10.2 Installing the Compiler'
gnu tools usage,file,0.19369502493598476,'10.2.1 GNU Tools Usage'
copyright dabs press,lines,0.19367702964352043,'Introduction'
store address,reread,0.19725365035182035,'2.2.2 Store Example'
scripts,installed,0.2749960163465783,'10.3 Running Simulations'
mhz,100,0.20009646641834494,'Introduction'
start,perform,0.24843445819135235,'11 FPGA Synthesis'
coprocessor,mult,0.19856246604832858,'Instruction Set Encoding'
"'mov pc,",bx,0.2364104809492379,'10.2.1 GNU Tools Usage'
full descending,rotate right,0.2154013376401453,'4.5 Shift Encoding'
word,a25_mem.v,0.31933257138935345,'8.3 Amber 25 Verilog Files'
running,80,0.18090861173436162,'10.5 Hardware Tests'
applications,utilities,0.28015746540742564,'8.4 Project Directory Structure'
le,done y,0.340767502514967,'4.1 Condition Encoding'
core pipeline,-alu,0.2609777863273877,'1.2 Amber 25 Features'
cs,two,0.22401549083832364,'4.1 Condition Encoding'
simulators,models,0.2186153667169761,'10.3 Running Simulations'
26,conditionally,0.23192230057558355,'Registers'
stand-alone,logic area,0.32556846648225984,'8.4 Project Directory Structure'
r7,shifter,0.18975542124095324,'Registers'
temporary,started,0.21174042249760652,'8.4 Project Directory Structure'
wishbone bridge,memory controller,0.27728582241502286,'Amber FPGA System'
synthesis process,vector,0.20745679938914946,'8.4 Project Directory Structure'
wave dump,verilog simulator,0.21263566582395294,'8.4 Project Directory Structure'
cache3,loop,0.18854688154781282,'10.5 Hardware Tests'
subtracting,32768,0.18950156035231674,'Instruction Set'
ldmea,full ascending,0.19816638164403147,'4.5 Shift Encoding'
r6,memory,0.2695666978680408,'Registers'
words,zero,0.19694367520136247,'Cache'
/ index,a25_decompile.v,0.2058126520722679,'4.3.1 Encode immediate value'
change_mode,swap,0.18777491612670957,'10.5 Hardware Tests'
2010.0950,4.5.1,0.22884377592630437,'10.7.1 Using the pre-compiled memory image'
base,transfer,0.19553394274739858,'4.5 Shift Encoding'
verilog project,vmlinux.mem,0.18538995989557916,'10.3.2 With Veritak'
check,sram,0.2727857627391008,'10.5 Hardware Tests'
scaled,fetch,0.20540449843966824,'4.3.1 Encode immediate value'
operation,eq,0.17276593476546487,'4.2 Opcode Encoding'
vmlinux.mem,verilog project,0.18538995989557916,'10.7.1 Using the pre-compiled memory image'
registers,"stm instructions,",0.31735750778959293,'4.5 Shift Encoding'
load equivalent,not_sel,0.1970619520300649,'4.5 Shift Encoding'
press,bytes,0.1934783208083054,'Introduction'
target device,fpga target,0.19239595633627835,'11 FPGA Synthesis'
xilinx sp605,uart connection,0.21324638350956387,'12 Using Boot-Loader'
format disk,program,0.1974117171414153,'10.7.2 Building the kernel from source'
finally,leaves,0.20893621709896845,'10.5 Hardware Tests'
file,svc,0.2368900389184124,'10.4.2 VCD Output File'
xilinx coregen,amber system,0.275599669687107,'8.4 Project Directory Structure'
carry',carry',0.12033033854704434,'10.5 Hardware Tests'
loader v20110117211518,.mem file,0.2526752238849187,'10.7.1 Using the pre-compiled memory image'
borrow,stalls,0.18933029625547249,'Instruction Set'
modules,ise software,0.20726913024336566,'Amber FPGA System'
shows,general,0.23853721858902224,'1.2 Amber 25 Features'
u printf,276104,0.1412273807042148,'10.4.3 Program Trace Utility'
a25_functions.v,access type,0.19246361237591622,'8.3 Amber 25 Verilog Files'
"waveform viewer,",execution,0.19505926054338693,'10.4.2 VCD Output File'
return address,amber23,0.20760290663527603,'Instruction Set'
"test ethmac-test,",waveform,0.18504521979831393,'10.4.2 VCD Output File'
-alu structure,core pipeline,0.1791467675379972,'2.1 ALU'
amber module,pass,0.3047372830712318,'8.2 Amber 23 Verilog Files'
stmib,empty descending,0.19522123600678729,'4.5 Shift Encoding'
stand-alone application,operation,0.3503696992608821,'8.4 Project Directory Structure'
hw/vlog/xv6_ddr3,debug module,0.20557153641272788,'8.4 Project Directory Structure'
"load instruction,",a25_config_definesv defines,0.1961080482858966,'2.2.1 Load Example'
store log,category,0.20239627297388446,'8.4 Project Directory Structure'
mask,logically,0.2359254157618838,'Registers'
100,architecture,0.2002283618962584,'Introduction'
result,"interrupt mode,",0.26557575045398846,'10.5 Hardware Tests'
accessories,communications,0.201216194151597,'12.1 Configure HyperTerminal'
prints,426,0.19314953366958518,'10.7.1 Using the pre-compiled memory image'
carry clear,amber uart,0.40687734456785296,'10.5 Hardware Tests'
parameter,full,0.20677289309681718,'8.3 Amber 25 Verilog Files'
a23_functions.v,switch,0.20370297385030256,'8.2 Amber 23 Verilog Files'
ddr3 sdram i/f,ddr3 sdram,0.1676749093700908,'Amber FPGA System'
processing,independent,0.20394794478509207,'Instruction Set'
dma access,correctly,0.19234587626692298,'10.5 Hardware Tests'
elfsplitter.o ../mini-libc/printf.o,elfsplitter.o,0.17633159642067286,'10.2.1 GNU Tools Usage'
addr,par,0.1941135605797054,'10.4.1 Disassembly Output File'
pipeline architecture,mhz,0.23058344280593265,'Amber 23 Pipeline Architecture'
memory initialization,verilog simulator,0.2640599186293712,'8.1 Amber Port List'
signed,step,0.23896010792381497,'4.1 Condition Encoding'
right,append,0.22130530614661895,'4.5 Shift Encoding'
loader,c4,0.2051010474186298,'10.6.3 Ethmac Test'
spartan-6,xilinx spartan-6 ddr3,0.24832163700143592,'Amber FPGA System'
wishbone,cache,0.2343733277187264,'Amber 23 Pipeline Architecture'
movs_bug,bug,0.1804530811340156,'10.5 Hardware Tests'
ia32 gnu/linux,gnu/linux version,0.18888002029268822,'10.2 Installing the Compiler'
may,mii,0.31328227805932785,'Instruction Set'
"mov instruction,",area,0.23085147802254874,'10.5 Hardware Tests'
bs_c_in,rotate right,0.21870930584705142,'2.1 ALU'
modelsim library,create,0.18969433343092854,'10.3.1 With Modelsim'
"mvn r7,",define propagation,0.20166128930506885,'10.4.1 Disassembly Output File'
lesser general public,general public license,0.2259581506789713,'1.2 Amber 25 Features'
waves,character,0.19802306858797722,'10.4.2 VCD Output File'
synthesize,"core instead,",0.32554978697995923,'11 FPGA Synthesis'
function,execution,0.20859918405425476,'10.4.3 Program Trace Utility'
strobe,boundary,0.5138615144743016,'8.1 Amber Port List'
exactly,best,0.19109273851891595,'Introduction'
instructions,target,0.9199814584552011,'4.7 Branch offset'
negated,rn shifter_operand s,0.2688116953410685,'4.2 Opcode Encoding'
regop multiply mult single,save,0.1958930450724102,'Instruction Set Encoding'
41,using,0.21944666800170542,'11.1 Synthesis Results'
supervisor mode,result,0.23774583527916945,'10.5 Hardware Tests'
service,4.4,0.5971295332188066,'Instruction Set'
abort,bitwise,0.18754389851951112,'Interrupts'
30,occurs,0.23059512851807107,'Introduction'
transfer-,sourcery gnu,0.19966232863437772,'12.2 Configure the FPGA'
makefiles,it's,0.2057206911800819,'10.2.1 GNU Tools Usage'
locate,look,0.31346394055608334,'10.2 Installing the Compiler'
data transfer mtrans,processing,0.19297005536463605,'Instruction Set Encoding'
predetermined,represent,0.2124322953385658,'4.8 Booth's Multiplication Algorithm'
needed,xilinx virtex-6 ddr3,0.19947754158964287,'8.4 Project Directory Structure'
source code,source code,0.0,'Amber FPGA System'
store temporary,includes,0.21120523064075047,'8.4 Project Directory Structure'
transfer mtrans branch,processing,0.19374971458614038,'Instruction Set Encoding'
swap byte,accumulate,0.19962617343946465,'Instruction Set'
respectively,represent,0.18158980016781315,'4.8 Booth's Multiplication Algorithm'
sources,object,0.25384771500397685,'8.4 Project Directory Structure'
dense,worst case,0.4000756006583234,'10.5 Hardware Tests'
execute pipeline,xilinx library,0.24541831581408366,'8.2 Amber 23 Verilog Files'
terms,provided,0.3858460368291656,'12.2 Configure the FPGA'
parity,stop bit,0.22502034683523497,'12.1 Configure HyperTerminal'
firq address,hardware test,0.21873580999354653,'8.1 Amber Port List'
executes,point unit,0.1993262524937663,'10.5 Hardware Tests'
add,position,0.1748457276302092,'Instruction Set'
access memory,words,0.19994912229182912,'Interrupts'
memory image,execute,0.18853718670456346,'10.7.1 Using the pre-compiled memory image'
subsystem,stream,0.30850030983892873,'10.5 Hardware Tests'
boot_mem_file,ethmac test,0.20061607744727178,'10.3.2 With Veritak'
cycle,"miss occurs,",0.30516846947272264,'Introduction'
exit,load multiple,0.21647183279794555,'Instruction Set'
amber boot loader,convert,0.23557569304520756,'10.7.1 Using the pre-compiled memory image'
a25_mem.v,word,0.31933257138935345,'8.3 Amber 25 Verilog Files'
amber25,mla,0.20598908398037297,'8.3 Amber 25 Verilog Files'
execution,simulations,0.24316500624854953,'10.4.1 Disassembly Output File'
32,wave,0.1994878546149038,'8.1 Amber Port List'
wishbone system,policy,0.2040372396920685,'1.2 Amber 25 Features'
debug module,hw/vlog/xv6_ddr3,0.20557153641272788,'8.3 Amber 25 Verilog Files'
writing,104,0.24312618108542888,'10.5 Hardware Tests'
set encoding,set,0.175947145061299,'Instruction Set Encoding'
r13,byte,0.2536273458094079,'Registers'
immediate form,timers,0.21161743648999504,'Instruction Set Encoding'
load,reread instruction,0.2698170336316158,'2.2.1 Load Example'
define,routing,0.2450160569524737,'10.4.2 VCD Output File'
project documentation,vector,0.2113084124703756,'8.4 Project Directory Structure'
involves,represent,0.31075936424237544,'4.8 Booth's Multiplication Algorithm'
10.2.1,finished,0.19717845425928324,'10.2.1 GNU Tools Usage'
lite,linux version,0.5056331162486326,'10.7.1 Using the pre-compiled memory image'
xilinx impact,interface,0.24069120690421625,'12.2 Configure the FPGA'
use,equal,0.2112198352204904,'4.8 Booth's Multiplication Algorithm'
opcode_2,fast interrupt,0.27551706483673355,'Instruction Set'
core verilog,r14_svc,0.2001298120688609,'8.3 Amber 25 Verilog Files'
cache,pc value,0.20778537442691977,'Cache'
convert,amber boot loader,0.23557569304520756,'10.7.2 Building the kernel from source'
'j',sourcery gnu,0.1987273617654113,'12.2 Configure the FPGA'
execute bit,execution,0.1937352830231305,'10.3.1 With Modelsim'
screen grab,user firq,0.20313369149529514,'10.4.2 VCD Output File'
causes,jump,0.20419075182411678,'8.1 Amber Port List'
rsc,stmfd,0.18236792564834464,'4.2 Opcode Encoding'
'l',sourcery gnu,0.1987273617654113,'12.2 Configure the FPGA'
coregop operation,"reset logic,",0.1939989858019836,'Instruction Set Encoding'
test branch,link,0.23965578627048892,'10.5 Hardware Tests'
p flag,crd,0.18018623446972393,'Instruction Set'
cause,ransom timer,0.19498332485836187,'10.5 Hardware Tests'
'import,memory file,0.19151431446043218,'10.3.2 With Veritak'
read,adder/subtractor,0.23165725935444414,'2.2.2 Store Example'
branch,pc value,0.18415395914164745,'Instruction Set Encoding'
boot,version,0.2012959477706091,'10.6.1 Boot Loader'
returning,sequences,0.19043064427727346,'Instruction Set'
uart,uart,0.15041292318380542,'10.5 Hardware Tests'
swap access,check,0.20207868470734644,'10.5 Hardware Tests'
obtained,right,0.21647074111987014,'4.8 Booth's Multiplication Algorithm'
firqs,store instruction,0.19102959208750547,'Registers'
conflict,wishbone interface,0.21350841425852507,'Introduction'
lsl,r3,0.195268233512642,'10.5 Hardware Tests'
"dump file,",execution,0.20002417624434846,'10.4.2 VCD Output File'
map,met,0.21233044732473527,'11 FPGA Synthesis'
everything,made,0.2046536292441587,'11 FPGA Synthesis'
write,execute instruction,0.20118234614296204,'10.5 Hardware Tests'
ldm2,149,0.1432222611660901,'10.5 Hardware Tests'
performs,used,0.23317406451952258,'Instruction Set'
barrel,a25_shifter.v,0.20089387318439147,'8.3 Amber 25 Verilog Files'
cache,main memory,0.25956524176656115,'Amber 23 Pipeline Architecture'
decode,fetch,0.20056807016304617,'2.2.2 Store Example'
ddr3 controller,coregen,0.3084105135271093,'8.4 Project Directory Structure'
stores,used,0.2028691514951933,'Instruction Set'
da,rotate right,0.22635206545234843,'4.5 Shift Encoding'
runs,library,0.22900922111966227,'11 FPGA Synthesis'
addr_ex,adc instruction,0.1772950813994518,'10.5 Hardware Tests'
data coregop,"reset logic,",0.19320466356778257,'Instruction Set Encoding'
store sequence,"supervisor mode,",0.1929377360545355,'10.5 Hardware Tests'
increment,call,0.21469953312754692,'11 FPGA Synthesis'
change mode,data processing,0.1979705969729886,'Interrupts'
wall,gtkwave viewer,0.24552302950617974,'10.7.1 Using the pre-compiled memory image'
project area,library file,0.20964587111157962,'10.7.2 Building the kernel from source'
"instruction fetches,",buffer,0.2574281345653293,'8.3 Amber 25 Verilog Files'
single data,pc value,0.21565960592875316,'Instruction Set Encoding'
resource utilisation,resource,0.1828219876803626,'11.1 Synthesis Results'
verilog module structure,addressing_mode,0.2272559103326925,'8.3 Amber 25 Verilog Files'
management,versions,0.35257702667714824,'Introduction'
patents,covered,0.1781610987246117,'Introduction'
called.,gui,0.26204610525283556,'10.4.3 Program Trace Utility'
11,register list,0.20944764346111,'Instruction Set Encoding'
start_address,r8_firq,0.19353308380657724,'Instruction Set'
hardware,firq address,0.20901200438787962,'8.4 Project Directory Structure'
terminal,tell,0.21398855433345151,'10.6.1 Boot Loader'
-c -o,-c -o,0.15793356934299568,'10.2.1 GNU Tools Usage'
erased,asserted,0.20321702716683782,'8.4 Project Directory Structure'
"bicne r2,",bl,0.23367550943750937,'10.5 Hardware Tests'
swi exception handler,4.4,0.26244272796681695,'Instruction Set'
amber register,description,0.29290887216672146,'Instruction Set'
a23_core.v,"work directory,",0.20870603998674805,'8.2 Amber 23 Verilog Files'
reread instruction,amber,0.3667375094238926,'2.2.1 Load Example'
send,make,0.19979308160677758,'12.2 Configure the FPGA'
lines,fast,0.17241831639951677,'Cache'
ethernet,r10,0.18570391370382502,'10.6.3 Ethmac Test'
read cycle,read,0.37318666528737116,'8.1 Amber Port List'
first,negative,0.19756960318776587,'2.2.1 Load Example'
"core instead,",synthesize,0.32554978697995923,'11 FPGA Synthesis'
specify,host,0.2793629478210832,'10.2.1 GNU Tools Usage'
"""acorn",block rams,0.19298036432627544,'Introduction'
modifications,booting,0.3076071106062669,'Introduction'
modelsim,vlib,0.19297829333908742,'10.3.1 With Modelsim'
full ascending,stmfd,0.20258410009989772,'4.5 Shift Encoding'
mask,disables,0.20577228606760625,'Registers'
interaction,causes,0.2195109577007146,'10.5 Hardware Tests'
"verilog code,",flow,0.3598142080142871,'12.1 Configure HyperTerminal'
interrupt types,datapath control,0.2849794324731602,'Interrupts'
size,illegally,0.41969069336783554,'10.5 Hardware Tests'
lmdib,rn -shifter_operand,0.2001298120688609,'4.5 Shift Encoding'
a23_core,execute,0.17043313099140994,'8.2 Amber 23 Verilog Files'
add instruction,cache configuration,0.19047734745599404,'10.5 Hardware Tests'
put,transmitted,0.2130432523810623,'10.5 Hardware Tests'
transferred,36,0.2509255572928272,'4.5 Shift Encoding'
given,view,0.21153309048069618,'10.4.1 Disassembly Output File'
hour,user firq irq >,0.22192597052068294,'10.7.1 Using the pre-compiled memory image'
register transfer software,processing,0.20466494368720126,'Instruction Set Encoding'
gcc,.mem,0.1883696479194122,'10.2.1 GNU Tools Usage'
linux file system,incorporated,0.19058034638509622,'10.7.2 Building the kernel from source'
options,flexible,0.1771688492808156,'11 FPGA Synthesis'
within,rotated,0.22131390668331116,'8.3 Amber 25 Verilog Files'
"source code,",included,0.23445143533792975,'10.7.2 Building the kernel from source'
application example,operation,0.2448335065763047,'8.4 Project Directory Structure'
must,currently,0.24517576777729133,'8.4 Project Directory Structure'
patch file,new verilog,0.2162400083596117,'10.7.1 Using the pre-compiled memory image'
unconditional,always,0.19689938921768305,'4.1 Condition Encoding'
directory,export xilinx=/opt/xilinx/11.1/ise,0.13865972501043933,'10.5 Hardware Tests'
hw/vlog/xs6_ddr3,/ index,0.2058126520722679,'8.4 Project Directory Structure'
manual,block,0.19466355010016234,'Introduction'
fields,followed,0.4048225970371449,'10.5 Hardware Tests'
useful,front,0.31183692334099405,'10.4.2 VCD Output File'
decrement,"{ c_in,",0.2166490113177413,'4.5 Shift Encoding'
pc value,system,0.2305758011846625,'Interrupts'
scaled register,sw/boot-loader,0.17806584165516542,'4.3.1 Encode immediate value'
receive,instead,0.20398839362591756,'10.5 Hardware Tests'
undefined instruction interrupt,unsupported,0.20947849192431506,'10.5 Hardware Tests'
stm_stream,stm_stream,0.12033033854704434,'10.5 Hardware Tests'
correct operation,a25_multiply.v,0.2418959410421689,'8.4 Project Directory Structure'
bx,kernel image,0.24339985259032176,'10.2.1 GNU Tools Usage'
swap swap single data,save,0.19428913494200983,'Instruction Set Encoding'
lenght,loader,0.2011641610829397,'10.4.2 VCD Output File'
configuration,changes,0.19181551168224387,'11.1 Synthesis Results'
prefetch,abort,0.1872459356759777,'Interrupts'
r0,lsl,0.18295655085609927,'10.5 Hardware Tests'
defines,highest,0.2778070548736204,'8.3 Amber 25 Verilog Files'
started,"fast interrupt request,",0.25804914919161664,'8.4 Project Directory Structure'
memory access,wishbone interface,0.19120432991734646,'4.3.1 Encode immediate value'
execution stage,ram,0.3965060043835231,'Amber 23 Pipeline Architecture'
verilog source file,sbc,0.1994630368723865,'8.2 Amber 23 Verilog Files'
board,boot,0.19814283704084765,'10.6.1 Boot Loader'
colum,ram disk,0.1853119401416219,'10.4.3 Program Trace Utility'
verilog module,swap,0.2585719571496132,'8.3 Amber 25 Verilog Files'
set architecture,v2a instruction,0.1840228072636459,'Introduction'
simple example,processor,0.20086019801279953,'2.2.1 Load Example'
cmn,'l',0.1934917390067066,'4.2 Opcode Encoding'
shifts,cs,0.19331509139354197,'4.3 Shifter Operand Encoding'
o_wb_dat,process,0.1907180380031487,'8.1 Amber Port List'
case,hit,0.2213783164675339,'Amber 23 Pipeline Architecture'
swap single data transfer,save,0.19396835291592976,'Instruction Set Encoding'
sp605 development,usb,0.195285625432862,'12 Using Boot-Loader'
accumulate,swap byte,0.19962617343946465,'Instruction Set'
checks,adds,0.2178519300829516,'10.5 Hardware Tests'
"instruction caches,",mhz,0.2116107401599606,'Introduction'
address_nxt,block rams,0.17932621226690304,'Amber 23 Pipeline Architecture'
ways,carry flag,0.24034164918926731,'Cache'
rotate,ignore,0.22198214758143653,'4.5 Shift Encoding'
( ip,value encoding,0.24006967538564186,'Registers'
possible,possible,0.16408682529142407,'10.5 Hardware Tests'
xmodem,sourcery gnu,0.1977923948964449,'12.2 Configure the FPGA'
focus,important,0.2602563804581332,'8.4 Project Directory Structure'
sw/boot-loader,fetch,0.19911271433982095,'8.4 Project Directory Structure'
10.6.1,made,0.20732991090913683,'10.6.1 Boot Loader'
doc,local,0.17953859943365294,'8.4 Project Directory Structure'
update condition,update,0.18138927810121952,'Instruction Set Encoding'
increments,none,0.24907076085472862,'10.5 Hardware Tests'
amber_dump_start,memory file,0.19564636695038184,'10.4.2 VCD Output File'
trial version,veritak verilog,0.23273747014686336,'10.3.2 With Veritak'
download longer,hyper terminal,0.2667362075338185,'10.6.1 Boot Loader'
load equivalent,vc,0.1970619520300649,'4.5 Shift Encoding'
amber23,link register,0.26181770426469514,'8.2 Amber 23 Verilog Files'
risc processor,embedded,0.23309354369617477,'Introduction'
register,swi exception,0.19966377271985536,'4.3.1 Encode immediate value'
synthesis,interrupt,0.1927023888435938,'8.4 Project Directory Structure'
bic_bug,branch,0.19898428861652442,'10.5 Hardware Tests'
release,provided,0.1444029373114636,'12.2 Configure the FPGA'
mla,amber25,0.20598908398037297,'Instruction Set'
user,ldm,0.3793775160586069,'4.5 Shift Encoding'
amber core,store,0.20114324563617741,'8.3 Amber 25 Verilog Files'
mvn,fast interrupt,0.1940700159657332,'Instruction Set'
amber system,xilinx coregen,0.275599669687107,'8.4 Project Directory Structure'
easiest,page,0.2631534988269024,'10.2 Installing the Compiler'
saved,currently,0.23107192365665885,'2.2.1 Load Example'
"{ full_adder_cout,",unsigned,0.22190770273551216,'2.1 ALU'
coprocessor cortrans register transfer,known,0.19076221338361207,'Instruction Set Encoding'
sets,passed,0.22319770130079827,'Registers'
"data manual,",system -a,0.2014112209983049,'Introduction'
value encoding,( ip,0.24006967538564186,'4.3.1 Encode immediate value'
offset_12,instruction cache,0.18017179858053733,'4.3.1 Encode immediate value'
replacement,build,0.20089739184211425,'8.4 Project Directory Structure'
ldc,fetch,0.21275655198143736,'Instruction Set'
core port list,core port,0.14072414337602474,'8.1 Amber Port List'
xilinx library,execute pipeline,0.24541831581408366,'8.4 Project Directory Structure'
run vmlinux,initrd,0.2063551623062329,'10.7.1 Using the pre-compiled memory image'
r2,r3,0.21230437798802715,'10.5 Hardware Tests'
consists,supports,0.24401107134139022,'2.1 ALU'
-o start.o,utility,0.24696298571420894,'10.2.1 GNU Tools Usage'
controller,controller bridge,0.18834204486455558,'Amber FPGA System'
general,shows,0.23853721858902224,'2.1 ALU'
unit,functionality,0.3164602342432206,'2.1 ALU'
verilog,adder/subtractor,0.1728065594823361,'8.4 Project Directory Structure'
a25_execute,instantiated,0.25225219655446873,'8.3 Amber 25 Verilog Files'
instruction c,decode stage,0.18015560883072682,'2.2.1 Load Example'
code,"sourcery package,",0.21385007938216372,'10.2 Installing the Compiler'
lo,plus,0.19826595618282264,'4.1 Condition Encoding'
cdp,test equivalence,0.189272117827823,'Instruction Set'
multiple,exception,0.21038604501879563,'Instruction Set'
logic unit,adder,0.20396083986970615,'2.1 ALU'
logic,functionality,0.20372380451797759,'2.1 ALU'
assumes,otherwise,0.2122682762435299,'2.2.1 Load Example'
inc.,address tag,0.19223321340131796,'Introduction'
chmod +x,chmod,0.19801303237533216,'11 FPGA Synthesis'
28,buffered,0.24687804990232287,'Instruction Set Encoding'
type,rn offset_12,0.3671079536047731,'4.3.1 Encode immediate value'
pl,field,0.19688074646326484,'4.1 Condition Encoding'
assembly,run barrel_shift,0.28126581639516773,'10.6 Programs'
amber project area,alone,0.18913965516159195,'10.7.2 Building the kernel from source'
detail,occurs,0.22449475492974091,'Amber 23 Pipeline Architecture'
reset generation,pll,0.20525899808437778,'Amber FPGA System'
read value,broke,0.2587717446192113,'10.5 Hardware Tests'
compiling,simply,0.18999861848563163,'10.3.2 With Veritak'
ownership,multiply,0.25808351063517054,'8.1 Amber Port List'
generation,free,0.2351717238104043,'10.4.1 Disassembly Output File'
read request,cached,0.5956601830204414,'8.3 Amber 25 Verilog Files'
data coregop operation coprocessor,known,0.18942307787538876,'Instruction Set Encoding'
"""hello",loader,0.19525883157940446,'10.7.1 Using the pre-compiled memory image'
stall signal,initialization,0.30128295307096303,'8.1 Amber Port List'
load register,verilog module,0.1950277850110971,'Instruction Set'
sp605 development board,help,0.2257977574757924,'12 Using Boot-Loader'
bit clear,bit,0.1481433760796877,'4.2 Opcode Encoding'
results,depending,0.19472752893458975,'11.1 Synthesis Results'
register transfer,"reset logic,",0.1971762747387876,'Instruction Set Encoding'
xilinx,register_bank,0.19184355889989696,'8.4 Project Directory Structure'
clear,find,0.20177878718617012,'4.1 Condition Encoding'
mode,ldm,0.3729378936620909,'4.5 Shift Encoding'
init,ramdisk,0.18903885965381131,'10.7.1 Using the pre-compiled memory image'
less,take,0.1905959228772038,'Instruction Set'
let,4.6,0.2681498501418652,'4.8 Booth's Multiplication Algorithm'
a25_config_definesv defines,load address,0.21757529142572546,'8.3 Amber 25 Verilog Files'
linux version,lite,0.5056331162486326,'10.7.1 Using the pre-compiled memory image'
109,invalidated,0.2083550471166581,'11.1 Synthesis Results'
requests,28,0.20875683257463884,'8.3 Amber 25 Verilog Files'
transfer mtrans,"reset logic,",0.18605576345997352,'Instruction Set Encoding'
r8,-r14,0.1785682264500888,'10.5 Hardware Tests'
mhz,pipeline architecture,0.23058344280593265,'Introduction'
core specification,core specification may,0.17778154870473897,'Instruction Set'
handles,types,0.2024871526463502,'Amber 23 Pipeline Architecture'
coprocessor cortrans register,processing,0.20310562524419254,'Instruction Set Encoding'
transfer trans block data,save,0.1930060068376895,'Instruction Set Encoding'
load coprocessor,possibly,0.19985092262921797,'Instruction Set'
31,processor mode,0.1724196820608259,'Instruction Set Encoding'
mnemonic,extension,0.24135743287560962,'4.1 Condition Encoding'
cache configuration,add instruction,0.19047734745599404,'11.1 Synthesis Results'
used,stored,0.3093220898614129,'2.2.1 Load Example'
uart_rx,bug,0.1883375731737838,'10.5 Hardware Tests'
-supervisor,-user,0.19821706653769872,'Registers'
r5,source file,0.20007908305098354,'Registers'
encode immediate value,encode immediate value encoding,0.18410742472326108,'4.3.1 Encode immediate value'
r13_svc,cp opcode,0.1897959677276533,'Registers'
peripherals,frequency,0.21428600540366452,'11.1 Synthesis Results'
gnu download,interface,0.25149556314999955,'10.2 Installing the Compiler'
directly,negative,0.206395681563585,'Instruction Set'
development,tests,0.2002054134892783,'Amber Project'
simple test,list,0.1906724799735987,'10.6.3 Ethmac Test'
interrupt controller,primary,0.125970929508498,'Amber FPGA System'
ldrb,r10_firq,0.18149413066204817,'Instruction Set'
complete,locate,0.23546236098852605,'10.5 Hardware Tests'
development board,development board,0.16244595703850984,'8.4 Project Directory Structure'
terminates,routing,0.2054975757262881,'10.4.2 VCD Output File'
flexible,options,0.1771688492808156,'11 FPGA Synthesis'
get,"execution code,",0.2040868550990239,'10.4.2 VCD Output File'
a23_fetch.v,xilinx library,0.21759352222567455,'8.2 Amber 23 Verilog Files'
asserted,"fast interrupt request,",0.2227770051145653,'8.1 Amber Port List'
"patch files,",amber boot,0.21986626203748585,'10.7.2 Building the kernel from source'
unsigned,carry flag,0.2586669573921442,'4.1 Condition Encoding'
cp opcode,lp,0.19909642763474017,'Instruction Set Encoding'
could,occur,0.23189976386488417,'8.1 Amber Port List'
skipping,size,0.40640207194854283,'10.5 Hardware Tests'
turn,free,0.20905795714210423,'10.4.1 Disassembly Output File'
status,ldm4,0.24797376344328173,'10.5 Hardware Tests'
co-processor,cache_flush,0.20412425277674281,'10.5 Hardware Tests'
logical,hardware,0.1865349581773841,'8.2 Amber 23 Verilog Files'
large,blocks,0.18750692182560405,'10.4.2 VCD Output File'
r15,coregen,0.25517610057606216,'8.2 Amber 23 Verilog Files'
toolset,amber processor,0.2530873668659347,'Introduction'
versions,2001,0.21172484389858798,'Interrupts'
mvn operation,updated,0.3149676283676033,'Instruction Set'
pipeline,exception,0.2067120448669532,'2.2.1 Load Example'
ethernet i/f,b22,0.15590291561777883,'Amber FPGA System'
file system,want,0.26144483207842706,'10.7.2 Building the kernel from source'
developed,save,0.21450663043465495,'Introduction'
takes,hour,0.22059170959548188,'10.7.1 Using the pre-compiled memory image'
field,pl,0.19688074646326484,'2.1 ALU'
o_wb_stb,instantiated,0.21637385218751762,'8.1 Amber Port List'
along,passed,0.1643667651603686,'Amber 23 Pipeline Architecture'
included,remember,0.2593116415354977,'10.2.1 GNU Tools Usage'
user mode,-r14,0.7522922015683462,'10.5 Hardware Tests'
amber project,project',0.17795840916721392,'10.7.2 Building the kernel from source'
utilities,applications,0.28015746540742564,'8.4 Project Directory Structure'
jumps,user,0.4018640545796433,'10.5 Hardware Tests'
cores,save,0.19274566385674374,'Introduction'
"register bank,",control,0.2224843560289428,'Amber 23 Pipeline Architecture'
ngbbuild,ram disk,0.18584709928840581,'11 FPGA Synthesis'
libc library,dump,0.34032738902569065,'10.6.2 Hello World'
run,start menu,0.32820396637838045,'12.1 Configure HyperTerminal'
2nd,place,0.197397858958014,'4.8 Booth's Multiplication Algorithm'
execute instruction,linux performance,0.6332591813151394,'10.5 Hardware Tests'
frequency,peripherals,0.21428600540366452,'11.1 Synthesis Results'
include,simultaneously,0.25929226358600505,'8.4 Project Directory Structure'
real,simultaneously,0.29405351558214876,'8.3 Amber 25 Verilog Files'
trce,simulator,0.18766406094029411,'11 FPGA Synthesis'
run -a,"verilog code,",0.3565702697351226,'10.5 Hardware Tests'
area,"mov instruction,",0.23085147802254874,'10.5 Hardware Tests'
connecting,operations,0.2588470284981909,'8.3 Amber 25 Verilog Files'
stmfa,empty descending,0.20503838813093453,'4.5 Shift Encoding'
ready,ready,0.170995744251063,'10.2 Installing the Compiler'
boot-loader.map,elfsplitter.o,0.19333494435390233,'10.2.1 GNU Tools Usage'
ram,front,0.21399628115287375,'11 FPGA Synthesis'
go,generated,0.3374241542815676,'8.4 Project Directory Structure'
rn eor shifter_operand s,always,0.1976629641911433,'4.2 Opcode Encoding'
"link register,",multiply,0.19360615356089345,'Interrupts'
synthesizing,critical,0.26714214448107226,'11.1 Synthesis Results'
module structure,fetch,0.19514355403736547,'8.2 Amber 23 Verilog Files'
u23,access post-indexed:,0.15863497297112494,'4.3.1 Encode immediate value'
control register,continues,0.22909970379234643,'10.7.1 Using the pre-compiled memory image'
l20 distinguishes,l20,0.15638274172103128,'4.5 Shift Encoding'
source,core source,0.12945007715413673,'8.2 Amber 23 Verilog Files'
entire,dma,0.20741650247840812,'10.5 Hardware Tests'
amber source,i_system_rdy,0.226572710358663,'8.2 Amber 23 Verilog Files'
checks,reads,0.25482228490495545,'10.5 Hardware Tests'
design,78,0.20179542315619034,'10.3.2 With Veritak'
alone,signals,0.1951879793075074,'10.6.2 Hello World'
'b',/ index,0.1930498984739823,'4.3.1 Encode immediate value'
adjusted,access post-indexed:,0.16548412827248193,'4.3.1 Encode immediate value'
alu,co-processor,0.2131675171575178,'8.2 Amber 23 Verilog Files'
project directory,"mov r1,",0.19048952290929144,'8.4 Project Directory Structure'
complex,interrupts,0.27681141788446134,'Introduction'
line,user writable,0.20964183051830879,'Cache'
right,obtained,0.21647074111987014,'4.8 Booth's Multiplication Algorithm'
-a,run -a,0.17836189020649004,'10.5 Hardware Tests'
amber_dump_vcd,memory file,0.1928916652904154,'10.4.2 VCD Output File'
a25_execute.v,debug module,0.20557153641272788,'8.3 Amber 25 Verilog Files'
"project settings,",called.,0.1984547553719985,'10.3.2 With Veritak'
pre_fetch_instruction register,store,0.26102168530144915,'2.2.1 Load Example'
ldm,user,0.3793775160586069,'4.5 Shift Encoding'
cpsr_carry barrel_shift_carry,cpsr_carry,0.1748587251599874,'2.1 ALU'
like,occurs,0.22591079060441693,'Amber 23 Pipeline Architecture'
50000,incorporated,0.19006443863555114,'10.4.2 VCD Output File'
memory stage,simple application,0.1938208612721998,'8.3 Amber 25 Verilog Files'
different,17,0.20276722679751513,'2.1 ALU'
boot sram,check,0.2044768154725442,'10.5 Hardware Tests'
generating,assumes,0.20237184017736096,'2.2.1 Load Example'
risc machine family,lines,0.20026779055499738,'Introduction'
running,page,0.23904947089406547,'10.3 Running Simulations'
rn or shifter_operand,rn or,0.14072414337602474,'4.2 Opcode Encoding'
1.,two's,0.2006169766220585,'4.8 Booth's Multiplication Algorithm'
bits,family,0.18390398882809827,'Registers'
"irq mask,",subsequent,0.23420113124984127,'Registers'
cpsr_carry,cpsr_carry barrel_shift_carry,0.1748587251599874,'2.1 ALU'
processing,sp605 spartan-6 fpga,0.20700392135171428,'Instruction Set Encoding'
calls,gives,0.2206927190747356,'10.4.3 Program Trace Utility'
offset,offset,0.0,'Instruction Set Encoding'
xilinx sp605 development,help,0.21975745752176226,'12 Using Boot-Loader'
elfsplitter.o elfsplitter.c,elfsplitter.o elfsplitter.c,0.15793356934299568,'10.2.1 GNU Tools Usage'
numbers,adds,0.25947607585499965,'10.5 Hardware Tests'
written,important,0.19558751261648036,'8.4 Project Directory Structure'
released,public,0.2656655115923514,'2.1 ALU'
wishbone interface,conflict,0.21350841425852507,'Amber 23 Pipeline Architecture'
tick,reverse subtract,0.18378333579008974,'2.2.1 Load Example'
device,fpga target device,0.23511380934728673,'11 FPGA Synthesis'
immed_24,mla,0.1868689018605181,'Instruction Set'
ldr_str_pc,ldr_str_pc,0.09024775391028325,'10.5 Hardware Tests'
i_wb_err,xilinx library,0.21759352222567455,'8.1 Amber Port List'
together,assumes,0.18334834900304112,'Instruction Set'
tools,it's,0.21465967748562578,'10.2.1 GNU Tools Usage'
variant,also,0.2809329429742139,'Introduction'
conflict_rd,address exception,0.19616802569066735,'10.5 Hardware Tests'
link,fragment,0.22077617274564557,'Instruction Set'
xilinx sp605 spartan-6 fpga,known,0.19165497038909432,'Introduction'
earlier,2.6,0.21927829320020553,'Introduction'
increment after,db,0.19035705893139745,'4.5 Shift Encoding'
main,execution stage,0.28192681922741647,'Amber 23 Pipeline Architecture'
v2a isa,variant,0.20258074661236022,'Introduction'
r14_firq,accumulate,0.17898839871581076,'Registers'
execute,o_wb_cyc,0.20526968984406677,'2.2.2 Store Example'
basis,language,0.4001741043078379,'10.6 Programs'
teq,mul,0.20527259845892604,'Instruction Set'
handler,14,0.5018281619480629,'Instruction Set'
trans,"block loads,",0.23000883688051796,'Instruction Set'
second,bits,0.23593883045335823,'12.1 Configure HyperTerminal'
adder,17,0.22306526977884397,'2.1 ALU'
0.75,unified,0.20422705886147166,'Introduction'
logical,fragment,0.1919408640596845,'Instruction Set'
descending,right,0.1928383689973699,'4.5 Shift Encoding'
changes,configuration,0.19181551168224387,'10.5 Hardware Tests'
switches,store coprocessor,0.20261587927263291,'8.3 Amber 25 Verilog Files'
table,logically,0.25508984366269055,'8.1 Amber Port List'
dabhand,risc,0.19127282396753104,'Introduction'
bitwise,move,0.20274279188544975,'Instruction Set'
instance,fetches,0.19985331667509126,'8.3 Amber 25 Verilog Files'
explicitly,versions,0.22370023974261133,'Introduction'
barrel,a23_decompile.v,0.20089387318439147,'8.3 Amber 25 Verilog Files'
"sim directory,",execution,0.19671423244370742,'10.3.1 With Modelsim'
stm instruction,stm2,0.4876768580745434,'10.5 Hardware Tests'
s bit,lsr,0.1914369942258296,'4.2 Opcode Encoding'
store example,"r0 register,",0.22044524371714644,'2.2.2 Store Example'
functionality,purpose,0.3237913080212645,'Amber Project'
project,i_irq,0.20096346350439948,'8.4 Project Directory Structure'
value encoding,( sp,0.24006967538564186,'4.3.1 Encode immediate value'
row,triggered,0.23601416386745036,'10.5 Hardware Tests'
ia32,sourcery gnu,0.20340219611024332,'10.2 Installing the Compiler'
14,handler,0.5018281619480629,'Instruction Set Encoding'
table,timers,0.2972950711909527,'Cache'
instructions,right,0.1980876163774434,'4.5 Shift Encoding'
bits,second,0.23593883045335823,'12.1 Configure HyperTerminal'
"work directory,",o_wb_sel,0.20870603998674805,'8.4 Project Directory Structure'
located,needing,0.21230419175561432,'8.4 Project Directory Structure'
anding,port list,0.21528494639774198,'Instruction Set'
ignored,offset_12 b22,0.1870994725894324,'Instruction Set Encoding'
edit,want,0.20826802950289175,'10.3.2 With Veritak'
simultaneously,real,0.29405351558214876,'8.3 Amber 25 Verilog Files'
words,semaphores,0.2053747279395266,'Cache'
simulator,gtkwave,0.22096099159554403,'10.7.1 Using the pre-compiled memory image'
complicate,account,0.1970420524409723,'2.2.1 Load Example'
tue,gmt,0.19098432852307812,'10.7.1 Using the pre-compiled memory image'
disassembly,10.4.2,0.1828305309397663,'10.4.1 Disassembly Output File'
"amber core,",software,0.22098066212049156,'Instruction Set'
immediate,encode_imm,0.1808467051115301,'4.3.1 Encode immediate value'
transfer software,"reset logic,",0.1979705969729886,'Instruction Set Encoding'
invalid condition,condition,0.1728788164796949,'4.1 Condition Encoding'
"reset logic,",interrupt swi,0.19955924144139062,'Introduction'
arm instruction,v2a instruction,0.18314098240287605,'Introduction'
tb_uart,verify,0.18587233980759085,'10.5 Hardware Tests'
usually,relative,0.26448014841987333,'11.1 Synthesis Results'
vmlinux.mem file,bare,0.19743955603498606,'10.7.2 Building the kernel from source'
z v,encoding,0.1784288807326316,'2.1 ALU'
co-processor,flow2,0.20412425277674281,'10.5 Hardware Tests'
cope,stream,0.4128679831170155,'10.5 Hardware Tests'
mlas_bug,mlas_bug,0.09024775391028325,'10.5 Hardware Tests'
including,wrappers,0.21649314361498767,'8.4 Project Directory Structure'
10.4,installed,0.4878177793198749,'10.4 Simulation output files'
"firq mask,",fragment,0.214505580031941,'Registers'
signals,alone,0.1951879793075074,'10.4.2 VCD Output File'
detected,larger,0.26477745052848145,'Introduction'
main loop,test,0.209503572138428,'10.5 Hardware Tests'
"output file,",validate,0.19991743123677158,'10.4.2 VCD Output File'
10.4.2,software,0.23078123851768514,'10.4.2 VCD Output File'
simple application,application,0.19843496723635184,'8.4 Project Directory Structure'
ext2,init file,0.18706457952860361,'10.7.2 Building the kernel from source'
"run linux,",cache specification,0.2996438429507173,'Amber FPGA System'
shifter_operand s,'l',0.2011372480246196,'4.2 Opcode Encoding'
wishbone,wishbone access,0.1826739619382477,'Amber 23 Pipeline Architecture'
load register byte,operating,0.372670752108533,'Instruction Set'
normally,generic,0.18554451010500495,'8.4 Project Directory Structure'
fpga system,toolset,0.25095574138901655,'Introduction'
subversion,done,0.2874759486737802,'10.1 Installing the Amber project'
write back,stand-alone replacement,0.2701049848663674,'8.3 Amber 25 Verilog Files'
rn or,rn or shifter_operand,0.14072414337602474,'4.2 Opcode Encoding'
let p,gt,0.1844999741949027,'4.8 Booth's Multiplication Algorithm'
stage,fetch stage,0.17207622859790644,'Amber 23 Pipeline Architecture'
verifying,important,0.28594369863054375,'8.4 Project Directory Structure'
hits,via,0.21741530190925423,'Amber 23 Pipeline Architecture'
irq,store instruction,0.190320073899856,'Interrupts'
entire simulation,execution,0.19439727178325872,'10.4.2 VCD Output File'
screen,2011,0.1897315123591698,'12.1 Configure HyperTerminal'
sets,creates,0.2069485085769947,'10.5 Hardware Tests'
datapath control,decode -the,0.29658875743455954,'Amber 23 Pipeline Architecture'
2.6,memory management,0.2887638980503981,'Introduction'
downloads,generates,0.19134863710586908,'12.2 Configure the FPGA'
gtkwave viewer,wall,0.24552302950617974,'10.4.2 VCD Output File'
locations,18,0.23384431096274197,'Instruction Set'
veritak,veritak verilog,0.17342674512572837,'10.3.2 With Veritak'
individual,combined,0.17139518119158764,'2.1 ALU'
subtract,reread,0.23063805112969873,'Instruction Set'
stmda,'s',0.18164776494535304,'4.5 Shift Encoding'
ways,fpga block,0.20045231961277088,'Cache'
ldmfd,full ascending,0.19816638164403147,'4.5 Shift Encoding'
form,rn eor,0.33378960435503435,'4.8 Booth's Multiplication Algorithm'
xilinx spartan-6,xilinx spartan-6,0.12033033854704434,'Amber FPGA System'
stack,complement,0.24674272683988088,'4.5 Shift Encoding'
clocks_resets.v,clocks_resets.v,0.0,'Amber FPGA System'
fetch,ldc,0.21275655198143736,'2.2.2 Store Example'
want,image file,0.31203815973958987,'10.3.2 With Veritak'
mem,verify,0.18706719136026295,'10.5 Hardware Tests'
r12,byte,0.2536273458094079,'Registers'
10,uses,0.19496496860887574,'2.2.1 Load Example'
menu,run,0.2523547873149004,'12.1 Configure HyperTerminal'
let,let x,0.22043477434104605,'4.8 Booth's Multiplication Algorithm'
tool,generate,0.2942886876630751,'Amber FPGA System'
"str r10,",list,0.18697176282704153,'10.4.1 Disassembly Output File'
40,complex,0.21044194739513214,'Introduction'
either,buffered,0.23505079756977382,'8.3 Amber 25 Verilog Files'
register value,mvn,0.23354443445989384,'Instruction Set'
possibly,load coprocessor,0.19985092262921797,'Instruction Set'
hardware flow,"verilog code,",0.3125515792564836,'12.1 Configure HyperTerminal'
passes,original,0.22689216484000382,'Instruction Set'
instead,receive,0.20398839362591756,'10.5 Hardware Tests'
completed,executing,0.18871216078382505,'8.1 Amber Port List'
ddr3 sdram,sdram,0.19938240095363605,'Amber FPGA System'
"miss occurs,",cycle,0.30516846947272264,'Introduction'
indicate,must,0.19249199821780086,'8.1 Amber Port List'
carry_in,full descending,0.21240125222404496,'2.1 ALU'
printed,currently,0.2671979349681534,'8.3 Amber 25 Verilog Files'
active,decoded,0.2064976036204252,'2.2.2 Store Example'
understands,fatal,0.1962955954368207,'10.3.1 With Modelsim'
thousand,dumping,0.1898921886659789,'10.4.2 VCD Output File'
website,still,0.22933559998682984,'10.1 Installing the Amber project'
zero,words,0.19694367520136247,'Registers'
's',ldmda,0.18222389350774632,'4.5 Shift Encoding'
processor,simple example,0.20086019801279953,'2.2.2 Store Example'
need,chain,0.20292397511506657,'10.2 Installing the Compiler'
co-processor function,co-processor,0.18232169001454052,'10.5 Hardware Tests'
"synthesis scripts,",includes,0.2056216446734443,'8.4 Project Directory Structure'
miss,set,0.29508192510795667,'Introduction'
configured,parity,0.2064430155055628,'12.1 Configure HyperTerminal'
i_irq,project,0.20096346350439948,'8.1 Amber Port List'
flag,ne,0.21415479438712665,'4.1 Condition Encoding'
gt,equal,0.19042849788938138,'4.1 Condition Encoding'
uses,10,0.19496496860887574,'8.2 Amber 23 Verilog Files'
lr,cache specification,0.19566104729366973,'Instruction Set Encoding'
fails,constrains,0.2058498157733958,'11 FPGA Synthesis'
controller bridge,bridge,0.25539286870949074,'Amber FPGA System'
hw/vlog/amber23,process,0.1907180380031487,'8.4 Project Directory Structure'
next,depend,0.18917884145811775,'12.2 Configure the FPGA'
sub,exception,0.233306896394568,'Instruction Set'
user firq irq >,hour,0.22192597052068294,'10.6.1 Boot Loader'
