<html><body><samp><pre>
<!@TC:1566758221>
<a name=compilerReport624></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1566758221> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport625></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1566758221> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v:14:7:14:14:@N:CG364:@XP_MSG">uart_tx.v(14)</a><!@TM:1566758221> | Synthesizing module uart_tx in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v:14:7:14:14:@N:CG364:@XP_MSG">uart_rx.v(14)</a><!@TM:1566758221> | Synthesizing module uart_rx in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v:1:7:1:11:@N:CG364:@XP_MSG">coms.v(1)</a><!@TM:1566758221> | Synthesizing module coms in library work.

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v:138:22:138:40:@W:CG360:@XP_MSG">coms.v(138)</a><!@TM:1566758221> | Removing wire rx_data_ready_prev, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v:164:2:164:8:@W:CL169:@XP_MSG">coms.v(164)</a><!@TM:1566758221> | Pruning unused register rx_crc[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v:115:2:115:8:@W:CL169:@XP_MSG">coms.v(115)</a><!@TM:1566758221> | Pruning unused register tx_crc[15:0]. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v:2:7:2:10:@N:CG364:@XP_MSG">TinyFPGA_B.v(2)</a><!@TM:1566758221> | Synthesizing module top in library work.

<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v:9:8:9:13:@W:CL158:@XP_MSG">TinyFPGA_B.v(9)</a><!@TM:1566758221> | Inout PIN_4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v:10:8:10:13:@W:CL158:@XP_MSG">TinyFPGA_B.v(10)</a><!@TM:1566758221> | Inout PIN_5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v:11:8:11:13:@W:CL158:@XP_MSG">TinyFPGA_B.v(11)</a><!@TM:1566758221> | Inout PIN_6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v:12:8:12:13:@W:CL158:@XP_MSG">TinyFPGA_B.v(12)</a><!@TM:1566758221> | Inout PIN_7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v:13:8:13:13:@W:CL158:@XP_MSG">TinyFPGA_B.v(13)</a><!@TM:1566758221> | Inout PIN_8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v:14:8:14:13:@W:CL158:@XP_MSG">TinyFPGA_B.v(14)</a><!@TM:1566758221> | Inout PIN_9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v:15:8:15:14:@W:CL158:@XP_MSG">TinyFPGA_B.v(15)</a><!@TM:1566758221> | Inout PIN_10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v:16:8:16:14:@W:CL158:@XP_MSG">TinyFPGA_B.v(16)</a><!@TM:1566758221> | Inout PIN_11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v:17:8:17:14:@W:CL158:@XP_MSG">TinyFPGA_B.v(17)</a><!@TM:1566758221> | Inout PIN_12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v:18:8:18:14:@W:CL158:@XP_MSG">TinyFPGA_B.v(18)</a><!@TM:1566758221> | Inout PIN_13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v:19:8:19:14:@W:CL158:@XP_MSG">TinyFPGA_B.v(19)</a><!@TM:1566758221> | Inout PIN_14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v:20:8:20:14:@W:CL158:@XP_MSG">TinyFPGA_B.v(20)</a><!@TM:1566758221> | Inout PIN_15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v:21:8:21:14:@W:CL158:@XP_MSG">TinyFPGA_B.v(21)</a><!@TM:1566758221> | Inout PIN_16 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v:22:8:22:14:@W:CL158:@XP_MSG">TinyFPGA_B.v(22)</a><!@TM:1566758221> | Inout PIN_17 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v:23:8:23:14:@W:CL158:@XP_MSG">TinyFPGA_B.v(23)</a><!@TM:1566758221> | Inout PIN_18 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v:24:8:24:14:@W:CL158:@XP_MSG">TinyFPGA_B.v(24)</a><!@TM:1566758221> | Inout PIN_19 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v:25:8:25:14:@W:CL158:@XP_MSG">TinyFPGA_B.v(25)</a><!@TM:1566758221> | Inout PIN_20 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v:26:8:26:14:@W:CL158:@XP_MSG">TinyFPGA_B.v(26)</a><!@TM:1566758221> | Inout PIN_21 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v:27:8:27:14:@W:CL158:@XP_MSG">TinyFPGA_B.v(27)</a><!@TM:1566758221> | Inout PIN_22 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v:28:8:28:14:@W:CL158:@XP_MSG">TinyFPGA_B.v(28)</a><!@TM:1566758221> | Inout PIN_23 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v:29:8:29:14:@W:CL158:@XP_MSG">TinyFPGA_B.v(29)</a><!@TM:1566758221> | Inout PIN_24 is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v:49:2:49:8:@N:CL201:@XP_MSG">uart_rx.v(49)</a><!@TM:1566758221> | Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
<font color=#A52A2A>@W:<a href="@W:CL249:@XP_HELP">CL249</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v:49:2:49:8:@W:CL249:@XP_MSG">uart_rx.v(49)</a><!@TM:1566758221> | Initial value is not supported on state machine r_SM_Main</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v:37:2:37:8:@N:CL189:@XP_MSG">uart_tx.v(37)</a><!@TM:1566758221> | Register bit r_Clock_Count[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v:37:2:37:8:@N:CL189:@XP_MSG">uart_tx.v(37)</a><!@TM:1566758221> | Register bit r_Clock_Count[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v:37:2:37:8:@N:CL189:@XP_MSG">uart_tx.v(37)</a><!@TM:1566758221> | Register bit r_Clock_Count[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v:37:2:37:8:@N:CL189:@XP_MSG">uart_tx.v(37)</a><!@TM:1566758221> | Register bit r_Clock_Count[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v:37:2:37:8:@N:CL189:@XP_MSG">uart_tx.v(37)</a><!@TM:1566758221> | Register bit r_Clock_Count[8] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v:37:2:37:8:@W:CL279:@XP_MSG">uart_tx.v(37)</a><!@TM:1566758221> | Pruning register bits 8 to 4 of r_Clock_Count[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v:37:2:37:8:@N:CL201:@XP_MSG">uart_tx.v(37)</a><!@TM:1566758221> | Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
<font color=#A52A2A>@W:<a href="@W:CL249:@XP_HELP">CL249</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v:37:2:37:8:@W:CL249:@XP_MSG">uart_tx.v(37)</a><!@TM:1566758221> | Initial value is not supported on state machine r_SM_Main</font>

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 25 20:37:01 2019

###########################################################]
<a name=compilerReport626></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1566758221> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 25 20:37:01 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 25 20:37:01 2019

###########################################################]

</pre></samp></body></html>
