static void F_1 ( void T_1 * V_1 , unsigned int V_2 ,\r\nunsigned int V_3 )\r\n{\r\nT_2 V_4 ;\r\nV_4 = F_2 ( V_1 + V_5 ) ;\r\nV_4 &= V_6 ;\r\nswitch ( V_2 & V_7 ) {\r\ncase V_8 :\r\nV_4 &= V_8 ;\r\nbreak;\r\ncase V_9 :\r\nV_4 |= V_9 ;\r\nbreak;\r\ncase V_10 :\r\nV_4 |= V_10 ;\r\nbreak;\r\n}\r\nF_3 ( V_4 , V_1 + V_5 ) ;\r\nswitch ( V_3 & V_11 ) {\r\ncase V_12 :\r\nV_4 &= V_12 ;\r\nbreak;\r\ncase V_13 :\r\nV_4 |= V_13 ;\r\nbreak;\r\n}\r\nF_3 ( V_4 , V_1 + V_5 ) ;\r\n}\r\nstatic void F_4 ( void T_1 * V_1 )\r\n{\r\nF_3 ( V_14 , V_1 + V_15 ) ;\r\nF_3 ( V_14 , V_1 + V_16 ) ;\r\nF_3 ( V_14 , V_1 + V_17 ) ;\r\n}\r\nstatic void F_5 ( void T_1 * V_1 , int V_18 ,\r\nint V_19 )\r\n{\r\nT_2 V_20 , V_4 ;\r\nV_20 = ( V_19 / V_21 ) - 1 ;\r\nV_4 = F_2 ( V_1 + F_6 ( V_18 ) ) ;\r\nV_4 |= ( V_20 << V_22 ) ;\r\nF_3 ( V_4 , V_1 + F_6 ( V_18 ) ) ;\r\n}\r\nstatic void F_7 ( void T_1 * V_1 , int V_18 ,\r\nint V_19 )\r\n{\r\nT_2 V_20 , V_4 ;\r\nV_20 = ( V_19 / V_23 ) - 1 ;\r\nV_4 = F_2 ( V_1 + F_8 ( V_18 ) ) ;\r\nV_4 |= ( V_20 << V_22 ) ;\r\nF_3 ( V_4 , V_1 + F_8 ( V_18 ) ) ;\r\n}\r\nstatic void F_9 ( void T_1 * V_1 , int V_18 )\r\n{\r\nT_2 V_4 ;\r\nV_4 = F_2 ( V_1 + F_6 ( V_18 ) ) ;\r\nV_4 |= V_24 ;\r\nF_3 ( V_4 , V_1 + F_6 ( V_18 ) ) ;\r\n}\r\nstatic void F_10 ( void T_1 * V_1 , int V_18 )\r\n{\r\nT_2 V_4 ;\r\nV_4 = F_2 ( V_1 + F_6 ( V_18 ) ) ;\r\nV_4 &= ~ V_24 ;\r\nF_3 ( V_4 , V_1 + F_6 ( V_18 ) ) ;\r\n}\r\nstatic void F_11 ( void T_1 * V_1 , int V_18 ,\r\nint V_25 )\r\n{\r\nT_2 V_4 ;\r\nV_4 = F_2 ( V_1 + F_8 ( V_18 ) ) ;\r\nV_4 &= ~ ( V_26 << V_27 ) ;\r\nV_4 |= ( V_25 << V_27 ) ;\r\nF_3 ( V_4 , V_1 + F_8 ( V_18 ) ) ;\r\n}\r\nstatic void F_12 ( void T_1 * V_1 , int V_18 )\r\n{\r\nT_2 V_4 ;\r\nV_4 = F_2 ( V_1 + F_8 ( V_18 ) ) ;\r\nV_4 |= V_28 ;\r\nF_3 ( V_4 , V_1 + F_8 ( V_18 ) ) ;\r\n}\r\nstatic void F_13 ( void T_1 * V_1 , int V_18 ,\r\nint V_25 )\r\n{\r\nT_2 V_4 ;\r\nV_4 = F_2 ( V_1 + F_8 ( V_18 ) ) ;\r\nV_4 &= ~ ( V_26 << V_29 ) ;\r\nV_4 |= ( V_25 << V_29 ) ;\r\nF_3 ( V_4 , V_1 + F_8 ( V_18 ) ) ;\r\n}\r\nstatic void F_14 ( void T_1 * V_1 , int V_18 )\r\n{\r\nT_2 V_4 ;\r\nV_4 = F_2 ( V_1 + F_8 ( V_18 ) ) ;\r\nV_4 |= V_30 ;\r\nF_3 ( V_4 , V_1 + F_8 ( V_18 ) ) ;\r\n}\r\nstatic void F_15 ( void T_1 * V_1 , int V_18 )\r\n{\r\nT_2 V_4 ;\r\nV_4 = F_2 ( V_1 + F_8 ( V_18 ) ) ;\r\nV_4 &= ~ ( V_30 ) ;\r\nF_3 ( V_4 , V_1 + F_8 ( V_18 ) ) ;\r\n}\r\nstatic void F_16 ( void T_1 * V_1 , int V_18 )\r\n{\r\nT_2 V_4 ;\r\nV_4 = F_2 ( V_1 + F_8 ( V_18 ) ) ;\r\nV_4 |= V_31 ;\r\nF_3 ( V_4 , V_1 + F_8 ( V_18 ) ) ;\r\n}\r\nstatic void F_17 ( void T_1 * V_1 , int V_18 )\r\n{\r\nT_2 V_4 ;\r\nV_4 = F_2 ( V_1 + F_8 ( V_18 ) ) ;\r\nV_4 &= ~ ( V_31 ) ;\r\nF_3 ( V_4 , V_1 + F_8 ( V_18 ) ) ;\r\n}\r\nstatic void F_18 ( void T_1 * V_1 , int V_18 ,\r\nint V_32 )\r\n{\r\nT_2 V_4 ;\r\nV_4 = F_2 ( V_1 + F_6 ( V_18 ) ) ;\r\nif ( V_32 == V_33 ) {\r\nV_4 |= V_33 ;\r\n} else {\r\nif ( V_32 <= 64 )\r\nV_4 |= V_34 ;\r\nelse if ( V_32 <= 96 )\r\nV_4 |= V_35 ;\r\nelse if ( V_32 <= 128 )\r\nV_4 |= V_36 ;\r\nelse if ( V_32 <= 192 )\r\nV_4 |= V_37 ;\r\nelse if ( V_32 <= 256 )\r\nV_4 |= V_38 ;\r\nelse if ( V_32 <= 384 )\r\nV_4 |= V_39 ;\r\nelse\r\nV_4 |= V_40 ;\r\n}\r\nF_3 ( V_4 , V_1 + F_6 ( V_18 ) ) ;\r\n}\r\nstatic void F_19 ( void T_1 * V_1 , int V_18 ,\r\nint V_41 )\r\n{\r\nT_2 V_4 ;\r\nV_4 = F_2 ( V_1 + F_8 ( V_18 ) ) ;\r\nif ( V_41 == V_42 ) {\r\nV_4 |= V_42 ;\r\n} else {\r\nif ( V_41 <= 64 )\r\nV_4 |= V_43 ;\r\nelse if ( V_41 <= 96 )\r\nV_4 |= V_44 ;\r\nelse if ( V_41 <= 128 )\r\nV_4 |= V_45 ;\r\n}\r\nF_3 ( V_4 , V_1 + F_8 ( V_18 ) ) ;\r\n}\r\nconst struct V_46 * F_20 ( void )\r\n{\r\nreturn & V_47 ;\r\n}
