# CMOS-circuit-design

## Overview
This repository contains transistor-level CMOS circuit design projects developed using **Cadence Virtuoso** as part of undergraduate VLSI coursework at **Chittagong University of Engineering and Technology (CUET)**.

## Project Included
### BCD to Excess-3 Decoder
- Complete transistor-level CMOS implementation
- Designed using NOT, AND, OR, and XOR gates
- Functionality verified through simulation
- Power consumption analyzed

## Tools & Technologies
- Cadence Virtuoso
- CMOS VLSI Design
- Transistor-Level Simulation

## Repository Structure

