{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 20:37:51 2019 " "Info: Processing started: Wed Oct 30 20:37:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decoder_n_m -c decoder_n_m --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off decoder_n_m -c decoder_n_m --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../func_prims.vhd 41 20 " "Info: Found 41 design units, including 20 entities, in source file ../func_prims.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 func_prims " "Info: Found design unit 1: func_prims" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 and_2-concurrent " "Info: Found design unit 2: and_2-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 122 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 and_3-concurrent " "Info: Found design unit 3: and_3-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 134 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 and_4-concurrent " "Info: Found design unit 4: and_4-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 146 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 and_5-concurrent " "Info: Found design unit 5: and_5-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 158 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 or_2-concurrent " "Info: Found design unit 6: or_2-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 170 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 or_3-concurrent " "Info: Found design unit 7: or_3-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 182 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 or_4-concurrent " "Info: Found design unit 8: or_4-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 194 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 or_5-concurrent " "Info: Found design unit 9: or_5-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 206 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 inverter-concurrent " "Info: Found design unit 10: inverter-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 218 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 nand_2-concurrent " "Info: Found design unit 11: nand_2-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 230 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 nand_3-concurrent " "Info: Found design unit 12: nand_3-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 242 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 nand_4-concurrent " "Info: Found design unit 13: nand_4-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 254 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 nand_5-concurrent " "Info: Found design unit 14: nand_5-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 266 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 nor_2-concurrent " "Info: Found design unit 15: nor_2-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 278 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 nor_3-concurrent " "Info: Found design unit 16: nor_3-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 290 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 nor_4-concurrent " "Info: Found design unit 17: nor_4-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 302 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 nor_5-concurrent " "Info: Found design unit 18: nor_5-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 314 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 not1-concurrent " "Info: Found design unit 19: not1-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 326 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 xor_2-concurrent " "Info: Found design unit 20: xor_2-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 338 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 xnor_2-concurrent " "Info: Found design unit 21: xnor_2-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 350 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 and_2 " "Info: Found entity 1: and_2" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 117 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 and_3 " "Info: Found entity 2: and_3" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 129 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 and_4 " "Info: Found entity 3: and_4" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 141 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 and_5 " "Info: Found entity 4: and_5" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 153 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 or_2 " "Info: Found entity 5: or_2" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 165 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 or_3 " "Info: Found entity 6: or_3" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 177 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 or_4 " "Info: Found entity 7: or_4" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 189 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 or_5 " "Info: Found entity 8: or_5" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 201 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 inverter " "Info: Found entity 9: inverter" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 213 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 nand_2 " "Info: Found entity 10: nand_2" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 225 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 nand_3 " "Info: Found entity 11: nand_3" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 237 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 nand_4 " "Info: Found entity 12: nand_4" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 249 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 nand_5 " "Info: Found entity 13: nand_5" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 261 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 nor_2 " "Info: Found entity 14: nor_2" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 273 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 nor_3 " "Info: Found entity 15: nor_3" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 285 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 nor_4 " "Info: Found entity 16: nor_4" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 297 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 nor_5 " "Info: Found entity 17: nor_5" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 309 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 not1 " "Info: Found entity 18: not1" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 321 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 xor_2 " "Info: Found entity 19: xor_2" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 333 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 xnor_2 " "Info: Found entity 20: xnor_2" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/func_prims.vhd" 345 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_n_m.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder_n_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_n_m-structural " "Info: Found design unit 1: decoder_n_m-structural" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder_n_m " "Info: Found entity 1: decoder_n_m" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "decoder_n_m " "Info: Elaborating entity \"decoder_n_m\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN decoder_n_m.vhd(27) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(27): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN decoder_n_m.vhd(92) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(92): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(95) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(95): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(98) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(98): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(101) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(101): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(104) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(104): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(107) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(107): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(110) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(110): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(113) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(113): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(116) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(116): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(119) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(119): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(122) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(122): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(125) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(125): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(128) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(128): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(131) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(131): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(134) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(134): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(137) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(137): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(140) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(140): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ORDER decoder_n_m.vhd(15) " "Warning (10631): VHDL Process Statement warning at decoder_n_m.vhd(15): inferring latch(es) for signal or variable \"ORDER\", which holds its previous value in one or more paths through the process" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[0\] decoder_n_m.vhd(15) " "Info (10041): Inferred latch for \"ORDER\[0\]\" at decoder_n_m.vhd(15)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[1\] decoder_n_m.vhd(15) " "Info (10041): Inferred latch for \"ORDER\[1\]\" at decoder_n_m.vhd(15)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[2\] decoder_n_m.vhd(15) " "Info (10041): Inferred latch for \"ORDER\[2\]\" at decoder_n_m.vhd(15)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[3\] decoder_n_m.vhd(15) " "Info (10041): Inferred latch for \"ORDER\[3\]\" at decoder_n_m.vhd(15)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[4\] decoder_n_m.vhd(15) " "Info (10041): Inferred latch for \"ORDER\[4\]\" at decoder_n_m.vhd(15)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[5\] decoder_n_m.vhd(15) " "Info (10041): Inferred latch for \"ORDER\[5\]\" at decoder_n_m.vhd(15)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[6\] decoder_n_m.vhd(15) " "Info (10041): Inferred latch for \"ORDER\[6\]\" at decoder_n_m.vhd(15)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[7\] decoder_n_m.vhd(15) " "Info (10041): Inferred latch for \"ORDER\[7\]\" at decoder_n_m.vhd(15)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[8\] decoder_n_m.vhd(15) " "Info (10041): Inferred latch for \"ORDER\[8\]\" at decoder_n_m.vhd(15)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[9\] decoder_n_m.vhd(15) " "Info (10041): Inferred latch for \"ORDER\[9\]\" at decoder_n_m.vhd(15)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[10\] decoder_n_m.vhd(15) " "Info (10041): Inferred latch for \"ORDER\[10\]\" at decoder_n_m.vhd(15)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[11\] decoder_n_m.vhd(15) " "Info (10041): Inferred latch for \"ORDER\[11\]\" at decoder_n_m.vhd(15)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[12\] decoder_n_m.vhd(15) " "Info (10041): Inferred latch for \"ORDER\[12\]\" at decoder_n_m.vhd(15)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[13\] decoder_n_m.vhd(15) " "Info (10041): Inferred latch for \"ORDER\[13\]\" at decoder_n_m.vhd(15)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[14\] decoder_n_m.vhd(15) " "Info (10041): Inferred latch for \"ORDER\[14\]\" at decoder_n_m.vhd(15)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[15\] decoder_n_m.vhd(15) " "Info (10041): Inferred latch for \"ORDER\[15\]\" at decoder_n_m.vhd(15)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/decoder0/decoder_n_m.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 19 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 20:37:54 2019 " "Info: Processing ended: Wed Oct 30 20:37:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
