
---------- Begin Simulation Statistics ----------
final_tick                               2542134951500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 225399                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   225397                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.62                       # Real time elapsed on the host
host_tick_rate                              651123850                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197304                       # Number of instructions simulated
sim_ops                                       4197304                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012125                       # Number of seconds simulated
sim_ticks                                 12125106500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             52.126555                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  366580                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               703250                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2662                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            108603                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            958330                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29711                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          183447                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           153736                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1159706                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   70637                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        28257                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197304                       # Number of instructions committed
system.cpu.committedOps                       4197304                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.774318                       # CPI: cycles per instruction
system.cpu.discardedOps                        300795                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   616090                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1475429                       # DTB hits
system.cpu.dtb.data_misses                       8138                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   414157                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       871303                       # DTB read hits
system.cpu.dtb.read_misses                       7277                       # DTB read misses
system.cpu.dtb.write_accesses                  201933                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      604126                       # DTB write hits
system.cpu.dtb.write_misses                       861                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18277                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3658397                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1146304                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           684708                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17051568                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.173181                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  977241                       # ITB accesses
system.cpu.itb.fetch_acv                          338                       # ITB acv
system.cpu.itb.fetch_hits                      972013                       # ITB hits
system.cpu.itb.fetch_misses                      5228                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.40%      9.40% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4238     69.43%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.13% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.18% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6104                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14448                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.31%     47.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2697     52.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5153                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11166532500     92.06%     92.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9429000      0.08%     92.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                20273500      0.17%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               933092000      7.69%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12129327000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899147                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944692                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592794                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744345                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8192136000     67.54%     67.54% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3937191000     32.46%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24236568                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85415      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542217     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839626     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592755     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104952      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197304                       # Class of committed instruction
system.cpu.quiesceCycles                        13645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7185000                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158165                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        317936                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22855458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22855458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22855458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22855458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117207.476923                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117207.476923                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117207.476923                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117207.476923                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13095482                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13095482                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13095482                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13095482                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67156.317949                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67156.317949                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67156.317949                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67156.317949                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22505961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22505961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117218.546875                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117218.546875                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12895985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12895985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67166.588542                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67166.588542                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.289560                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539640982000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.289560                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205597                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205597                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130720                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34907                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88732                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34506                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28971                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28971                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89322                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41291                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210183                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 477870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11391424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11391424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6719296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6719737                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18122425                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159999                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002756                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052428                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159558     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     441      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              159999                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           835800527                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378075750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          473698750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5712576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4496512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10209088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5712576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5712576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34907                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34907                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471136150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370843093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             841979244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471136150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471136150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      184249763                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184249763                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      184249763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471136150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370843093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1026229007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121374.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69761.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000186803750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7465                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7465                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              413758                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             113991                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159517                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123414                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159517                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123414                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10460                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2040                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5812                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2043344500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  745285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4838163250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13708.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32458.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105374                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81838                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159517                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123414                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.023850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.933723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.280362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35355     42.50%     42.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24623     29.60%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10211     12.27%     84.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4675      5.62%     89.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2495      3.00%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1495      1.80%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          958      1.15%     95.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          571      0.69%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2805      3.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83188                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7465                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.966510                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.373912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.548425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1328     17.79%     17.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5667     75.91%     93.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           283      3.79%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            82      1.10%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            37      0.50%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            24      0.32%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           19      0.25%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.13%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7465                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.239134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.772944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6625     88.75%     88.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              105      1.41%     90.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              483      6.47%     96.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              185      2.48%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.82%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7465                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9539648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  669440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7766400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10209088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7898496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    841.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    651.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12125101500                       # Total gap between requests
system.mem_ctrls.avgGap                      42855.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5074944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4464704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7766400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418548406.152143895626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 368219776.048977375031                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640522209.021421790123                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89259                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70258                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123414                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2568687250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2269476000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 297451536500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28777.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32302.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2410192.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            320443200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170296830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568843800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314364060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     956994480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5302849080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        190484160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7824275610                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.295413                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    442398750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    404820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11277887750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273569100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145401630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           495423180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319082940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     956994480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5236383090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        246455520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7673309940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.844746                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    588761000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    404820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11131525500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              998458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12117906500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1692913                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1692913                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1692913                       # number of overall hits
system.cpu.icache.overall_hits::total         1692913                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89323                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89323                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89323                       # number of overall misses
system.cpu.icache.overall_misses::total         89323                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5490449500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5490449500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5490449500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5490449500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1782236                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1782236                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1782236                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1782236                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050119                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050119                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050119                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050119                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61467.365628                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61467.365628                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61467.365628                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61467.365628                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88732                       # number of writebacks
system.cpu.icache.writebacks::total             88732                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89323                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89323                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89323                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89323                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5401127500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5401127500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5401127500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5401127500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050119                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050119                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050119                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050119                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60467.376823                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60467.376823                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60467.376823                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60467.376823                       # average overall mshr miss latency
system.cpu.icache.replacements                  88732                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1692913                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1692913                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89323                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89323                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5490449500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5490449500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1782236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1782236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050119                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050119                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61467.365628                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61467.365628                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89323                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89323                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5401127500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5401127500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050119                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050119                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60467.376823                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60467.376823                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.842674                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1750522                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88810                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.710866                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.842674                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995786                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995786                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          340                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3653794                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3653794                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1332515                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1332515                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1332515                       # number of overall hits
system.cpu.dcache.overall_hits::total         1332515                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105982                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105982                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105982                       # number of overall misses
system.cpu.dcache.overall_misses::total        105982                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6806194500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6806194500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6806194500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6806194500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1438497                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1438497                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1438497                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1438497                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073676                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073676                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073676                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073676                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64220.287407                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64220.287407                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64220.287407                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64220.287407                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34731                       # number of writebacks
system.cpu.dcache.writebacks::total             34731                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36598                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36598                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36598                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36598                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69384                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69384                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69384                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69384                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4429591000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4429591000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4429591000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4429591000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048234                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048234                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048234                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048234                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63841.678197                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63841.678197                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63841.678197                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63841.678197                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69234                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       801438                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          801438                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49542                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49542                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3321510000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3321510000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       850980                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       850980                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058218                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058218                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67044.326026                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67044.326026                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9142                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9142                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40400                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40400                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2702826000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2702826000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66901.633663                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66901.633663                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531077                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531077                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56440                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56440                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3484684500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3484684500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587517                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587517                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096065                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096065                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61741.397945                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61741.397945                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28984                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28984                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1726765000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1726765000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59576.490478                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59576.490478                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10298                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10298                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          890                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          890                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63858000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63858000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079550                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079550                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71750.561798                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71750.561798                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          890                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          890                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62968000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62968000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079550                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079550                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70750.561798                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70750.561798                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542134951500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.473880                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1395096                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69234                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.150446                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.473880                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978978                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978978                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          748                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2991872                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2991872                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3281199392000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 238920                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                   238920                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1775.97                       # Real time elapsed on the host
host_tick_rate                              414854138                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   424313881                       # Number of instructions simulated
sim_ops                                     424313881                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.736768                       # Number of seconds simulated
sim_ticks                                736767670500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.412737                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                62423685                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             88653968                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             168967                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          12179104                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          95291426                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3861502                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        13529976                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          9668474                       # Number of indirect misses.
system.cpu.branchPred.lookups               133328476                       # Number of BP lookups
system.cpu.branchPred.usedRAS                11774737                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       517000                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   419377374                       # Number of instructions committed
system.cpu.committedOps                     419377374                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.513256                       # CPI: cycles per instruction
system.cpu.discardedOps                      20936231                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                115886238                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    119774745                       # DTB hits
system.cpu.dtb.data_misses                    1307323                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 79558440                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     79839690                       # DTB read hits
system.cpu.dtb.read_misses                    1278707                       # DTB read misses
system.cpu.dtb.write_accesses                36327798                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    39935055                       # DTB write hits
system.cpu.dtb.write_misses                     28616                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              384932                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          337024498                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          96339366                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         42678114                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       673371095                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.284636                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               232513785                       # ITB accesses
system.cpu.itb.fetch_acv                          439                       # ITB acv
system.cpu.itb.fetch_hits                   232512035                       # ITB hits
system.cpu.itb.fetch_misses                      1750                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.05% # number of callpals executed
system.cpu.kern.callpal::swpipl                 25607      6.89%      6.94% # number of callpals executed
system.cpu.kern.callpal::rdps                    1694      0.46%      7.40% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.40% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.40% # number of callpals executed
system.cpu.kern.callpal::rti                     3831      1.03%      8.43% # number of callpals executed
system.cpu.kern.callpal::callsys                  196      0.05%      8.48% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.49% # number of callpals executed
system.cpu.kern.callpal::rdunique              340035     91.51%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 371567                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1536216                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      102                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10816     35.76%     35.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      52      0.17%     35.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     754      2.49%     38.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   18622     61.57%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                30244                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10815     48.20%     48.20% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       52      0.23%     48.44% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      754      3.36%     51.80% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10815     48.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 22436                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             720180092500     97.85%     97.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                89126500      0.01%     97.86% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1021590500      0.14%     98.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             14730471500      2.00%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         736021281000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999908                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.580765                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.741833                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3743                      
system.cpu.kern.mode_good::user                  3743                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              4019                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3743                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.931326                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.964442                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        55201891500      7.50%      7.50% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         680819389500     92.50%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1473380052                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       102                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            32360716      7.72%      7.72% # Class of committed instruction
system.cpu.op_class_0::IntAlu               253072753     60.34%     68.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                 228595      0.05%     68.12% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.12% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                239972      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 47288      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 15768      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::MemRead               81407370     19.41%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              39773346      9.48%     97.08% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             48391      0.01%     97.09% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            48411      0.01%     97.11% # Class of committed instruction
system.cpu.op_class_0::IprAccess             12134764      2.89%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                419377374                       # Class of committed instruction
system.cpu.quiesceCycles                       155289                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       800008957                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  2088960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 252                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        258                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          154                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6998578                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13997060                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        32718                       # number of demand (read+write) misses
system.iocache.demand_misses::total             32718                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        32718                       # number of overall misses
system.iocache.overall_misses::total            32718                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3855815868                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3855815868                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3855815868                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3855815868                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        32718                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           32718                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        32718                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          32718                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117849.986796                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117849.986796                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117849.986796                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117849.986796                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           287                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    8                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    35.875000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          32640                       # number of writebacks
system.iocache.writebacks::total                32640                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        32718                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        32718                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        32718                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        32718                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2218051533                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2218051533                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2218051533                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2218051533                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67793.004860                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67793.004860                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67793.004860                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67793.004860                       # average overall mshr miss latency
system.iocache.replacements                     32718                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           78                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               78                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8984466                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8984466                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115185.461538                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115185.461538                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      5084466                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      5084466                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65185.461538                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65185.461538                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3846831402                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3846831402                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117856.354228                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117856.354228                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2212967067                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2212967067                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67799.236121                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67799.236121                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  32734                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                32734                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               294462                       # Number of tag accesses
system.iocache.tags.data_accesses              294462                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1215                       # Transaction distribution
system.membus.trans_dist::ReadResp            6464403                       # Transaction distribution
system.membus.trans_dist::WriteReq               1705                       # Transaction distribution
system.membus.trans_dist::WriteResp              1705                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1078454                       # Transaction distribution
system.membus.trans_dist::WritebackClean      3941914                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1978108                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq            502649                       # Transaction distribution
system.membus.trans_dist::ReadExResp           502649                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3941915                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2521276                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         32640                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     11825744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     11825744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9071546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9077390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20968570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    504565056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    504565056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         9462                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    260458112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    260467574                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               767121590                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7001413                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000021                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004629                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7001263    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     150      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             7001413                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5364000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         35417908444                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             423966                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        16380336000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        20484811000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      252282560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      193526016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          445808576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    252282560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     252282560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     69021056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        69021056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         3941915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3023844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6965759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1078454                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1078454                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         342418065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         262668985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             605087050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    342418065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        342418065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       93680897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             93680897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       93680897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        342418065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        262668985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            698767946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4620080.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2273819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   3011741.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000150866500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       272709                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       272709                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15439681                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4352659                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6965760                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5020328                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6965760                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5020328                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1680200                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                400248                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            184494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            268205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            366309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            182701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            210205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            386492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            305528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            531271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            206867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            205082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           650060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           301917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           320841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           239869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           450100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           475619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            121236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            382871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            294824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            116190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            130408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            346853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            148932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            659694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             84038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           499543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           312527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           285638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           135820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           443867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           565875                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  72613397000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26427800000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            171717647000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13738.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32488.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        91                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3320262                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3250627                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6965760                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5020328                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5102883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  176947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  96735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 103322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 259524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 279409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 275937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 274616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 277877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 291718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 276446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 275807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 275819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 273862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 272960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 273176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 273045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 272860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 272997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 273246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    300                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3334748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.107395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.545015                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   193.673624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1255734     37.66%     37.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1314168     39.41%     77.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       330765      9.92%     86.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       168379      5.05%     92.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       111597      3.35%     95.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        39766      1.19%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        26741      0.80%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17820      0.53%     97.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        69778      2.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3334748                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       272709                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.381605                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.312232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           15312      5.61%      5.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          86089     31.57%     37.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         98016     35.94%     73.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         40650     14.91%     88.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         24331      8.92%     96.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          5461      2.00%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           971      0.36%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           550      0.20%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           360      0.13%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           237      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           189      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           146      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          115      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           90      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           62      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           47      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           62      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           17      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        272709                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       272709                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.941432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.893146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.311531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           169036     61.98%     61.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4171      1.53%     63.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            62778     23.02%     86.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            22043      8.08%     94.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            13311      4.88%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              963      0.35%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              190      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              108      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               71      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               26      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        272709                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              338275840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               107532800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               295685184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               445808640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            321300992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       459.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       401.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    605.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    436.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  736767674000                       # Total gap between requests
system.mem_ctrls.avgGap                      61468.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    145524416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    192751424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    295685184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 197517374.644358783960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 261617646.535971343517                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 401327576.981406092644                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      3941915                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3023845                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5020328                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  71863165000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  99854482000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17813770298250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18230.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33022.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3548327.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12712848540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6757020270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20351663220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12627613260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     58159695360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     318258992700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14911691520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       443779524870                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        602.333059                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  35987546000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  24602240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 676179131000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11097359280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5898374955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17387385120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11489293080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     58159695360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     314420495850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18144194880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       436596798525                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        592.584089                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  44407806000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  24602240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 667759092250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1293                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1293                       # Transaction distribution
system.iobus.trans_dist::WriteReq               34345                       # Transaction distribution
system.iobus.trans_dist::WriteResp              34345                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1748                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5840                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   71276                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6992                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          918                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9462                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2099046                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2096500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            32796000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4135000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           170516868                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1574500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1502000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              142000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 204                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284239.475105                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          102    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    738982840500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     81600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    232063645                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        232063645                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    232063645                       # number of overall hits
system.cpu.icache.overall_hits::total       232063645                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3941914                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3941914                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3941914                       # number of overall misses
system.cpu.icache.overall_misses::total       3941914                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 186845911500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 186845911500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 186845911500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 186845911500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    236005559                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    236005559                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    236005559                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    236005559                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016703                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016703                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016703                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016703                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47399.793983                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47399.793983                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47399.793983                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47399.793983                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3941914                       # number of writebacks
system.cpu.icache.writebacks::total           3941914                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      3941914                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3941914                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3941914                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3941914                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 182903996500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 182903996500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 182903996500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 182903996500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016703                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016703                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016703                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016703                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46399.793730                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46399.793730                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46399.793730                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46399.793730                       # average overall mshr miss latency
system.cpu.icache.replacements                3941914                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    232063645                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       232063645                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3941914                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3941914                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 186845911500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 186845911500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    236005559                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    236005559                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016703                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016703                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47399.793983                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47399.793983                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3941914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3941914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 182903996500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 182903996500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016703                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016703                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46399.793730                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46399.793730                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999984                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           236056830                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3942426                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.876033                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999984                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          131                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         475953033                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        475953033                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    112290881                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        112290881                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    112290881                       # number of overall hits
system.cpu.dcache.overall_hits::total       112290881                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3419394                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3419394                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3419394                       # number of overall misses
system.cpu.dcache.overall_misses::total       3419394                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 223855344000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 223855344000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 223855344000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 223855344000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    115710275                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    115710275                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    115710275                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    115710275                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029551                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029551                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029551                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029551                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65466.379130                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65466.379130                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65466.379130                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65466.379130                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1045814                       # number of writebacks
system.cpu.dcache.writebacks::total           1045814                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       403907                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       403907                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       403907                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       403907                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3015487                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3015487                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3015487                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3015487                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2920                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2920                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 195810929000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 195810929000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 195810929000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 195810929000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    242691000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    242691000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026061                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026061                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026061                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026061                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64935.093071                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64935.093071                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64935.093071                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64935.093071                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 83113.356164                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 83113.356164                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3023844                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     75108704                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        75108704                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2518985                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2518985                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 168474837000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 168474837000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     77627689                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     77627689                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032450                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032450                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66882.032644                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66882.032644                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6129                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6129                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2512856                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2512856                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 165530119000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 165530119000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    242691000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    242691000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032371                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032371                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65873.300738                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65873.300738                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199745.679012                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199745.679012                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     37182177                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       37182177                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       900409                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       900409                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  55380507000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  55380507000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     38082586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     38082586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023644                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023644                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61505.945631                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61505.945631                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       397778                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       397778                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       502631                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       502631                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1705                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1705                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  30280810000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30280810000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013198                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013198                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60244.612847                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60244.612847                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1708072                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1708072                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         8374                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8374                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    617759000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    617759000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1716446                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1716446                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.004879                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004879                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73771.077144                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73771.077144                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         8373                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8373                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    609310000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    609310000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.004878                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004878                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72770.810940                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72770.810940                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1716153                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1716153                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1716153                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1716153                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 739064440500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           118770549                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3024868                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.264705                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          624                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         241309592                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        241309592                       # Number of data accesses

---------- End Simulation Statistics   ----------
