Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/Xilinx/test_1/data_handling3/isim/read_out_data_sim1/read_out_data_sim1_isim_beh.exe -prj /home/ise/Xilinx/test_1/data_handling3/isim/read_out_data_sim1/read_out_data_sim1_beh.prj work.read_out_data_sim1 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Xilinx/test_1/data_handling3/isim/read_out_data_sim1/read_out_data.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/test_1/data_handling3/isim/read_out_data_sim1/read_out_data_sim1.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96824 KB
Fuse CPU Usage: 730 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity read_out_data [\read_out_data(2000)\]
Compiling architecture behavior of entity read_out_data_sim1
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable /home/ise/Xilinx/test_1/data_handling3/isim/read_out_data_sim1/read_out_data_sim1_isim_beh.exe
Fuse Memory Usage: 111732 KB
Fuse CPU Usage: 790 ms
GCC CPU Usage: 960 ms
