/**----------------------------------------------------------------------------*
 ** File Name:    sc6531efm_reg_global.h                                          *
 ** Author:       Windy.Wang                                                   *
 ** DATE:         2012-3-22                                                    *
 ** Copyright:    2012 Spreadtrum, Incoporated. All Rights Reserved.           *
 ** Description:  Automately generated by perl script                          *
 **----------------------------------------------------------------------------*/


/**----------------------------------------------------------------------------*
 **                   Edit    History                                          *
 **----------------------------------------------------------------------------*
 ** DATE          NAME                 DESCRIPTION                             *
 ** 2012-3-22     Windy.Wang           Create.                                 *
 ** 2012-04-12    windy.wang           Modified.                                 *
 ** 2012-09-22    windy.wang           Modified.                                 *
 **               base on version 1380 of "SC6531 GLB control registers.xls"  *
 **----------------------------------------------------------------------------*/


#ifndef _SC6531EFM_REG_GLOBAL_H_
#define _SC6531EFM_REG_GLOBAL_H_


/**----------------------------------------------------------------------------*
 **                      Compiler Flag                                         *
 **----------------------------------------------------------------------------*/
#ifdef __cplusplus
extern   "C"
{
#endif

#define    APB_XTL_CTL0            (GLB_REG_BASE + 0x0000)
#define    APB_PLL_CTL0            (GLB_REG_BASE + 0x0020)
#define    APB_PLL_CTL1            (GLB_REG_BASE + 0x0024)
#define    APB_PLL_CTL2            (GLB_REG_BASE + 0x0028)
#define    APB_PLL_CTL3            (GLB_REG_BASE + 0x002C)
#define    APB_PLL_CTL4            (GLB_REG_BASE + 0x0030)
#define    APB_PLL_CTL5            (GLB_REG_BASE + 0x0034)
#define    APB_CLK_CFG0            (GLB_REG_BASE + 0x0040)
#define    APB_CLK_CFG1            (GLB_REG_BASE + 0x0044)
#define    APB_CLK_CFG2            (GLB_REG_BASE + 0x0048)
#define    APB_CLK_CFG3            (GLB_REG_BASE + 0x004c)
#define    APB_RST0_SET            (GLB_REG_BASE + 0x1068)
#define    APB_RST0_CLR            (GLB_REG_BASE + 0x2068)
#define    APB_RST0                (GLB_REG_BASE + 0x0068)
#define    APB_EB0_SET             (GLB_REG_BASE + 0x10A8)
#define    APB_EB0_CLR             (GLB_REG_BASE + 0x20A8)
#define    APB_EB0                 (GLB_REG_BASE + 0x00A8)
#define    APB_EB1                 (GLB_REG_BASE + 0x00AC)
#define    APB_SLP_CTL0            (GLB_REG_BASE + 0x0100)
#define    APB_SLP_STS0            (GLB_REG_BASE + 0x0120)
#define    APB_INT_STS0            (GLB_REG_BASE + 0x0140)
#define    APB_INT_SET_CLR0        (GLB_REG_BASE + 0x0160)
#define    APB_ARCH_PORT           (GLB_REG_BASE + 0x0180)
#define    APB_MCU_CTL0            (GLB_REG_BASE + 0x01A0)
#define    APB_DSP_CTL0            (GLB_REG_BASE + 0x01C0)
#define    APB_PERI_CTL0           (GLB_REG_BASE + 0x01C4)
#define    APB_PERI_CTL1           (GLB_REG_BASE + 0x01C8)
#define    APB_PIN_CTL0            (GLB_REG_BASE + 0x01E0)
#define    APB_PIN_CTL1            (GLB_REG_BASE + 0x01E4)
#define    APB_PIN_CTL2            (GLB_REG_BASE + 0x01E8)
#define    APB_MISC_CTL0           (GLB_REG_BASE + 0x0220)
#define    APB_MISC_CTL1           (GLB_REG_BASE + 0x0224)
#define    APB_MISC_CTL2           (GLB_REG_BASE + 0x0228)
#define    APB_MISC_CTL3           (GLB_REG_BASE + 0x022C)
#define    APB_MISC_CTL4           (GLB_REG_BASE + 0x0230)
#define    APB_MISC_STS0           (GLB_REG_BASE + 0x0240)
#define    ARM9_RDATA_FROM_ARM7    (GLB_REG_BASE + 0x0244)
#define    ARM9_WDATA_TO_ARM7      (GLB_REG_BASE + 0x0248)
#define    APB_ARMCORE_PWR_CTL     (GLB_REG_BASE + 0x0260)
#define    APB_PERI_PWR_CTL        (GLB_REG_BASE + 0x0268)
#define    APB_MM_PWR_CTL          (GLB_REG_BASE + 0x026C)
#define    APB_BT_PWR_CTL          (GLB_REG_BASE + 0x0274)
#define    APB_PWR_STATE           (GLB_REG_BASE + 0x0278)
#define    APB_ROM_PD_CTL          (GLB_REG_BASE + 0x027C)
#define    ARM7_TOP_CTL1           (GLB_REG_BASE + 0x0280)
#define    MEM_LP_CTRL0            (GLB_REG_BASE + 0x0284)
#define    MEM_SLEEP_SD_EN0        (GLB_REG_BASE + 0x0288)
#define    MEM_SLEEP_SD_EN1        (GLB_REG_BASE + 0x028C)
#define    MEM_SLEEP_SD_EN2        (GLB_REG_BASE + 0x0290)
#define    MEM_SLEEP_SD_EN3        (GLB_REG_BASE + 0x0294)
#define    ARM7_TOP_CTL2           (GLB_REG_BASE + 0x02a0)
#define    ARM7_TOP_CTL3           (GLB_REG_BASE + 0x02a4)
#define    ARM7_TOP_CTL4           (GLB_REG_BASE + 0x02a8)
#define    ARM7_TOP_CTL5           (GLB_REG_BASE + 0x02ac)
#define    ARM7_TOP_CTL6           (GLB_REG_BASE + 0x02b0)
#define    RF_MASTER_CFG           (GLB_REG_BASE + 0x02b4) 
#define    ADDA_TEST_CTRL0         (GLB_REG_BASE + 0x02b8)
#define    ADDA_TEST_CTRL1         (GLB_REG_BASE + 0x02c0)
#define    ADDA_TEST_CTRL2         (GLB_REG_BASE + 0x02c4)
#define    FM_RF1                  (GLB_REG_BASE + 0x02c8)
#define    FM_RF2                  (GLB_REG_BASE + 0x02cc)
#define    FM_RF3                  (GLB_REG_BASE + 0x02d0)
#define    USB                     (GLB_REG_BASE + 0x02d4)
#define    ANALOG_BB_TOP0          (GLB_REG_BASE + 0x02d8)
#define    ANALOG_BB_TOP1          (GLB_REG_BASE + 0x02dc)
#define    ANALOG_BB_TOP2          (GLB_REG_BASE + 0x02e0)
#define    ANALOG_BB_TOP3          (GLB_REG_BASE + 0x02e4)
#define    ANALOG_BB_TOP4          (GLB_REG_BASE + 0x02e8)
#define    ANALOG_BB_TOP5          (GLB_REG_BASE + 0x02ec)
#define    ANALOG_BB_TOP6          (GLB_REG_BASE + 0x02f0)
#define    ANALOG_BB_TOP7          (GLB_REG_BASE + 0x02f4)
#define    MCU_PWR_WAIT            (GLB_REG_BASE + 0x02f8)
#define    PWR_DSP_CTL             (GLB_REG_BASE + 0x02fc)
#define    PWR_SYSPERI_CTL         (GLB_REG_BASE + 0x0300)
#define    PWR_GLOBEL_CTL0         (GLB_REG_BASE + 0x0304)
#define    PWR_GLOBEL_CTL1         (GLB_REG_BASE + 0x0308)
#define    IQ_MODE_CTL             (GLB_REG_BASE + 0x030c)
#define    AAPC                    (GLB_REG_BASE + 0x0310)
#define    CPLL_CTRL               (GLB_REG_BASE + 0x0314)
#define    CPLL_APLL_PWR_CTRL      (GLB_REG_BASE + 0x0318)
#define    CGM_RESCUE              (GLB_REG_BASE + 0x031c)
#define    CPLL_APLL_SEL           (GLB_REG_BASE + 0x0320)
#define    CLK_EN                  (GLB_REG_BASE + 0x0324)
#define    ARM7_BOOT_SEL           (GLB_REG_BASE + 0x0328)
#define    ARM7_BOOT_SEL_PROT      (GLB_REG_BASE + 0x032c)
#define    CPLL_APLL_CONFIG        (GLB_REG_BASE + 0x0330)
#define    LDO_CONFIG              (GLB_REG_BASE + 0x0334)
#define    PLL_SEL_CONFIG          (GLB_REG_BASE + 0x0338)
#define    APLL_CPLL_RST           (GLB_REG_BASE + 0x033c)
#define    APLL_CPLL_RST_PROT      (GLB_REG_BASE + 0x0340)
#define    EIC_CONFIG              (GLB_REG_BASE + 0x0344)
#define    FM_RF_CONFIG            (GLB_REG_BASE + 0x0348)
#define    DSP_DBG_BUS             (GLB_REG_BASE + 0x034c)
#define    RESERVED_FOR_USER       (GLB_REG_BASE + 0x0350)
#define    AON_PLAT_ID0            (GLB_REG_BASE + 0x0354)
#define    AON_PLAT_ID1            (GLB_REG_BASE + 0x0358)
#define    AON_PROJ_ID0            (GLB_REG_BASE + 0x035c)
#define    AON_PROJ_ID1            (GLB_REG_BASE + 0x0360)
#define    AON_VER_ID              (GLB_REG_BASE + 0x0364)
#define    AON_MFT_ID              (GLB_REG_BASE + 0x0368)
#define    AON_IMPL_ID             (GLB_REG_BASE + 0x036c)
#define    AON_CHIP_ID0            (GLB_REG_BASE + 0x0370)
#define    AON_CHIP_ID1            (GLB_REG_BASE + 0x0374)
#define    APLL_CPLL_BIST            (GLB_REG_BASE + 0x0378)
#define    JTAG_DISABLE                  (GLB_REG_BASE + 0x037C)
#define    JTAG_REENABLE                (GLB_REG_BASE + 0x0380)
#define    RESERVED_FOR_USER2               (GLB_REG_BASE + 0x0384)
#define    INT_DISABLE_CFG            (GLB_REG_BASE + 0x0388)

/*******************************************************************************
 ** Register Name       : APB_XTL_CTL0
 ** Register Offset     : 0x0000
 ** Description         : XTL control register 0
 ** Reserved               [31:26]
 ** XTL_BUF_WAIT           [25:16] XTL_BUF wait time, unit:32K clock cycle
 ** XTL_WAIT_SEL           [15:15] Select the xtl_wait parameter source, either 
 **                                MCU or DSP. 1:xtl_wait is configured by MCU 0
 **                                : xtl_wait is configured by DSP 
 ** Reserved               [14:10]
 ** MCU_XTLEN_AUTOPD_EN    [10:10] XTLEN auto powerdown enable, active high
 ** XTL_WAIT               [9 :0 ] XTL wait time, unit:32K clock cycle
 ******************************* Field definition ******************************/
#define    XTL_BUF_WAIT_SHIFT           (16)
#define    XTL_BUF_WAIT_MSK             (0x3FFUL << XTL_BUF_WAIT_SHIFT)
#define    XTL_WAIT_SEL                 (BIT_15)
#define    XTL_WAIT_SHIFT               (0)
#define    XTL_WAIT_MSK                 (0x3FFUL << XTL_WAIT_SHIFT)

/*******************************************************************************
 ** Register Name       : APB_PLL_CTL0
 ** Register Offset     : 0x0020
 ** Description         : PLL control registers 0 
 ** Reserved               [31:31]
 ** PLL_DIV_AUTO_PD_ENA    [30:24] MPLL divier auto pd enable
 ** Reserved               [23:0]
 ******************************* Field definition ******************************/
#define    PLL_DIV_AUTO_PD_ENA_SHIFT    (24)
#define    PLL_DIV_AUTO_PD_ENA_MSK      (0x7FUL << PLL_DIV_AUTO_PD_ENA_SHIFT)

/*******************************************************************************
 ** Register Name       : APB_PLL_CTL1
 ** Register Offset     : 0x0024
 ** Description         : PLL control registers 1  
 ** Reserved        [31:0]
 ******************************* Field definition ******************************/

/*******************************************************************************
 ** Register Name       : APB_PLL_CTL2
 ** Register Offset     : 0x0028
 ** Description         : PLL control registers 2
 ** Reserved        [31:0]
 ******************************* Field definition ******************************/

/*******************************************************************************
 ** Register Name       : APB_PLL_CTL3
 ** Register Offset     : 0x002C
 ** Description         : PLL control registers 3
 ** Reserved           [31 :0 ]
 ******************************* Field definition ******************************/

/*******************************************************************************
 ** Register Name       : APB_PLL_CTL4
 ** Register Offset     : 0x0030
 ** Description         : PLL control registers 4
 ** Reserved      [31:0]
 ******************************* Field definition ******************************/

/*******************************************************************************
 ** Register Name       : APB_PLL_CTL5
 ** Register Offset     : 0x0034
 ** Description         : PLL control registers 5
 ** Reserved            [31:22]
 ** PLL_ARM_CTRL_SEL    [21:21] PLL control sel:1'b1arm ;1'b0 dsp
 ** Reserved            [20 :0 ]
 ******************************* Field definition ******************************/
#define    PLL_ARM_CTRL_SEL          (BIT_21)

/*******************************************************************************
 ** Register Name       : APB_CLK_CFG0
 ** Register Offset     : 0x0040
 ** Description         : Clock config register 0
 ** Reserved     [31:13] 
 ** CLK_SENSOR_EN     [12:12] clk_sensor enable, active high
 ** Reserved            [11 :0 ]
 ******************************* Field definition ******************************/
#define    CLK_SENSOR_EN           (BIT_12)

/*******************************************************************************
 ** Register Name       : APB_CLK_CFG1
 ** Register Offset     : 0x0044
 ** Description         : Clock config register 1
 ** Reserved                            [31:17] 
 ** CLK_ADI_DSP_CTRL_EN      [16:16] ADI master controlled by DSP, active high
 ** Reserved                            [15:11] 
 ** CLK_UART1_DSP_CTL_SEL    [10:10] clk_uart1control selection 0: MCU control  
 **                                  clk_uart1 1: DSP control clk_uart1
 ** Reserved                                [9:1] 
 ** CLK_IIS_DSP_CTL_SEL      [0 :0 ] clk_iis control selection 0: MCU control   
 **                                  clk_iis 1: DSP control clk_iis 
 ******************************* Field definition ******************************/
#define    CLK_ADI_DSP_CTRL_EN            (BIT_16)
#define    CLK_UART1_DSP_CTL_SEL          (BIT_10)
#define    CLK_IIS_DSP_CTL_SEL            (BIT_0)

/*******************************************************************************
 ** Register Name       : APB_CLK_CFG2
 ** Register Offset     : 0x0048
 ** Description         : Clock config register 2
 ** Reserved                              [31 :28 ]  
 ** CLK_IIS_EN_ARM                  [27:27] CLK_IIS_EN_ARM
 ** Reserved                              [26 :15 ]  
 ** PTEST_FUNC_ATSPEED_SEL    [14:14] 1'b1:ptest function test use function speed; 1'b0:use clk_func_ate
 ** Reserved                                [13 :11 ]  
 ** ITF_FM_BYPASS_EN          [10:10] interface bypass between both-die contorl
 ** ITF_AUD_BYPASS_EN         [9 :9 ] interface bypass between both-die contorl
 ** ITF_FORCE_BYPASS_EN       [8 :8 ] interface bypass between both-die contorl
 ** Reserved                            [7 :0 ]  
 ******************************* Field definition ******************************/
#define    CLK_IIS_EN_ARM                           (BIT_27)
#define    PTEST_FUNC_ATSPEED_SEL          (BIT_14)
#define    ITF_FM_BYPASS_EN                (BIT_10)
#define    ITF_AUD_BYPASS_EN               (BIT_9)
#define    ITF_FORCE_BYPASS_EN             (BIT_8)

/*******************************************************************************
 ** Register Name       : APB_CLK_CFG3
 ** Register Offset     : 0x004c
 ** Description         : Clock config for ARM system
 ** Reserved              [31:3]
 ** CLK_MCU_RATIO         [2 :2 ] 1'b1:clk_arm/clk_ahb_* will be gated
 ** CLK_MCU_SEL           [1 :0 ] 2'b00£º26M(26M use tuned or untuned,config pre div clk register0x3c),2'b01:104M;2'b10,CPLL 208M,2'b11,APLL 208M.
 ******************************* Field definition ******************************/
#define    CLK_MCU_RATIO               (BIT_2)
#define    CLK_MCU_SEL_SHIFT           (0)
#define    CLK_MCU_SEL_MSK             (0x3 << CLK_MCU_SEL_SHIFT)

/*******************************************************************************
 ** Register Name       : APB_RST0_SET
 ** Register Offset     : 0x1068
 ** Description         : The APB soft reset set control registers 0. 
 ** Reserved                  [31:29]
 ** ARM7_SHM_SOFT_RST_SET     [28:28] ARM7 side share memory controller soft    
 **                                   reset set bit
 ** ARM7_CORE_SOFT_RST_SET         [29:29] ARM7 CORE controller soft reset set bit
 ** ARM7_SHM_SOFT_RST_SET         [28:28] ARM7 SHM controller soft reset set bit
 ** AON_SOFT_RST_SET         [27:27] AON controller soft reset set bit
 ** ARM7_SOFT_RST_SET         [26:26] ARM7 sub system soft reset set bit
 ** I2C1_SOFT_RST_SET         [25:25] I2C1 controller soft reset set bit
 ** TMRBK_SOFT_RST_SET        [24:24] TMRBK controller soft reset set bit
 ** FM_SOFT_RST_SET           [23:23] FM controller soft reset set bit
 ** EFUSE_SOFT_RST_SET        [22:22] EFUSE controller soft reset set bit
 ** AUD_SOFT_RST_SET          [21:21] AUD controller soft reset set bit
 ** EIC_SOFT_RST_SET          [20:20] EIC controller soft reset set bit
 ** ADI_SOFT_RST_SET          [19:19] ADI controller soft reset set bit
 ** VBC_SOFT_RST_SET          [18:18] VBC controller soft reset set bit
 ** MCU_SHM_SOFT_RST_SET      [17:17] MCU DSP share memory controller soft reset
 **                                    set bit
 ** DSP_SOFT_RST_SET          [16:16] dsp_soft_rst_set, default value is 1,     
 **                                   indication of arm reset dsp by default. 
 ** GPIO_SOFT_RST_SET         [14:14] GPIO controller soft reset set bit
 ** TMR_SOFT_RST_SET          [13:13] Timer controller soft reset set bit
 ** SYST_SOFT_RST_SET         [12:12] System Timer controller soft reset set bit
 ** RTC_SOFT_RST_SET          [11:11] RTC controller soft reset set bit
 ** PWM_SOFT_RST_SET          [10:10] PWM controller soft reset set bit
 ** I2C_SOFT_RST_SET          [9 :9 ] I2C controller soft reset set bit
 ** GEA_SOFT_RST_SET          [8 :8 ] GEA controller soft reset set bit
 ** SIM_SOFT_RST_SET          [7 :7 ] SIM controller soft reset set bit
 ** AUD_SOFT_RST_SET_MCU      [6 :6 ] reserved
 ** UART1_SOFT_RST_SET_MCU    [3 :3 ] UART1 device controller soft reset set bit
 ** UART0_SOFT_RST_SET        [2 :2 ] UART0 soft reset set bit
 ** IIS_SOFT_RST_SET_MCU      [1 :1 ] IIS soft reset set bit by MCU
 ** KPD_SOFT_RST_SET          [0 :0 ] KPD soft reset set bit
 ******************************* Field definition ******************************/
#define    ARM7_CORE_SOFT_RST_SET           (BIT_29)
#define    ARM7_SHM_SOFT_RST_SET           (BIT_28)
#define    AON_SOFT_RST_SET                (BIT_27)
#define    ARM7_SOFT_RST_SET               (BIT_26)
#define    I2C1_SOFT_RST_SET               (BIT_25)
#define    TMRBK_SOFT_RST_SET              (BIT_24)
#define    FM_SOFT_RST_SET                 (BIT_23)
#define    EFUSE_SOFT_RST_SET              (BIT_22)
#define    AUD_SOFT_RST_SET                (BIT_21)
#define    EIC_SOFT_RST_SET                (BIT_20)
#define    ADI_SOFT_RST_SET                (BIT_19)
#define    VBC_SOFT_RST_SET                (BIT_18)
#define    MCU_SHM_SOFT_RST_SET            (BIT_17)
#define    DSP_SOFT_RST_SET                (BIT_16)
#define    GPIO_SOFT_RST_SET               (BIT_14)
#define    TMR_SOFT_RST_SET                (BIT_13)
#define    SYST_SOFT_RST_SET               (BIT_12)
#define    RTC_SOFT_RST_SET                (BIT_11)
#define    PWM_SOFT_RST_SET                (BIT_10)
#define    I2C_SOFT_RST_SET                (BIT_9)
#define    GEA_SOFT_RST_SET                (BIT_8)
#define    SIM_SOFT_RST_SET                (BIT_7)
#define    AUD_SOFT_RST_SET_MCU            (BIT_6)
#define    UART1_SOFT_RST_SET_MCU          (BIT_3)
#define    UART0_SOFT_RST_SET              (BIT_2)
#define    IIS_SOFT_RST_SET_MCU            (BIT_1)
#define    KPD_SOFT_RST_SET                (BIT_0)

/*******************************************************************************
 ** Register Name       : APB_RST0_CLR
 ** Register Offset     : 0x2068
 ** Description         : The APB soft clear control registers 0. 
 ** ARM7_CORE_SOFT_RST_CLR     [29:29] ARM7 side share memory controller soft    
 **                                   reset clear bit
 ** ARM7_SHM_SOFT_RST_CLR     [28:28] ARM7 side share memory controller soft    
 **                                   reset clear bit
 ** AON_SOFT_RST_CLR         [27:27] AON controller soft reset clear bit
 ** ARM7_SOFT_RST_CLR         [26:26] ARM7 sub system soft reset clear bit
 ** I2C1_SOFT_RST_CLR         [25:25] I2C1 controller soft reset clear bit
 ** TMRBK_SOFT_RST_CLR        [24:24] TMRBK controller soft reset clear bit
 ** FM_SOFT_RST_CLR           [23:23] FM controller soft reset clear bit
 ** EFUSE_SOFT_RST_CLR        [22:22] EFUSE controller soft reset clear bit
 ** AUD_SOFT_RST_CLR          [21:21] AUD controller soft reset clear bit
 ** EIC_SOFT_RST_CLR          [20:20] EIC controller soft reset clear bit
 ** ADI_SOFT_RST_CLR          [19:19] ADI controller soft reset clear bit
 ** VBC_SOFT_RST_CLR          [18:18] VBC controller soft reset clear bit
 ** MCU_SHM_SOFT_RST_CLR      [17:17] MCU DSP share memory controller soft reset
 **                                    clear bit
 ** DSP_SOFT_RST_CLR          [16:16] dsp_soft_rst_clr, default value is 1,     
 **                                   indication of arm reset dsp by default. 
 ** MCU_SOFT_RST_CLR          [15:15] mcu_soft_rst_clr, ARM set this bit, after 
 **                                   delay 15 clocks, this bit changes to low
 ** GPIO_SOFT_RST_CLR         [14:14] GPIO controller soft reset clear bit
 ** TMR_SOFT_RST_CLR          [13:13] Timer controller soft reset clear bit
 ** SYST_SOFT_RST_CLR         [12:12] System Timer controller soft reset clear  
 **                                   bit
 ** RTC_SOFT_RST_CLR          [11:11] RTC controller soft reset clear bit
 ** PWM_SOFT_RST_CLR          [10:10] PWM controller soft reset clear bit
 ** I2C_SOFT_RST_CLR          [9 :9 ] I2C controller soft reset clear bit
 ** GEA_SOFT_RST_CLR          [8 :8 ] GEA controller soft reset clear bit
 ** SIM_SOFT_RST_CLR          [7 :7 ] SIM controller soft reset clear bit
 ** AUD_SOFT_RST_CLR_MCU      [6 :6 ] Audio controller soft reset clear bit by  
 **                                   MCU
 ** UART1_SOFT_RST_CLR_MCU    [3 :3 ] UART1 device controller soft reset clear  
 **                                   bit by MCU
 ** UART0_SOFT_RST_CLR        [2 :2 ] UART0 soft reset clear bit
 ** IIS_SOFT_RST_CLR_MCU      [1 :1 ] IIS soft reset clear bit by MCU
 ** KPD_SOFT_RST_CLR          [0 :0 ] KPD soft reset clear bit
 ******************************* Field definition ******************************/
#define    ARM7_CORE_SOFT_RST_CLR           (BIT_29)
#define    ARM7_SHM_SOFT_RST_CLR           (BIT_28)
#define    AON_SOFT_RST_CLR               (BIT_27)
#define    ARM7_SOFT_RST_CLR               (BIT_26)
#define    I2C1_SOFT_RST_CLR               (BIT_25)
#define    TMRBK_SOFT_RST_CLR              (BIT_24)
#define    FM_SOFT_RST_CLR                 (BIT_23)
#define    EFUSE_SOFT_RST_CLR              (BIT_22)
#define    AUD_SOFT_RST_CLR                (BIT_21)
#define    EIC_SOFT_RST_CLR                (BIT_20)
#define    ADI_SOFT_RST_CLR                (BIT_19)
#define    VBC_SOFT_RST_CLR                (BIT_18)
#define    MCU_SHM_SOFT_RST_CLR            (BIT_17)
#define    DSP_SOFT_RST_CLR                (BIT_16)
#define    GPIO_SOFT_RST_CLR               (BIT_14)
#define    TMR_SOFT_RST_CLR                (BIT_13)
#define    SYST_SOFT_RST_CLR               (BIT_12)
#define    RTC_SOFT_RST_CLR                (BIT_11)
#define    PWM_SOFT_RST_CLR                (BIT_10)
#define    I2C_SOFT_RST_CLR                (BIT_9)
#define    GEA_SOFT_RST_CLR                (BIT_8)
#define    SIM_SOFT_RST_CLR                (BIT_7)
#define    AUD_SOFT_RST_CLR_MCU            (BIT_6)
#define    UART1_SOFT_RST_CLR_MCU          (BIT_3)
#define    UART0_SOFT_RST_CLR              (BIT_2)
#define    IIS_SOFT_RST_CLR_MCU            (BIT_1)
#define    KPD_SOFT_RST_CLR                (BIT_0)

/*******************************************************************************
 ** Register Name       : APB_RST0
 ** Register Offset     : 0x0068
 ** Description         : The APB soft status control registers 0. 
 ** Reserved              [31:29]
 ** ARM7_SHM_SOFT_RST     [28:28] ARM7 SHM module controller soft reset status  
 **                               bit
 ** I2C2_SOFT_RST         [27:27] I2C2 controller soft reset status bit
 ** ARM7_SOFT_RST         [26:26] Whole ARM7 controller soft reset status bit
 ** I2C1_SOFT_RST         [25:25] I2C1 controller soft reset status bit
 ** TMRBK_SOFT_RST        [24:24] TMRBK controller soft reset status bit
 ** FM_SOFT_RST           [23:23] FM controller soft reset status bit
 ** EFUSE_SOFT_RST        [22:22] EFUSE controller soft reset status bit
 ** AUD_SOFT_RST          [21:21] AUD controller soft reset status bit
 ** EIC_SOFT_RST          [20:20] EIC controller soft reset status bit
 ** ADI_SOFT_RST          [19:19] ADI controller soft reset status bit
 ** VBC_SOFT_RST          [18:18] VBC controller soft reset status bit
 ** MCU_SHM_SOFT_RST      [17:17] MCU DSP share memory controller soft reset    
 **                               status bit
 ** DSP_SOFT_RST          [16:16] dsp_soft_rst, default value is 1, indication  
 **                               of arm reset dsp by default. 
 ** MCU_SOFT_RST          [15:15] RO,read mcu soft status
 ** GPIO_SOFT_RST         [14:14] GPIO controller soft reset status bit
 ** TMR_SOFT_RST          [13:13] Timer controller soft reset status bit
 ** SYST_SOFT_RST         [12:12] System Timer controller soft reset status bit
 ** RTC_SOFT_RST          [11:11] RTC controller soft reset status bit
 ** PWM_SOFT_RST          [10:10] PWM controller soft reset status bit
 ** I2C_SOFT_RST          [9 :9 ] I2C controller soft reset status bit
 ** GEA_SOFT_RST          [8 :8 ] GEA controller soft reset status bit
 ** SIM_SOFT_RST          [7 :7 ] SIM controller soft reset status bit
 ** AUD_SOFT_RST_MCU      [6 :6 ] Audio controller soft reset status bit by MCU
 ** MCU_SOF_RST_SET              [5 :5 ] mcu_soft_rst, ARM set this bit, after delay 15
 **                                clocks, this bit changes to low
 ** UART1_SOFT_RST_MCU    [3 :3 ] UART1 device controller soft reset status bit 
 **                               by MCU
 ** UART0_SOFT_RST        [2 :2 ] UART0 soft reset status bit
 ** IIS_SOFT_RST_MCU      [1 :1 ] IIS soft reset status bit by MCU
 ** KPD_SOFT_RST          [0 :0 ] KPD soft reset status bit
 ******************************* Field definition ******************************/
#define    ARM7_CORE_SOFT_RST           (BIT_29)
#define    ARM7_SHM_SOFT_RST           (BIT_28)
#define    AON_SOFT_RST               (BIT_27)
#define    ARM7_SOFT_RST               (BIT_26)
#define    I2C1_SOFT_RST               (BIT_25)
#define    TMRBK_SOFT_RST              (BIT_24)
#define    FM_SOFT_RST                 (BIT_23)
#define    EFUSE_SOFT_RST              (BIT_22)
#define    AUD_SOFT_RST                (BIT_21)
#define    EIC_SOFT_RST                (BIT_20)
#define    ADI_SOFT_RST                (BIT_19)
#define    VBC_SOFT_RST                (BIT_18)
#define    MCU_SHM_SOFT_RST            (BIT_17)
#define    DSP_SOFT_RST                (BIT_16)
#define    MCU_SOFT_RST                (BIT_15)     //RO
#define    GPIO_SOFT_RST               (BIT_14)
#define    TMR_SOFT_RST                (BIT_13)
#define    SYST_SOFT_RST               (BIT_12)
#define    RTC_SOFT_RST                (BIT_11)
#define    PWM_SOFT_RST                (BIT_10)
#define    I2C_SOFT_RST                (BIT_9)
#define    GEA_SOFT_RST                (BIT_8)
#define    SIM_SOFT_RST                (BIT_7)
#define    AUD_SOFT_RST_MCU            (BIT_6)
#define    MCU_SOF_RST_SET         (BIT_5)
#define    UART1_SOFT_RST_MCU          (BIT_3)
#define    UART0_SOFT_RST              (BIT_2)
#define    IIS_SOFT_RST_MCU            (BIT_1)
#define    KPD_SOFT_RST                (BIT_0)

/*******************************************************************************
 ** Register Name       : APB_EB0_SET
 ** Register Offset     : 0x10A8
 ** Description         : The APB module enabel set control register0
 ** I2C1_EB_SET         [31:31] I2C1 clock enable set bit
 ** TMRBK_RTC_EB_SET    [30:30] TMRBK clock enable set bit
 ** FM_EB_SET           [29:29] FM clock enable set bit
 ** AUD_EB_SET          [28:28] AUD clock enable set bit
 ** EFUSE_EB_SET        [27:27] EFUSE clock enable set bit
 ** EIC_RTC_EB_SET      [26:26] EIC RTC clock enable set bit, for 1k and 32k    
 **                             clock
 ** EIC_EB_SET          [25:25] EIC clock enable set bit
 ** ADI_EB_SET          [24:24] ADI clock enable set bit
 ** GPIO_RTC_EB_SET     [23:23] GPIO RTC clock enable set bit
 ** TMR_RTC_EB_SET      [22:22] Generic Timers RTC clock enable set bit
 ** SYST_RTC_EB_SET     [21:21] System Timer RTC clock enable set bit
 ** KPD_RTC_EB_SET      [19:19] Keypad RTC clock enable set bit
 ** Reserved            [18:18]
 ** CLK_AUX_EB_SET      [17:17] clk_aux enable set bit
 ** TMR_EB_SET          [16:16] TMR enable set bit
 ** PIN_REG_EB_SET      [15:15] Pin control registers enable set bit
 ** IIS_EB_SET          [14:14] IIS enable set bit
 ** UART1_EB_SET        [11:11] UART1 enable set bit
 ** UART0_EB_SET        [10:10] UART0 enable set bit
 ** SYST_EB_SET         [9 :9 ] System Timer enable set bit
 ** GEA_EB_SET          [8 :8 ] GEA enable set bit
 ** GPIO_EB_SET         [7 :7 ] GPIO enable set bit
 ** KPD_EB_SET          [6 :6 ] Keypad controller enable set bit
 ** BTIP_EB_SET         [5 :5 ] RTC enalbe set bit
 ** PWM_EB_SET          [4 :4 ] PWM controller enable set bit
 ** I2C_EB_SET          [3 :3 ] I2C enable set bit
 ** SIM_EB_SET          [2 :2 ] Sim enable set bit
 ** TMRBK_EB_SET        [1 :1 ] Generic Timers enable set bit
 ** ARM7_EB_SET         [0 :0 ] ARM7 system enable set bit
 ******************************* Field definition ******************************/
#define    I2C1_EB_SET               (BIT_31)
#define    TMRBK_RTC_EB_SET          (BIT_30)
#define    FM_EB_SET                 (BIT_29)
#define    AUD_EB_SET                (BIT_28)
#define    EFUSE_EB_SET              (BIT_27)
#define    EIC_RTC_EB_SET            (BIT_26)
#define    EIC_EB_SET                (BIT_25)
#define    ADI_EB_SET                (BIT_24)
#define    GPIO_RTC_EB_SET           (BIT_23)
#define    TMR_RTC_EB_SET            (BIT_22)
#define    SYST_RTC_EB_SET           (BIT_21)
#define    KPD_RTC_EB_SET            (BIT_19)
#define    CLK_AUX_EB_SET            (BIT_17)
#define    TMR_EB_SET                (BIT_16)
#define    PIN_REG_EB_SET            (BIT_15)
#define    IIS_EB_SET                (BIT_14)
#define    UART1_EB_SET              (BIT_11)
#define    UART0_EB_SET              (BIT_10)
#define    SYST_EB_SET               (BIT_9)
#define    GEA_EB_SET                (BIT_8)
#define    GPIO_EB_SET               (BIT_7)
#define    KPD_EB_SET                (BIT_6)
#define    BTIP_EB_SET               (BIT_5)
#define    PWM_EB_SET                (BIT_4)
#define    I2C_EB_SET                (BIT_3)
#define    SIM_EB_SET                (BIT_2)
#define    TMRBK_EB_SET              (BIT_1)
#define    ARM7_EB_SET               (BIT_0)

/*******************************************************************************
 ** Register Name       : APB_EB0_CLR
 ** Register Offset     : 0x20A8
 ** Description         : The APB module enabel clear control register0
 ** I2C1_EB_CLR         [31:31] I2C1 clock enable clear bit
 ** TMRBK_RTC_EB_CLR    [30:30] TMRBK clock enable clear bit
 ** FM_EB_CLR           [29:29] FM clock enable clear bit
 ** AUD_EB_CLR          [28:28] AUD clock enable clear bit
 ** EFUSE_EB_CLR        [27:27] EFUSE clock enable clear bit
 ** EIC_RTC_EB_CLR      [26:26] EIC RTC clock enable clear bit, for 1k and 32k  
 **                             clock
 ** EIC_EB_CLR          [25:25] EIC clock enable clear bit
 ** ADI_EB_CLR          [24:24] ADI clock enable clear bit
 ** GPIO_RTC_EB_CLR     [23:23] GPIO RTC clock enable clear bit
 ** TMR_RTC_EB_CLR      [22:22] Generic Timers RTC clock enable clear bit
 ** SYST_RTC_EB_CLR     [21:21] System Timer RTC clock enable clear bit
 ** KPD_RTC_EB_CLR      [19:19] Keypad RTC clock enable clear bit
 ** Reserved            [18:18]
 ** CLK_AUX_EB_CLR      [17:17] clk_aux enable clear bit
 ** TMR_EB_CLR          [16:16] TMR enable clear bit
 ** PIN_REG_EB_CLR      [15:15] Pin control registers enable clear bit
 ** IIS_EB_CLR          [14:14] IIS enable clear bit
 ** UART1_EB_CLR        [11:11] UART1 enable clear bit
 ** UART0_EB_CLR        [10:10] UART0 enable clear bit
 ** SYST_EB_CLR         [9 :9 ] System Timer enable clear bit
 ** GEA_EB_CLR          [8 :8 ] GEA enable clear bit
 ** GPIO_EB_CLR         [7 :7 ] GPIO enable clear bit
 ** KPD_EB_CLR          [6 :6 ] Keypad controller enable clear bit
 ** BTIP_EB_CLR         [5 :5 ] RTC enalbe clear bit
 ** PWM_EB_CLR          [4 :4 ] PWM controller enable clear bit
 ** I2C_EB_CLR          [3 :3 ] I2C enable clear bit
 ** SIM_EB_CLR          [2 :2 ] Sim enable clear bit
 ** TMRBK_EB_CLR        [1 :1 ] Generic Timers enable clear bit
 ** ARM7_EB_CLR         [0 :0 ] ARM7 system enable clear bit
 ******************************* Field definition ******************************/
#define    I2C1_EB_CLR               (BIT_31)
#define    TMRBK_RTC_EB_CLR          (BIT_30)
#define    FM_EB_CLR                 (BIT_29)
#define    AUD_EB_CLR                (BIT_28)
#define    EFUSE_EB_CLR              (BIT_27)
#define    EIC_RTC_EB_CLR            (BIT_26)
#define    EIC_EB_CLR                (BIT_25)
#define    ADI_EB_CLR                (BIT_24)
#define    GPIO_RTC_EB_CLR           (BIT_23)
#define    TMR_RTC_EB_CLR            (BIT_22)
#define    SYST_RTC_EB_CLR           (BIT_21)
#define    KPD_RTC_EB_CLR            (BIT_19)
#define    CLK_AUX_EB_CLR            (BIT_17)
#define    TMR_EB_CLR                (BIT_16)
#define    PIN_REG_EB_CLR            (BIT_15)
#define    IIS_EB_CLR                (BIT_14)
#define    UART1_EB_CLR              (BIT_11)
#define    UART0_EB_CLR              (BIT_10)
#define    SYST_EB_CLR               (BIT_9)
#define    GEA_EB_CLR                (BIT_8)
#define    GPIO_EB_CLR               (BIT_7)
#define    KPD_EB_CLR                (BIT_6)
#define    BTIP_EB_CLR               (BIT_5)
#define    PWM_EB_CLR                (BIT_4)
#define    I2C_EB_CLR                (BIT_3)
#define    SIM_EB_CLR                (BIT_2)
#define    TMRBK_EB_CLR              (BIT_1)
#define    ARM7_EB_CLR               (BIT_0)

/*******************************************************************************
 ** Register Name       : APB_EB0
 ** Register Offset     : 0x00A8
 ** Description         : The APB module enabel control register0
 ** I2C1_EB         [31:31] I2C1 enable status bit
 ** TMRBK_RTC_EB    [30:30] TMRBK RTC clock enable status bit
 ** FM_EB           [29:29] FM clock enable status bit
 ** AUD_EB          [28:28] AUD clock enable status bit
 ** EFUSE_EB        [27:27] EFUSE clock enable status bit
 ** EIC_RTC_EB      [26:26] EIC_RTC clock enable status bit
 ** EIC_EB          [25:25] EIC clock enable status bit
 ** ADI_EB          [24:24] ADI clock enable status bit
 ** GPIO_RTC_EB     [23:23] GPIO RTC clock enable status bit
 ** TMR_RTC_EB      [22:22] Generic Timers RTC clock enable status bit
 ** SYST_RTC_EB     [21:21] System Timer RTC clock enable status bit
 ** Reserved        [20:20]
 ** KPD_RTC_EB      [19:19] Keypad RTC clock enable status bit
 ** Reserved        [18:18]
 ** CLK_AUX_EB      [17:17] clk_aux enable status bit
 ** TMR_EB          [16:16] TMR enable status bit
 ** PIN_REG_EB      [15:15] Pin control registers enable status bit
 ** IIS_EB          [14:14] IIS enable status bit
 ** UART1_EB        [11:11] UART1 enable status bit
 ** UART0_EB        [10:10] UART0 enable status bit
 ** SYST_EB         [9 :9 ] System Timer enable status bit
 ** GEA_EB          [8 :8 ] GEA enable status bit
 ** GPIO_EB         [7 :7 ] GPIO enable status bit
 ** KPD_EB          [6 :6 ] Keypad controller enable status bit
 ** BTIP_EB         [5 :5 ] RTC enalbe status bit
 ** PWM_EB          [4 :4 ] PWM controller enable status bit
 ** I2C_EB          [3 :3 ] I2C enable status bit
 ** SIM_EB          [2 :2 ] Sim enable status bit
 ** TMRBK_EB        [1 :1 ] Generic Timers enable status bit
 ** ARM7_EB         [0 :0 ] Watch dog enable status bit
 ******************************* Field definition ******************************/
#define    I2C1_EB               (BIT_31)
#define    TMRBK_RTC_EB          (BIT_30)
#define    FM_EB                 (BIT_29)
#define    AUD_EB                (BIT_28)
#define    EFUSE_EB              (BIT_27)
#define    EIC_RTC_EB            (BIT_26)
#define    EIC_EB                (BIT_25)
#define    ADI_EB                (BIT_24)
#define    GPIO_RTC_EB           (BIT_23)
#define    TMR_RTC_EB            (BIT_22)
#define    SYST_RTC_EB           (BIT_21)
#define    KPD_RTC_EB            (BIT_19)
#define    CLK_AUX_EB            (BIT_17)
#define    TMR_EB                (BIT_16)
#define    PIN_REG_EB            (BIT_15)
#define    IIS_EB                (BIT_14)
#define    UART1_EB              (BIT_11)
#define    UART0_EB              (BIT_10)
#define    SYST_EB               (BIT_9)
#define    GEA_EB                (BIT_8)
#define    GPIO_EB               (BIT_7)
#define    KPD_EB                (BIT_6)
#define    BTIP_EB               (BIT_5)
#define    PWM_EB                (BIT_4)
#define    I2C_EB                (BIT_3)
#define    SIM_EB                (BIT_2)
#define    TMRBK_EB              (BIT_1)
#define    ARM7_EB               (BIT_0)

/*******************************************************************************
 ** Register Name       : APB_EB1
 ** Register Offset     : 0x00AC
 ** Description         : The APB module enabel control register1
 ** Reserved                [31:3 ]
 ** MCU_FORCE_DEEP_SLEEP    [2 :2 ] MCU system force deep sleep
 ** APB_ARCH_RTC_EB         [1 :1 ] APB ARCH RTC clock enable bit
 ** APB_ARCH_EB             [0 :0 ] APB ARCH enable status bit
 ******************************* Field definition ******************************/
#define    MCU_FORCE_DEEP_SLEEP          (BIT_2)
#define    APB_ARCH_RTC_EB               (BIT_1)
#define    APB_ARCH_EB                   (BIT_0)

/*******************************************************************************
 ** Register Name       : APB_SLP_CTL0
 ** Register Offset     : 0x0100
 ** Description         : The APB sleep ctroll register 0
 ** Reserved                   [31:3 ]
 ** APB_FORCE_ON               [2 :2 ] APB system force on
 ** APB_FORCE_SLEEP            [1 :1 ] APB system force sleep
 ** CLK_DSP_AUTO_EN            [0 :0 ] clk_dsp will be on while arm access share
 **                                     memory
 ******************************* Field definition ******************************/
#define    APB_FORCE_ON                     (BIT_2)
#define    APB_FORCE_SLEEP                  (BIT_1)
#define    CLK_DSP_AUTO_EN                  (BIT_0)

/*******************************************************************************
 ** Register Name       : APB_SLP_STS0
 ** Register Offset     : 0x0120
 ** Description         : The APB sleep status 0
 ** Reserved         [31:16]
 ** STC_DSP_STATE    [15:0 ] [9]PLL_cnt_done status [8]XTL_cnt_done status [7]  
 **                          clk_qbc_en status [6]DSP system sleep status [5]DSP
 **                           deep sleep status [4]XTLEN status [3]PLL_PD status
 **                           [2]Scheduler sleep status [1]DSP stop status [0]  
 **                          MCU system sleep status
 ******************************* Field definition ******************************/
#define    STC_DSP_STATE_SHIFT    (0)
#define    STC_DSP_STATE_MSK      (0xFFFFUL << STC_DSP_STATE_SHIFT)

/*******************************************************************************
 ** Register Name       : APB_INT_STS0
 ** Register Offset     : 0x0140
 ** Description         : INT status 0
 ** Reserved          [31:17]
 ** CM4TOARM9_IRQ0       [16:16 ] cm4toarm9_irq0: CM4 set this bit by signal           
 **                           cm4toarm9_irq_pls
 ** CM4TOARM9_IRQ1       [15:15] cm4toarm9_irq1: CM4 set this bit by signal           
 **                           cm4toarm9_irq_pls
 ** ARM9TOCM4_IRQ0       [14:14 ] arm9tocm4_irq0: ARM9 set this bit, after delay 15    
 **                           clocks, the bit changes to low
 ** ARM9TOCM4_IRQ1       [13:13] arm9tocm4_irq1: ARM9 set this bit, after delay 15    
 **                           clocks, the bit changes to low
 ** ARM7_WDG_IRQ      [12:12] ARM7 set this bit by signal arm7_wdg_irq_pls
 ** ARM7_TIMER_IRQ    [11:11] ARM7 set this bit by signal arm7_timer_irq_pls
 ** ARM7TO9_FRQ       [10:10] arm7to9_frq:ARM7 set this bit by signal           
 **                           arm7to9_frq_pls
 ** ARM7TO9_IRQ       [9 :9 ] arm7to9_irq:ARM7 set this bit by signal           
 **                           arm7to9_irq_pls
 ** ARM9TO7_FRQ       [8 :8 ] arm9to7_frq: ARM9 set this bit, after delay 15    
 **                           clocks, the bit changes to low
 ** ARM9TO7_IRQ       [7 :7 ] arm9to7_irq: ARM9 set this bit, after delay 15    
 **                           clocks, the bit changes to low
 ** VBC_IRQ           [6 :6 ] vbc_frq: ARM9 set this bit by signal vbc_frq_pls
 ** VBCDA_IRQ         [5 :5 ] vbcda_frq: ARM9 set this bit by signal            
 **                           vbcda_frq_pls
 ** VBCAD_IRQ         [4 :4 ] vbcad_frq: ARM9 set this bit by signal            
 **                           vbcad_frq_pls
 ** DSP_FRQ           [3 :3 ] dsp_frq: DSP set this bit by signal dsp_frq_pls
 ** DSP_IRQ           [2 :2 ] dsp_irq: DSP set this bit by signal dsp_irq_pls
 ** MCU_FRQ           [1 :1 ] mcu_frq: ARM set this bit, after delay 15 clocks, 
 **                           the bit changes to low
 ** MCU_IRQ           [0 :0 ] mcu_irq: ARM set this bit, after delay 15 clocks, 
 **                           the bit changes to low
 ******************************* Field definition ******************************/
#define    CM4_TO_ARM9_IRQ0             (BIT_16)
#define    CM4_TO_ARM9_IRQ1             (BIT_15)
#define    ARM9_TO_CM4_IRQ0             (BIT_14)
#define    ARM9_TO_CM4_IRQ1             (BIT_13)
#define    ARM7_WDG_IRQ            (BIT_12)
#define    ARM7_TIMER_IRQ          (BIT_11)
#define    ARM7TO9_FRQ             (BIT_10)
#define    ARM7TO9_IRQ             (BIT_9)
#define    ARM9TO7_FRQ             (BIT_8)
#define    ARM9TO7_IRQ             (BIT_7)
#define    VBC_IRQ                 (BIT_6)
#define    VBCDA_IRQ               (BIT_5)
#define    VBCAD_IRQ               (BIT_4)
#define    DSP_FRQ                 (BIT_3)
#define    DSP_IRQ                 (BIT_2)
#define    MCU_FRQ                 (BIT_1)
#define    MCU_IRQ                 (BIT_0)

/*******************************************************************************
 ** Register Name       : APB_INT_SET_CLR0
 ** Register Offset     : 0x0160
 ** Description         : INT clear 0
 ** Reserved              [31:20]
 ** CM4_TO_ARM9_IRQ3_CLR  [19:19] 
 ** CM4_TO_ARM9_IRQ2_CLR  [18:18]
 ** ARM9_TO_CM4_IRQ3_SET  [17:17] 
 ** ARM9_TO_CM4_IRQ2_SET  [16:16]
 ** CM4_TO_ARM9_IRQ0_CLR  [15:15] 
 ** CM4_TO_ARM9_IRQ1_CLR  [14:14]
 ** ARM9_TO_CM4_IRQ0_SET     [13:13]
 ** ARM9_TO_CM4_IRQ1_SET     [12:12]
 ** ARM7_WDG_IRQ_CLR      [11:11] Write ¡°1¡± Clear ARM7_WDG_frq
 ** ARM7_TIMER_IRQ_CLR    [10:10] Write ¡°1¡± Clear ARM7_TIMER_frq
 ** ARM7TO9_FRQ_CLR       [9 :9 ] Write ¡°1¡± Clear ARM7_frq
 ** ARM7TO9_IRQ_CLR       [8 :8 ] Write ¡°1¡± Clear ARM7_irq
 ** ARM9TO7_FRQ_SET       [7 :7 ] Write ¡°1¡± to sent FRQ to ARM7
 ** ARM9TO7_IRQ_SET       [6 :6 ] Write ¡°1¡± to sent IRQ to ARM7
 ** VBCDA_IRQ_CLR         [5 :5 ] Write ¡°1¡± Clear VBCDA_frq
 ** VBCAD_IRQ_CLR         [4 :4 ] Write ¡°1¡± Clear VBCDA_irq
 ** DSP_FRQ_CLR           [3 :3 ] Write ¡°1¡± Clear DSP_frq
 ** DSP_IRQ_CLR           [2 :2 ] Write ¡°1¡± Clear DSP_irq
 ** MCU_FRQ_SET           [1 :1 ] Write ¡°1¡± to sent FRQ to DSP
 ** MCU_IRQ_SET           [0 :0 ] Write ¡°1¡± to sent IRQ to DSP
 ******************************* Field definition ******************************/
#define     CM4_TO_ARM9_IRQ3_CLR        (BIT_19)
#define     CM4_TO_ARM9_IRQ2_CLR        (BIT_18)
#define     ARM9_TO_CM4_IRQ3_SET           (BIT_17)
#define     ARM9_TO_CM4_IRQ2_SET           (BIT_16)
#define     CM4_TO_ARM9_IRQ0_CLR        (BIT_15)
#define     CM4_TO_ARM9_IRQ1_CLR        (BIT_14)
#define     ARM9_TO_CM4_IRQ0_SET           (BIT_13)
#define     ARM9_TO_CM4_IRQ1_SET           (BIT_12)
#define    ARM7_WDG_IRQ_CLR            (BIT_11)
#define    ARM7_TIMER_IRQ_CLR          (BIT_10)
#define    ARM7TO9_FRQ_CLR             (BIT_9)
#define    ARM7TO9_IRQ_CLR             (BIT_8)
#define    ARM9TO7_FRQ_SET             (BIT_7)
#define    ARM9TO7_IRQ_SET             (BIT_6)
#define    VBCDA_IRQ_CLR               (BIT_5)
#define    VBCAD_IRQ_CLR               (BIT_4)
#define    DSP_FRQ_CLR                 (BIT_3)
#define    DSP_IRQ_CLR                 (BIT_2)
#define    MCU_FRQ_SET                 (BIT_1)
#define    MCU_IRQ_SET                 (BIT_0)

/*******************************************************************************
 ** Register Name       : APB_ARCH_PORT
 ** Register Offset     : 0x0180
 ** Description         : MCU_PROT protection control register
 ** Reserved          [31:17]
 ** MCU_PROT_GLB      [16:16] mcu_prot
 ** MCU_PROT_CHECK    [15:0 ] Writing 0xa1b2 to this address will set mcu_prot  
 **                           to 1, then the protected bits can be changed;     
 **                           Writing other value to this address will clear    
 **                           mcu_prot to 0, and then the protected bits can not
 **                            be changed. mcu_prot is readable in bit 16 of    
 **                           this control register. 
 ******************************* Field definition ******************************/
#define    MCU_PROT_GLB            (BIT_16)
#define    MCU_PROT_CHECK_SHIFT    (0)
#define    MCU_PROT_CHECK_MSK      (0xFFFFUL << MCU_PROT_CHECK_SHIFT)

/*******************************************************************************
 ** Register Name       : APB_MCU_CTL0
 ** Register Offset     : 0x01A0
 ** Description         : MCU control register
 ** Reserved           [31:23]
 ** PRAMX_BIGENDIAN    [22:22] DSP pram endian control for dsp operation
 ** ARM_MEM3_EN        [21:21] for DSP/ARM9 switch memory control
 ** ARM_MEM2_EN        [20:20] for DSP/ARM9 switch memory control
 ** ARM_MEM1_EN        [19:19] for DSP/ARM9 switch memory control
 ** ARM_MEM0_EN        [18:18] Reserved
 ** ARM_JTAG_EN        [17:17] JTAG enable
 ** ARM_BOOT_EN        [16:16] Arm_boot_en
 ** ARM_BOOT_ADDR      [15:0 ] arm_boot_addr. 
 ******************************* Field definition ******************************/
#define    PRAMX_BIGENDIAN          (BIT_22)
#define    ARM_MEM3_EN              (BIT_21)
#define    ARM_MEM2_EN              (BIT_20)
#define    ARM_MEM1_EN              (BIT_19)
#define    ARM_MEM0_EN              (BIT_18)
#define    ARM_JTAG_EN              (BIT_17)
#define    ARM_BOOT_EN              (BIT_16)
#define    ARM_BOOT_ADDR_SHIFT      (0)
#define    ARM_BOOT_ADDR_MSK        (0xFFFFUL << ARM_BOOT_ADDR_SHIFT)

/*******************************************************************************
 ** Register Name       : APB_DSP_CTL0
 ** Register Offset     : 0x01C0
 ** Description         : DSP control register
 ** Reserved            [31:9 ]
 ** STC_RTC_EB          [8 :8 ] STC RTC clock enable
 ** STRAP_BITS          [7 :3 ] strap_bits[4:0], TeakLite strap bits. [0] = EXTP
 **                              (ZD [0]), external program mode [1] = TESETP ( 
 **                             ZD [1]), test mode [2] = BOOTP (ZD [2]), boot   
 **                             mode, i.e., start from address 0xFFFE [3] = DBGP
 **                              (ZD [3]), debug mode [4] = URSTP (ZD [4]), user
 **                              reset to OCEM 
 ** DSP_EXT_Z           [2 :2 ] dsp_ext_z. Enables the use of external z-space  
 **                             memory.
 ** DSP_CLK_FORCE_ON    [1 :1 ] Force to open clock of DSP. (This bit is added  
 **                             for shared memory. Shared memory runs at DSP    
 **                             clock). Before access shared memory, this bit   
 **                             should be set to 1; after access, clear it to 0(
 **                             MUST). 
 ** Reserved            [0 :0 ]
 ******************************* Field definition ******************************/
#define    STC_RTC_EB                (BIT_8)
#define    STRAP_BITS_SHIFT          (3)
#define    STRAP_BITS_MSK            (0x1F << STRAP_BITS_SHIFT)
#define    DSP_EXT_Z                 (BIT_2)
#define    DSP_CLK_FORCE_ON          (BIT_1)

/*******************************************************************************
 ** Register Name       : APB_PERI_CTL0
 ** Register Offset     : 0x01C4
 ** Description         : peri control register
 ** Reserved                [31:26]
 ** FM_IQ_TEST_SWITCH       [25:25] for FM_RXID control
 ** Reserved    [24:24] 
 ** RXIQ_PIN_RTX_EN         [23:23] for RXID control
 ** Reserved            [22:14] Reserved
 ** U1_CM4_SEL                [13:13] 0:arm9 access sub peri;1 cm4 access sub peri.
 ** ARM_VB_RST              [11:11] for VBC SW control
 ** AUD_CTRL_SEL            [10:10] for DSP/ARM9 AUD control
 ** CLK_AUD_ARM_CTRL        [9 :9 ] for VBC SW control
 ** ARM_VB_ANAON            [8 :8 ] for VBC SW control
 ** ARM_VB_MCLKON           [7 :7 ] for VBC SW control
 ** ARM_VB_DA1ON            [6 :6 ] for VBC SW control
 ** ARM_VB_DA0ON            [5 :5 ] for VBC SW control
 ** ARM_VB_ADC1ON           [4 :4 ] for VBC SW control
 ** ARM_VB_ADC0ON           [3 :3 ] for VBC SW control
 ** ARM_VB_ACC              [2 :2 ] for VBC SW control
 ** IIS_MUX_SEL             [1 :1 ] for DSP/ARM9 iis control
 ** UART1_MUX_SEL           [0 :0 ] for DSP/ARM9 uart control
 ******************************* Field definition ******************************/
#define    FM_IQ_TEST_SWITCH             (BIT_25)
#define    RXIQ_PIN_RTX_EN               (BIT_23)
#define    U1_CM4_SEL                    (BIT_13) 
#define    ARM_VB_RST                    (BIT_11)
#define    AUD_CTRL_SEL                  (BIT_10)
#define    CLK_AUD_ARM_CTRL              (BIT_9)
#define    ARM_VB_ANAON                  (BIT_8)
#define    ARM_VB_MCLKON                 (BIT_7)
#define    ARM_VB_DA1ON                  (BIT_6)
#define    ARM_VB_DA0ON                  (BIT_5)
#define    ARM_VB_ADC1ON                 (BIT_4)
#define    ARM_VB_ADC0ON                 (BIT_3)
#define    ARM_VB_ACC                    (BIT_2)
#define    IIS_MUX_SEL                   (BIT_1)
#define    UART1_MUX_SEL                 (BIT_0)

/*******************************************************************************
 ** Register Name       : APB_PERI_CTL1
 ** Register Offset     : 0x01C8
 ** Description         : peri control register
 ** Reserved             [31:25]
 ** RST_FIFO_MONI_D2A    [24:24] Reserved
 ** RD_EMPTY_MONI_D2A    [23:20] Reserved
 ** WR_FULL_MONI_D2A     [19:16] Reserved
 ** Reserved             [15:9 ]
 ** RST_FIFO_MONI_A2D    [8 :8 ] Reserved
 ** RD_EMPTY_MONI_A2D    [7 :4 ] Reserved
 ** WR_FULL_MONI_A2D     [3 :0 ] Reserved
 ******************************* Field definition ******************************/
#define    RST_FIFO_MONI_D2A          (BIT_24)
#define    RD_EMPTY_MONI_D2A_SHIFT    (20)
#define    RD_EMPTY_MONI_D2A_MSK      (0xF << RD_EMPTY_MONI_D2A_SHIFT)
#define    WR_FULL_MONI_D2A_SHIFT     (16)
#define    WR_FULL_MONI_D2A_MSK       (0xF << WR_FULL_MONI_D2A_SHIFT)
#define    RST_FIFO_MONI_A2D          (BIT_8)
#define    RD_EMPTY_MONI_A2D_SHIFT    (4)
#define    RD_EMPTY_MONI_A2D_MSK      (0xF << RD_EMPTY_MONI_A2D_SHIFT)
#define    WR_FULL_MONI_A2D_SHIFT     (0)
#define    WR_FULL_MONI_A2D_MSK       (0xF << WR_FULL_MONI_A2D_SHIFT)

/*******************************************************************************
 ** Register Name       : APB_PIN_CTL0
 ** Register Offset     : 0x01E0
 ** Description         : APB PIN control registers 0
 ** Reserved    [31:18]
 ** UART0_SEL    [17:17 ] UART0_SEL
 ** Reserved    [16:9 ] 
 ** UART1_SEL       [8 :6 ] Uart1 controller ownership selection 2¡¯h0 | h1: uart1_0 
 **                         2¡¯h2  | h3: uart1_1 2¡¯h4 | h5: uart1_2 
 ** Reserved        [5 :4 ] 
 ** SIM_SEL         [3 :2 ] Sim controller owenership selection. 2'h0: controls 
 **                         SIM0 2'h1: controls SIM1 2'h2: controls SIM2 
 ** I2C1_SEL        [1 :0 ] I2C1 interface pad selection bits, 3 pairs of pad   
 **                         can be adopted as SDA0/SCL0 by these two bits. 2¡¯h0
 **                         : SDA0_0/SCL0_0 2¡¯h1: SDA0_1/SCL0_1
 ******************************* Field definition ******************************/
#define    UART0_SEL_SHIFT       (17)
#define    UART0_SEL_MSK         (0x1 << UART0_SEL_SHIFT)
#define    UART1_SEL_SHIFT       (6)
#define    UART1_SEL_MSK         (0x7 << UART1_SEL_SHIFT)
#define    SIM_SEL_SHIFT         (2)
#define    SIM_SEL_MSK           (0x3 << SIM_SEL_SHIFT)
#define    I2C1_SEL_SHIFT        (0)
#define    I2C1_SEL_MSK          (0x3 << I2C1_SEL_SHIFT)
#define    I2C1_SEL              (BIT_0)

/*******************************************************************************
 ** Register Name       : APB_PIN_CTL1
 ** Register Offset     : 0x01E4
 ** Description         : APB PIN control registers 1
 ** Reserved                 [31:30]
 ** FMARK_POLARITY_INV       [29:29] FRARK polarity control
 ** FMARK_PIN_SEL            [28:27] pin mux for FMARK control 2¡¯b0: GPIO_3 pad
 **                                   2¡¯b1: FMARK pad others: LCMD8 pad
 ** AUDDAC_PIN_SEL           [26:26] Reserved
 ** CCIRD0_PIN_SEL           [25:24] pin mux for CCIRD0 control 2¡¯b0: CCIRD0   
 **                                  pad Others; MTDI pad
 ** CCIRCK_PIN_SEL           [23:22] pin mux for CCIRCK control 2¡¯b0: CCIRCK   
 **                                  pad 2¡¯b1: MTCK pad others: PWM pad
 ** CCIRVS_PIN_SEL           [21:20] pin mux for CCIRVS control 2¡¯b0: CCIRVS   
 **                                  pad others: MTMS pad
 ** CLK_CCIR_DLY_SEL         [19:16] clk_ccir_dly_sel,for turning clk_ccir input
 **                                   delay
 ** SPI1_3_CLK_PIN_SEL       [15:15] Reserved
 ** UART1_4W_SEL                 [14:14]
 ** SPI0_0_CLK_PIN_IN_SEL    [12:12] Reserved
 ** CLK_MEM_IN_DLY_SEL       [11:6 ] clk_mem_in_dly_sel, for turning clcok delay
 ** CLK_MEM_OUT_DLY_SEL      [5 :0 ] clk_mem_out_dly_sel, for turning clcok     
 **                                  delay 
 ******************************* Field definition ******************************/
#define    FMARK_POLARITY_INV             (BIT_29)
#define    FMARK_PIN_SEL_SHIFT            (27)
#define    FMARK_PIN_SEL_MSK              (0x3 << FMARK_PIN_SEL_SHIFT)
#define    AUDDAC_PIN_SEL                 (BIT_26)
#define    CCIRD0_PIN_SEL_SHIFT           (24)
#define    CCIRD0_PIN_SEL_MSK             (0x3 << CCIRD0_PIN_SEL_SHIFT)
#define    CCIRCK_PIN_SEL_SHIFT           (22)
#define    CCIRCK_PIN_SEL_MSK             (0x3 << CCIRCK_PIN_SEL_SHIFT)
#define    CCIRVS_PIN_SEL_SHIFT           (20)
#define    CCIRVS_PIN_SEL_MSK             (0x3 << CCIRVS_PIN_SEL_SHIFT)
#define    CLK_CCIR_DLY_SEL_SHIFT         (16)
#define    CLK_CCIR_DLY_SEL_MSK           (0xF << CLK_CCIR_DLY_SEL_SHIFT)
#define    SPI1_3_CLK_PIN_SEL             (BIT_15)
#define    UART1_4W_SEL             (BIT_14)
#define    SPI0_0_CLK_PIN_IN_SEL          (BIT_12)
#define    CLK_MEM_IN_DLY_SEL_SHIFT       (6)
#define    CLK_MEM_IN_DLY_SEL_MSK         (0x3FUL << CLK_MEM_IN_DLY_SEL_SHIFT)
#define    CLK_MEM_OUT_DLY_SEL_SHIFT      (0)
#define    CLK_MEM_OUT_DLY_SEL_MSK        (0x3FUL << CLK_MEM_OUT_DLY_SEL_SHIFT)

/*******************************************************************************
 ** Register Name       : APB_PIN_CTL2
 ** Register Offset     : 0x01E8
 ** Description         : APB PIN control registers 2
 ** Reserved                  [31:29]
 ** VBANA_TEST_SEL            [28:28] Reserved
 ** VBDAC_SDATA_PIN_IN_SEL    [27:27] pin mux for VBDAC SDATA control 1¡¯b0:    
 **                                   CCIRD1 pad 1¡¯b1: IISDI pad
 ** BT_STATUS_PIN_IN_SEL      [26:26] Reserved
 ** BT_ACTIVE_PIN_IN_SEL      [25:25] Reserved
 ** U1_1_RXD_PIN_SEL          [24:24] pin mux for U1_1_RXD control 1¡¯b0:       
 **                                   KEYOUT4 pad 1¡¯b1: SD_D0 pad
 ** LCMD11_PIN_SEL            [23:23] pin mux for LCMD11 control 1¡¯b0: GPIO_2  
 **                                   pad 1¡¯b1: GPIO_72 pad
 ** LCMD10_PIN_SEL            [22:22] pin mux for LCMD10 control 1¡¯b0: GPIO_1  
 **                                   pad 1¡¯b1: GPIO_71 pad
 ** LCMD9_PIN_SEL             [21:21] pin mux for LCMD9 control 1¡¯b0: GPIO_0   
 **                                   pad 1¡¯b1: GPIO_70 pad
 ** BT_MTRSTN_PIN_SEL         [20:20] pin mux for BT MRSTN control 1¡¯b0: CCIRD3
 **                                    pad 1¡¯b1: MRTSTN pad
 ** BT_MTMS_PIN_SEL           [19:19] pin mux for BT MTMS control 1¡¯b0: CCIRD7 
 **                                   pad 1¡¯b1: MTMS pad
 ** BT_MTDI_PIN_SEL           [18:18] pin mux for BT MTDI control 1¡¯b0: CCIRD6 
 **                                   pad 1¡¯b1: MTDI pad
 ** BT_MTCK_PIN_SEL           [17:17] pin mux for BT MTCK control 1¡¯b0: CCIRD5 
 **                                   pad 1¡¯b1: MTCK pad
 ** WIFI_ACTIVE_PIN_IN_SEL    [16:16] pin mux for WIFI_ACTIVE control 1¡¯b0:    
 **                                   IISDI pad 1¡¯b1: KEYOUT3 pad
 ** SPI1_IE_CTRL              [15:8 ] pin mux for SPI1_IE sw control
 ** SPI0_IE_CTRL              [7 :0 ] pin mux for SPI0_IE sw control
 ******************************* Field definition ******************************/
#define    VBANA_TEST_SEL                  (BIT_28)
#define    VBDAC_SDATA_PIN_IN_SEL          (BIT_27)
#define    BT_STATUS_PIN_IN_SEL            (BIT_26)
#define    BT_ACTIVE_PIN_IN_SEL            (BIT_25)
#define    U1_1_RXD_PIN_SEL                (BIT_24)
#define    LCMD11_PIN_SEL                  (BIT_23)
#define    LCMD10_PIN_SEL                  (BIT_22)
#define    LCMD9_PIN_SEL                   (BIT_21)
#define    BT_MTRSTN_PIN_SEL               (BIT_20)
#define    BT_MTMS_PIN_SEL                 (BIT_19)
#define    BT_MTDI_PIN_SEL                 (BIT_18)
#define    BT_MTCK_PIN_SEL                 (BIT_17)
#define    WIFI_ACTIVE_PIN_IN_SEL          (BIT_16)
#define    SPI1_IE_CTRL_SHIFT              (8)
#define    SPI1_IE_CTRL_MSK                (0xFFUL << SPI1_IE_CTRL_SHIFT)
#define    SPI0_IE_CTRL_SHIFT              (0)
#define    SPI0_IE_CTRL_MSK                (0xFFUL << SPI0_IE_CTRL_SHIFT)

/*******************************************************************************
 ** Register Name       : APB_MISC_CTL0
 ** Register Offset     : 0x0220
 ** Description         : APB Miscellaneous control registers 0
 ** MCU_MISC_EN       [31:16] 
 ** Reserved          [15:14]
 ** Reserved          [13:13]
 ** USB_DRV           [12:9 ] USB parameter control
 ** LDO_USB_PD_GLB    [8 :8 ] USB PD control for SW control
 ** USB_100KD_EN      [7 :7 ] USB parameter control
 ** USB_100K_EN       [6 :6 ] USB parameter control
 ** USB_1K5_EN        [5 :5 ] USB parameter control
 ** BT_XTL_EN_IE      [4 :4 ] Used as input enable signal when BT wake up       
 **                           baseband crystal. High active 
 ** SIM2_CLK_PL       [3 :3 ] Clock polar control bit of sim2 card, If 0, sim   
 **                           clock will be fixed at low when unselected. If 0, 
 **                           sim clock will be fixed at low when unselected
 ** SIM1_CLK_PL       [2 :2 ] Clock polar control bit of sim1 card, If 0, sim   
 **                           clock will be fixed at low when unselected. If 0, 
 **                           sim clock will be fixed at low when unselected
 ** SIM0_CLK_PL       [1 :1 ] Clock polar control bit of sim0 card, If 0, sim   
 **                           clock will be fixed at low when unselected. If 0, 
 **                           sim clock will be fixed at low when unselected. 
 ** USB_STATE_REN     [0 :0 ] Usb_stat_ren: USB state read enable, only when    
 **                           this bit is 1¡¯b1, USB_RXDP, USB_RXDM and USB_RXD 
 **                           state can be read 
 ******************************* Field definition ******************************/
#define    MCU_MISC_EN_SHIFT       (16)
#define    MCU_MISC_EN_MSK         (0xFFFFUL << MCU_MISC_EN_SHIFT)
#define    USB_DRV_SHIFT           (9)
#define    USB_DRV_MSK             (0xF << USB_DRV_SHIFT)
#define    LDO_USB_PD_GLB          (BIT_8)
#define    USB_100KD_EN            (BIT_7)
#define    USB_100K_EN             (BIT_6)
#define    USB_1K5_EN              (BIT_5)
#define    BT_XTL_EN_IE            (BIT_4)
#define    SIM2_CLK_PL             (BIT_3)
#define    SIM1_CLK_PL             (BIT_2)
#define    SIM0_CLK_PL             (BIT_1)
#define    USB_STATE_REN           (BIT_0)

/*******************************************************************************
 ** Register Name       : APB_MISC_CTL1
 ** Register Offset     : 0x0224
 ** Description         : APB MISC control registers 2
 ** Reserved    [31:1 ]
 ** LCM_RSTN    [0 :0 ] PAD LCM_RSTN control
 ******************************* Field definition ******************************/
#define    LCM_RSTN          (BIT_0)

/*******************************************************************************
 ** Register Name       : APB_MISC_CTL2
 ** Register Offset     : 0x0228
 ** Description         : APB MISC control registers 2
 ** Reserved      [31:16]
 ** HWRST1_REG    [15:8 ] for ARM9 SW-reset control
 ** Reserved      [7 :0 ]
 ******************************* Field definition ******************************/
#define    HWRST1_REG_SHIFT    (8)
#define    HWRST1_REG_MSK      (0xFFUL << HWRST1_REG_SHIFT)

/*******************************************************************************
 ** Register Name       : APB_MISC_CTL3
 ** Register Offset     : 0x022C
 ** Description         : APB MISC control registers 3
 ** Reserved               [31:19]
 ** BT_DAC_PD_O_SW         [18:18] BTDAC power-down control by ARM9,only for    
 **                                debug mode 3
 ** BT_ADC_EN_I_SW         [17:17] BT ADC power-on control by ARM9,only for     
 **                                debug mode 3
 ** RF_BT_ADDA_PD_SW       [16:16] rf bt adc/dac power down sw control
 ** RF_BT_ADC_SWITCH_SW    [15:15] rf bt adc switch sw enable, 
 ** RF_FM_TEST_SW          [14:14] rf fm test sw enable, 
 ** Reserved                    [13 :6 ] 
 ** RF_DEB_SBI_EN          [5 :5 ] rf debug sbi enable
 ** RF_DEB_EN              [4 :4 ] rf debug enable, 
 ** TEST_DBG_MODE3         [3 :3 ] debug mode3 enable, run c-code
 ** TEST_DBG_MODE2         [2 :2 ] debug mode2 enable, run c-code
 ** TEST_DBG_MODE1         [1 :1 ] debug mode1 enable, run c-code
 ** TEST_DBG_MODE0         [0 :0 ] debug mode0 enable, run c-code
 ******************************* Field definition ******************************/
#define    BT_DAC_PD_O_SW               (BIT_18)
#define    BT_ADC_EN_I_SW               (BIT_17)
#define    RF_BT_ADDA_PD_SW             (BIT_16)
#define    RF_BT_ADC_SWITCH_SW          (BIT_15)
#define    RF_FM_TEST_SW                (BIT_14)
#define    RF_DEB_SBI_EN                (BIT_5)
#define    RF_DEB_EN                    (BIT_4)
#define    TEST_DBG_MODE3               (BIT_3)
#define    TEST_DBG_MODE2               (BIT_2)
#define    TEST_DBG_MODE1               (BIT_1)
#define    TEST_DBG_MODE0               (BIT_0)

/*******************************************************************************
 ** Register Name       : APB_MISC_CTL4
 ** Register Offset     : 0x0230
 ** Description         : APB MISC control registers 4
 ******************************* Field definition ******************************/

/*******************************************************************************
 ** Register Name       : APB_MISC_STS0
 ** Register Offset     : 0x0240
 ** Description         : APB Miscellaneous status registers 0
 ** Reserved     [31:3 ]
 ** USB_RXD      [2 :2 ] USB_RXD state
 ** USB_RX_DM    [1 :1 ] USB_RX_DM state
 ** USB_RX_DP    [0 :0 ] USB_RX_DP state
 ******************************* Field definition ******************************/
#define    USB_RXD            (BIT_2)
#define    USB_RX_DM          (BIT_1)
#define    USB_RX_DP          (BIT_0)

/*******************************************************************************
 ** Register Name       : ARM9_RDATA_FROM_ARM7
 ** Register Offset     : 0x0244
 ** Description         : ARM9 read data from ARM7 register
 ** ARM9_RDATA_FROM_ARM7    [31:0 ] located at always on power domain for debug 
 **                                 or backup
 ******************************* Field definition ******************************/
#define    ARM9_RDATA_FROM_ARM7_SHIFT    (0)
#define    ARM9_RDATA_FROM_ARM7_MSK      (0xUL << ARM9_RDATA_FROM_ARM7_SHIFT)

/*******************************************************************************
 ** Register Name       : ARM9_WDATA_TO_ARM7
 ** Register Offset     : 0x0248
 ** Description         : ARM9 write data to ARM7 register
 ** ARM9_WDATA_TO_ARM7    [31:0 ] located at always on power domain for debug or
 **                                backup
 ******************************* Field definition ******************************/
#define    ARM9_WDATA_TO_ARM7_SHIFT    (0)
#define    ARM9_WDATA_TO_ARM7_MSK      (0xUL << ARM9_WDATA_TO_ARM7_SHIFT)

/*******************************************************************************
 ** Register Name       : APB_ARMCORE_PWR_CTL
 ** Register Offset     : 0x0260
 ** Description         : 
 ** Reserved                      [31:27]
 ** ARMCORE_PD_SHUTDOWN            [26:26]ARMCORE Power Domain    
 **                                       power down.
 ** ARMCORE_PD_ISO            [25:25] ARMCORE Power Domain    
 **                                       iso power down.
 ** ARMCORE_SLP_POWOFF_AUTO_EN    [24:24] Active High, Enable ARMCORE Power     
 **                                       Domain automatically Power-off when   
 **                                       chip into Deep Sleep.
 ** ARM_PWR_ON_DLY          [23:16] Delay time of ARMCORE Power Domain
 ** ARM_PWR_ON_SEQ_DLY            [15:8 ] Wait time of ARM Power Domain, 
 **                                    ARM powered on sequence. Unit is RTC   
 **                                    cycle.
 ** ARM_ISO_ON_DLY           [7 :0 ] Wait time of ARMCORE Power Domain,    
 **                                       from Power-up to isolation-release    
 **                                       during ARMCORE powered on sequence.   
 **                                       Unit is RTC cycle.
 ******************************* Field definition ******************************/
#define    ARMCORE_PD_SHUTDOWN                          (BIT_26)
#define    ARMCORE_PD_ISO                                       (BIT_25)
#define    ARMCORE_SLP_POWOFF_AUTO_EN          (BIT_24)
#define    ARMCORE_PWR_ON_DLY_SHIFT            (16)
#define    ARMCORE_PWR_ON_DLY_MSK              (0xFFUL << ARMCORE_PWR_ON_DLY_SHIFT) 
#define    ARMCORE_PWR_ON_SEQ_SHIFT            (8)
#define    ARMCORE_PWR_ON_SEQ_MSK              (0xFFUL << ARMCORE_PWR_ON_SEQ_SHIFT)
#define    ARMCORE_ISO_ON_SHIFT                (0)
#define    ARMCORE_ISO_ON_MSK                  (0xFFUL << ARMCORE_ISO_ON_SHIFT)

/*******************************************************************************
 ** Register Name       : APB_PERI_PWR_CTL
 ** Register Offset     : 0x0268
 ** Description         : 
 ** Reserved                   [31:28]
 ** PERI_PD_SHUTDOWN            [27:27] PERI Power Domain power down.
 ** PERI_PD_ISO                   [26:26] PERI Power Domain    
 **                                       iso power down.
 ** PERI_POW_FORCE_PD          [25:25] Active High, force PERI Power Domain     
 **                                    power down.
 ** PERI_SLP_POWOFF_AUTO_EN    [24:24] Active High, Enable PERI Power Domain    
 **                                    automatically Power-off when chip into   
 **                                    Deep Sleep.
 ** PERI_ISO_ON_DLY            [23:16 ] Wait time of PERI Power Domain, from         
 **                                  isolation-asserted to power-on during PERI 
 **                                  powered on sequence. Unit is RTC cycle.
 ** PERI_PWR_ON_SEQ_DLY            [15:8 ] Wait time of PERI Power Domain, 
 **                                    PERI powered on sequence. Unit is RTC   
 **                                    cycle.
 ** PERI_PWR_ON_DLY           [7 :0 ] Wait time of PERI Power Domain, from     
 **                                    Power-up to PERI powered on. Unit is RTC cycle.
 ******************************* Field definition ******************************/
#define    PERI_PD_SHUTDOWN                (BIT_27)
#define    PERI_PD_ISO                              (BIT_26)
#define    PERI_POW_FORCE_PD                (BIT_25)
#define    PERI_SLP_POWOFF_AUTO_EN          (BIT_24)
#define    PERI_ISO_ON_DLY_SHIFT            (16)
#define    PERI_ISO_ON_DLY_MSK              (0xFFUL << PERI_PWR_ON_DLY_SHIFT) 
#define    PERI_PWR_ON_SEQ_DLY_SHIFT        (8)
#define    PERI_PWR_ON_SEQ_DLY_MSK          (0xFFUL << PERI_PWR_ON_SEQ_DLY_SHIFT)
#define    PERI_PWR_ON_DLY_SHIFT            (0)
#define    PERI_PWR_ON_DLY_MSK              (0xFFUL << PERI_PWR_ON_DLY_SHIFT)

/*******************************************************************************
 ** Register Name       : APB_MM_PWR_CTL
 ** Register Offset     : 0x026C
 ** Description         : 
 ** Reserved                 [31:28]
 ** MM_PD_SHUTDOWN            [27:27] MM Power Domain power down.
 ** MM_PD_ISO                 [26:26] MM Power Domain    
 **                                       iso power down.
 ** MM_POW_FORCE_PD          [25:25] Active High, force MM Power Domain power   
 **                                  down.
  ** MM_SLP_POWOFF_AUTO_EN    [24:24] Active High, Enable MM Power Domain        
 **                                  automatically Power-off when chip into Deep
 **                                   Sleep.
  ** MM_ISO_ON_DLY            [23:16 ] Wait time of MM Power Domain, from         
 **                                  isolation-asserted to power-on during MM 
 **                                  powered on sequence. Unit is RTC cycle.
 ** MM_PWR_ON_SEQ_DLY            [15:8 ] Wait time of MM Power Domain, power-up during MM 
 **                                  powered on sequence. Unit is RTC cycle.
 ** MM_PWR_ON_DLY           [7 :0 ] Wait time of MM Power Domain, from Power-up
 **                                   to powered on. Unit is RTC cycle.
 ******************************* Field definition ******************************/
#define    MM_PD_SHUTDOWN                (BIT_27)
#define    MM_PD_ISO                              (BIT_26)
#define    MM_POW_FORCE_PD                (BIT_25)
#define    MM_SLP_POWOFF_AUTO_EN          (BIT_24)
#define    MM_ISO_ON_SHIFT                (16)
#define    MM_ISO_ON_MSK                  (0xFFUL << MM_ISO_ON_SHIFT)
#define    MM_ISO_ON_REQ_SHIFT            (8)
#define    MM_ISO_ON_REQ_MSK              (0xFFUL << MM_ISO_ON_REQ_SHIFT)
#define    MM_PWR_ON_DLY_SHIFT            (0)
#define    MM_PWR_ON_DLY_MSK              (0xFFUL << MM_PWR_ON_DLY_SHIFT)

/*******************************************************************************
 ** Register Name       : APB_BT_PWR_CTL
 ** Register Offset     : 0x0274
 ** Description         : 
 ** Reserved                 [31:28]
 ** CM4_PD_SHUTDOWN            [27:27] CM4 Power Domain power down.
 ** CM4_PD_ISO                 [26:26] CM4 Power Domain    
 **                                       iso power down.
 ** CM4_POW_FORCE_PD          [25:25] Active High, force CM4 Power Domain power   
 **                                  down.
 ** CM4_SLP_POWOFF_AUTO_EN    [24:24] Active High, Enable CM4 Power Domain        
 **                                  automatically Power-off when chip into Deep
 **                                   Sleep.
 ** CM4_ISO_ON_DLY            [23:16 ] Wait time of CM4 Power Domain, from         
 **                                  isolation-asserted to power-on during CM4 
 **                                  powered on sequence. Unit is RTC cycle.
 ** CM4_PWR_ON_SEQ_DLY            [15:8 ] Wait time of CM4 Power Domain, power-up during CM4 
 **                                  powered on sequence. Unit is RTC cycle.
 ** CM4_PWR_ON_DLY           [7 :0 ] Wait time of CM4 Power Domain, from Power-up
 **                                   to powered on. Unit is RTC cycle.
 ******************************* Field definition ******************************/
#define    CM4_PD_SHUTDOWN                (BIT_27)
#define    CM4_PD_ISO                              (BIT_26)
#define    CM4_POW_FORCE_PD                (BIT_25)
#define    CM4_SLP_POWOFF_AUTO_EN          (BIT_24)
#define    CM4_ISO_ON_DLY_SHIFT            (16)
#define    CM4_ISO_ON_DLY_MSK              (0xFFUL << CM4_ISO_ON_DLY_SHIFT) 
#define    CM4_PWR_ON_SEQ_DLY_SHIFT        (8)
#define    CM4_PWR_ON_SEQ_DLY_MSK          (0xFFUL << CM4_PWR_ON_SEQ_DLY_SHIFT)
#define    CM4_PWR_ON_DLY_SHIFT            (0)
#define    CM4_PWR_ON_DLY_MSK              (0x7 << CM4_PWR_ON_DLY_SHIFT)

/*******************************************************************************
 ** Register Name       : APB_PWR_STATE
 ** Register Offset     : 0x0278
 ** Description         : 
 ** Reserved          [31:30]
 ** ARM_PD_STATE    [29:25 ] arm power domain status
 ** MM_PD_STATE    [24 :20 ] mm power domain status
 ** Reserved            [19 :15 ] 
 ** CM4_PD_STATE    [14:10 ] cm4 power domain status
 ** PERI_PD_STATE    [9 :5 ] peri power domain status
 ** Reserved                [4 :0 ] 
 ******************************* Field definition ******************************/
#define    ARM_PD_STATUS_SHIFT          (25)
#define    ARM_PD_STATUS_MSK            (0x1F << ARM_PD_STATUS_SHIFT) 
#define    MM_PD_STATUS_SHIFT           (20)
#define    MM_PD_STATUS_MSK             (0x1F << MM_PD_STATUS_SHIFT)
#define    CM4_PD_STATUS_SHIFT          (10)
#define    CM4_PD_STATUS_MSK            (0x1F << CM4_PD_STATUS_SHIFT)
#define    PERI_PD_STATUS_SHIFT         (5)
#define    PERI_PD_STATUS_MSK           (0x1F << PERI_PD_STATUS_SHIFT)

#define    CM4_PWR_STATE_SHUTDOWN   (0x7 << CM4_PD_STATUS_SHIFT)
#define    CM4_PWR_STATE_POWER_ON_SEQ      (0x1 << CM4_PD_STATUS_SHIFT)
#define    CM4_PWR_STATE_POWER_ON_DUA      (0x12 << CM4_PD_STATUS_SHIFT)
#define    CM4_PWR_STATE_POWER_ON_MOT    (0x2 << CM4_PD_STATUS_SHIFT)
#define    CM4_PWR_STATE_RST_DEASSERT    (0xB << CM4_PD_STATUS_SHIFT)
#define    CM4_PWR_STATE_ISO_OFF    (0x6 << CM4_PD_STATUS_SHIFT)
#define    CM4_PWR_STATE_BISR_RST    (0xE << CM4_PD_STATUS_SHIFT)
#define    CM4_PWR_STATE_BISR_PROC    (0xF << CM4_PD_STATUS_SHIFT)
#define    CM4_PWR_STATE_PD_ACTIVE    (0x8 << CM4_PD_STATUS_SHIFT)
#define    CM4_PWR_STATE_PD_WAKEUP    (0x0 << CM4_PD_STATUS_SHIFT)
#define    CM4_PWR_STATE_PD_STANDBY         (0x9 << CM4_PD_STATUS_SHIFT)
#define    CM4_PWR_STATE_ISO_ON  (0xA << CM4_PD_STATUS_SHIFT)
#define    CM4_PWR_STATE_PD_RST_ASSERT (0x3 << CM4_PD_STATUS_SHIFT)
#define    CM4_PWR_STATE_POWER_OFF_D (0x1D << CM4_PD_STATUS_SHIFT)
#define    CM4_PWR_STATE_POWER_OFF_M (0xD << CM4_PD_STATUS_SHIFT)

/*******************************************************************************
 ** Register Name       : APB_ROM_PD_CTL
 ** Register Offset     : 0x027C
 ** Description         : 
 ** Reserved        [31:9 ]
 ** ROM_FORCE_ON    [8 :8 ] Active High, Force all ROM clock enable.(ARM/DSP),  
 **                         not include ARM7 ROM
 ** Reserved        [7 :0 ]
 ******************************* Field definition ******************************/
#define    ROM_FORCE_ON          (BIT_8)

/*******************************************************************************
 ** Register Name       : ARM7_TOP_CTL1
 ** Register Offset     : 0x0280
 ** Description         : 
 ** Reserved           [31:20]
 ** ARM7_BT_4K_SEL    [19:19 ] arm7_bt_4k select
 ** CLK_BT_26M_SEL     [18 :18 ] clk_bt_26m select
 ** CLK_26M_32K_DIV    [17:8 ] clk_26m_32k division
 ** CLK_BT_32K_SEL    [7 :7 ] clk_bt_32k selection:
 ** CLK_STC_32K_SEL    [6 :6 ] clk_stc_32k selection:
 ** Reserved                [5 :5 ] 
 ** ARM7_IRAM3_SEL     [4 :4 ] 1: arm9 control share iram2(8KB) 0: arm7 control 
 **                            share iram2(8KB)
 ** ARM7_IRAM2_SEL     [3 :3 ] 1: arm9 control share iram1(16KB) 0: arm7 control
 **                             share iram1(16KB)
 ** ARM7_IRAM1_SEL     [2 :2 ] 1: arm9 control share iram0(20KB) 0: arm7 control
 **                             share iram0(20KB)
 ** Reserved                [1:0]
 ******************************* Field definition ******************************/
#define    ARM7_BT_4K_SEL           (BIT_19)
#define    CLK_BT_26M_SEL           (BIT_18)
#define    CLK_26M_32K_DIV_SHIFT    (8)
#define    CLK_26M_32K_DIV_MSK      (0x3FFUL << CLK_26M_32K_DIV_SHIFT)
#define    CLK_BT_32K_SEL           (BIT_7)
#define    CLK_STC_32K_SEL          (BIT_6)
#define    ARM7_IRAM3_SEL           (BIT_4)
#define    ARM7_IRAM2_SEL           (BIT_3)
#define    ARM7_IRAM1_SEL           (BIT_2)

/*******************************************************************************
 ** Register Name       : MEM_LP_CTRL0
 ** Register Offset     : 0x0284
 ** Description         : 
 ** Reserved             [31:17]
 ** MEM_CS_DISABLE_EN    [16:7 ] bit[0]: arm9 core all memories's cs deep sleep 
 **                              sw enable bit[1]: armram_bist1 memories's cs   
 **                              deep-sleep sw enable bit[2]: armram_bist2      
 **                              memories's cs deep-sleep sw enable bit[3]:     
 **                              arm7_bist memories's cs deep-sleep sw enable   
 **                              bit[4]: peri_bist memories's cs deep-sleep sw  
 **                              enable bit[5]: dspram_bist1 memories's cs deep-
 **                              sleep sw enable bit[6]: dspram_bist2 memories's
 **                               cs deep-sleep sw enable bit[7]: arm9_rom's cs 
 **                              deep-sleep sw enable bit[8]: arm7_rom's cs deep
 **                              -sleep sw enable bit[9]: dsp_rom's cs deep-    
 **                              sleep sw enable bit[31:10]: reserved
 ** MEM_SLEEP_DS_EN      [6 :0 ] bit[0]: arm9 core all memories deep-sleep sw   
 **                              enable bit[1]: armram_bist1 memories deep-sleep
 **                               sw enable bit[2]: armram_bist2 memories deep- 
 **                              sleep sw enable bit[3]: arm7_bist memories deep
 **                              -sleep sw enable bit[4]: peri_bist memories    
 **                              deep-sleep sw enable bit[5]: dspram_bist1      
 **                              memories deep-sleep sw enable bit[6]:          
 **                              dspram_bist2 memories deep-sleep sw enable bit[
 **                              31:7]: reserved
 ******************************* Field definition ******************************/
#define    MEM_CS_DISABLE_EN_SHIFT    (7)
#define    MEM_CS_DISABLE_EN_MSK      (0x3FFUL << MEM_CS_DISABLE_EN_SHIFT)
#define    MEM_SLEEP_DS_EN_SHIFT      (0)
#define    MEM_SLEEP_DS_EN_MSK        (0x7FUL << MEM_SLEEP_DS_EN_SHIFT)

/*******************************************************************************
 ** Register Name       : MEM_SLEEP_SD_EN0
 ** Register Offset     : 0x0288
 ** Description         : 
 ** MEM_SLEEP_SD_EN0    [31:0 ] bit[0]: arm9 core all memories shut-down sw     
 **                             enable bit[18:1]: armram_bist1 memories shut-   
 **                             down sw enable bit[24:19]: armram_bist2 memories
 **                              shut-down sw enable bit[31:25]: reserved
 ******************************* Field definition ******************************/
#define    MEM_SLEEP_SD_EN0_SHIFT    (0)
#define    MEM_SLEEP_SD_EN0_MSK      (0xUL << MEM_SLEEP_SD_EN0_SHIFT)

/*******************************************************************************
 ** Register Name       : MEM_SLEEP_SD_EN1
 ** Register Offset     : 0x028C
 ** Description         : 
 ** MEM_SLEEP_SD_EN1    [31:0 ] bit[12:0]: arm7_bist memories shut-down sw      
 **                             enable bit[31:13]: reserved
 ******************************* Field definition ******************************/
#define    MEM_SLEEP_SD_EN1_SHIFT    (0)
#define    MEM_SLEEP_SD_EN1_MSK      (0xUL << MEM_SLEEP_SD_EN1_SHIFT)

/*******************************************************************************
 ** Register Name       : MEM_SLEEP_SD_EN2
 ** Register Offset     : 0x0290
 ** Description         : 
 ** MEM_SLEEP_SD_EN2    [31:0 ] bit[21:0]: peri_bist memories shut-down sw      
 **                             enable bit[31:22]: reserved
 ******************************* Field definition ******************************/
#define    MEM_SLEEP_SD_EN2_SHIFT    (0)
#define    MEM_SLEEP_SD_EN2_MSK      (0xUL << MEM_SLEEP_SD_EN2_SHIFT)

/*******************************************************************************
 ** Register Name       : MEM_SLEEP_SD_EN3
 ** Register Offset     : 0x0294
 ** Description         : 
 ** MEM_SLEEP_SD_EN3    [31:0 ] bit[3:0]: dspram_bist1 memories shut-down sw    
 **                             enable bit[12:4]: dspram_bist2 memories shut-   
 **                             down sw enable bit[15:13]: reserved bit[16]:arm9
 **                              all roms shut-down sw enable bit[17]:arm9 all  
 **                             roms shut-down sw enable bit[18]:arm9 all roms  
 **                             shut-down sw enable bit[31:19]: reserved
 ******************************* Field definition ******************************/
#define    MEM_SLEEP_SD_EN3_SHIFT    (0)
#define    MEM_SLEEP_SD_EN3_MSK      (0xUL << MEM_SLEEP_SD_EN3_SHIFT)

/*******************************************************************************
 ** Register Name       : ARM7_TOP_CTL2
 ** Register Offset     : 0x02a0
 ** Description         : 
 ** Reserved                 [31:1 ]
 ** ARM7_EXTMEM_REMAP_ENA    [0 :0 ] Enable remap the location of SMC and SFC   
 **                                  from the view of ARM7 1'b0: 0x0000_0000~   
 **                                  0x03FF_FFFF is SFC space 0x0400_0000~      
 **                                  0x0FFF_FFFF is SMC space 1'b1: 0x0000_0000~
 **                                  0x03FF_FFFF is SMC space 0x0400_0000~      
 **                                  0x0FFF_FFFF is SFC space 
 ******************************* Field definition ******************************/
#define    ARM7_EXTMEM_REMAP_ENA          (BIT_0)

/*******************************************************************************
 ** Register Name       : ARM7_TOP_CTL3
 ** Register Offset     : 0x02a4
 ** Description         : 
 ** Reserved           [31:28]
 ** ARM7_SFC_OFFSET    [27:0 ] ARM7 access SFC start offset address(byte), 
 ******************************* Field definition ******************************/
#define    ARM7_SFC_OFFSET_SHIFT    (0)
#define    ARM7_SFC_OFFSET_MSK      (0xFFFFFFFUL << ARM7_SFC_OFFSET_SHIFT)

/*******************************************************************************
 ** Register Name       : ARM7_TOP_CTL4
 ** Register Offset     : 0x02a8
 ** Description         : 
 ** Reserved           [31:28]
 ** ARM7_SMC_OFFSET    [27:0 ] ARM7 access SMC start offset address(byte)
 ******************************* Field definition ******************************/
#define    ARM7_SMC_OFFSET_SHIFT    (0)
#define    ARM7_SMC_OFFSET_MSK      (0xFFFFFFFUL << ARM7_SMC_OFFSET_SHIFT)

/*******************************************************************************
 ** Register Name       : ARM7_TOP_CTL5
 ** Register Offset     : 0x02ac
 ** Description         : 
 ** Reserved               [31:28]
 ** ARM7_SFC_OFFSET_MAX    [27:0 ] ARM7 access SFC max offset length (byte)
 ******************************* Field definition ******************************/
#define    ARM7_SFC_OFFSET_MAX_SHIFT    (0)
#define    ARM7_SFC_OFFSET_MAX_MSK      (0xFFFFFFFUL << ARM7_SFC_OFFSET_MAX_SHIFT)

/*******************************************************************************
 ** Register Name       : ARM7_TOP_CTL6
 ** Register Offset     : 0x02b0
 ** Description         : 
 ** Reserved               [31:28]
 ** ARM7_SMC_OFFSET_MAX    [27:0 ] ARM7 access SMC max offset length(byte)
 ******************************* Field definition ******************************/
#define    ARM7_SMC_OFFSET_MAX_SHIFT    (0)
#define    ARM7_SMC_OFFSET_MAX_MSK      (0xFFFFFFFUL << ARM7_SMC_OFFSET_MAX_SHIFT)

/*******************************************************************************
 ** Register Name       : RF_MASTER_CFG
 ** Register Offset     : 0x02b4
 ** Description         : 
 ** Reserved               [31:8]
 ** SPI_HBIT_WIDTH    [7:4 ]  rf master related
 ** SPI_MODE    [3:2 ] 
 ** SPI_SEL    [1:1 ] 
 ** SPI_HREADY_EN    [0:0 ] 
 ******************************* Field definition ******************************/
#define    SPI_HBIT_WIDTH_SHIFT     (4)
#define    SPI_HBIT_WIDTH_MSK       (0xF << SPI_HBIT_WIDTH_SHIFT)
#define    SPI_MODE_SHIFT           (2)
#define    SPI_MODE_MSK             (0x3 << SPI_MODE_SHIFT)
#define    SPI_SEL                  (BIT_1)
#define    SPI_HREADY_EN            (BIT_0)  

/*******************************************************************************
 ** Register Name       : ADDA_TEST_CTRL0
 ** Register Offset     : 0x02b8
 ** Description         : 
 ** RAM_WR_DONE    [31:31 ]
 ** Reserved               [30:2]
 ** RST_N    [1:1 ] 
 ** ADDA_TEST_EN    [0:0 ] 
 ******************************* Field definition ******************************/
#define    RAM_WR_DONE              (BIT_31)
#define    RST_N                    (BIT_1)
#define    ADDA_TEST_EN             (BIT_0)   

/*******************************************************************************
 ** Register Name       : ADDA_TEST_CTRL1
 ** Register Offset     : 0x02c0
 ** Description         : 
 ** BB_BT_DAC_EN               [31:31] BT DAC test enable
 ** BT_DAC_TEST_MODE      [30:29] BT DAC test mode select
 ** CONST_REG                    [23:0 ]  constant value for AD/DA test
 ******************************* Field definition ******************************/
#define     BB_BT_DAC_EN            (BIT_31)
#define     BT_DAC_TEST_MODE        (BIT_30 | BIT_29)
#define     CONST_REG_SHIFT         (0)
#define     CONST_REG_MSK           (0xFFFFFFUL << CONST_REG_SHIFT)

/*******************************************************************************
 ** Register Name       : ADDA_TEST_CTRL2
 ** Register Offset     : 0x02c4
 ** Description         : 
 ** BB_BTRSSI_ADC_EN    [31:31 ] 
 ** BTRSSI_ADC_TEST_MODE    [30:29 ] 
 ** BB_BT_ADC_EN    [28:28 ] 
 ** BT_ADC_TEST_MODE    [27:26 ] 
 ** BB_FM_ADC_EN    [25:25 ] 
 ** FM_ADC_TEST_MODE    [24:23 ] 
 ** RAM_ADDR_MAX    [13:0 ] max RAM address, to what depth AD/DA test could write data into test RAM
 ******************************* Field definition ******************************/
#define     BB_BTRSSI_ADC_EN        (BIT_31)
#define     BTRSSI_ADC_TEST_MODE    (BIT_30 | BIT_29)
#define     BB_BT_ADC_EN            (BIT_28)
#define     BT_ADC_TEST_MODE        (BIT_27 | BIT_26)
#define     BT_FM_ADC_EN            (BIT_25)
#define     FM_ADC_TEST_MODE        (BIT_24 | BIT_23)
#define     RAM_ADDR_MAX_SHIFT      (0)
#define     RAM_ADDR_MAX_MSK        (0x3FFF << RAM_ADDR_MAX_SHIFT)

/*******************************************************************************
 ** Register Name       : FM_RF1
 ** Register Offset     : 0x02c8
 ** Description         : 
 ** FM_BB_BTRF_ENB               [11:11]FM RF power down:0: power down
 ** FM_RX_ADC_SEL    [10:10 ] FM RX ADC enable 0: disable
 ** FM_DATA_CAP_ENB    [9:9 ]  FM data cap enable
 ** FM_CLK_SEL    [8:8 ] FM CLK selection
 ** FM_BB_FM_RXIQ_TEST_EN    [7:7 ] FM ADC/RX path test enable
 ** FM_BB_RF_TEST_EN    [6:6 ] RF static test enable
 ** FM_BB_FMRX_ADC_TEST_MODE    [5:5 ] test mode enable
 ** FM_BB_FM_SHORTANT_H    [4:4 ] Short antenna selection
 ** FM_BB_FMRF_PDN    [2:2 ] FM RF power down: 0: power down
 ** FM_BB_ISM_RXIQ_TEST_EN    [1:1 ] ISM ADC/RX path test enable
 ** FM_BB_ISM_TXIQ_TEST_EN    [0:0 ] ISM DAC/TX power calibration /TX path test enable
 ******************************* Field definition ******************************/
#define     FM_BB_BTRF_ENB             (BIT_11)
#define     FM_RX_ADC_SEL                  (BIT_10)
#define     FM_DATA_CAP_ENB             (BIT_9)
#define     FM_CLK_SEL                  (BIT_8)
#define     FM_BB_FM_RXIQ_TEST_EN       (BIT_7)
#define     FM_BB_RF_TEST_EN            (BIT_6)
#define     FM_BB_FMRX_ADC_TEST_MODE    (BIT_5)
#define     FM_BB_FM_SHORTANT_H         (BIT_4)
#define     FM_BB_FMRF_PDN              (BIT_2)
#define     FM_BB_ISM_RXIQ_TEST_EN      (BIT_1)
#define     FM_BB_ISM_TXIQ_TEST_EN      (BIT_0)

/*******************************************************************************
 ** Register Name       : FM_RF2
 ** Register Offset     : 0x02cc
 ** Description         : 
 ** FM_BB_RSV0_BB_RF    [31:0 ] 
 ******************************* Field definition ******************************/
#define     FM_BB_RSV0_BB_RF_MSK        (0xFFFFFFFFUL)

/*******************************************************************************
 ** Register Name       : FM_RF3
 ** Register Offset     : 0x02d0
 ** Description         : 
 ** FM_BB_RSV1_BB_RF    [31:0 ] 
 ******************************* Field definition ******************************/
#define     FM_BB_RSV1_BB_RF_MSK        (0xFFFFFFFFUL)

/*******************************************************************************
 ** Register Name       : USB
 ** Register Offset     : 0x02d4
 ** Description         : 
 ** Reserved               [31:4]
 ** USB_RESERVED    [3:0 ] 
 ******************************* Field definition ******************************/
#define     USB_RESERVED                (0xF)

/*******************************************************************************
 ** Register Name       : ANALOG_BB_TOP0
 ** Register Offset     : 0x02d8
 ** Description         : 
 ** BB_BG_EN               [31:31]Bandgap enable signal 0: bandgap disable;1: bandgap enable
 ** BB_LDO_EN    [30:30 ]
 ** CLK26M_PD    [29:29 ] Power down CLK26M,0:Power on ;1:Power down (default)
 ** BB_BG_RESERVED    [28:25 ] 
 ** CLK26M_TEST_SEL    [24:24 ] 26M buffer output test select.0: test APC;1: test CLK26M_buffer
 ** BB_LDO_PD    [23:23 ] LDO power down signal,0: ldo power on;1: ldo power down ( default )
 ** BB_LDO_V    [22:19 ] choose LDO output level (50mV/one level, together with BB_LDO_RESERVED[5], default 1.25V)
 ** CLK26M_AUD_IN_SEL    [18:18 ] 26M buffer input clock select,0: from CLK26_REF_IN;1: from CPLL output 26M
 ** CLK26M_SLEWRATE_TRIM    [17:14 ] CLK26M slew rate trim signal
  ** CLK26M_RESERVED    [13:0 ] 
 ******************************* Field definition ******************************/
#define     BB_BG_EN                    (BIT_31)
#define     BB_LDO_EN                   (BIT_30)
#define     CLK26M_PD                   (BIT_29)
#define     BB_BG_RESERVED_SHIFT        (25)
#define     BB_BG_RESERVED_MSK          (0xF << BB_BG_RESERVED_SHIFT)
#define     CLK26M_TEST_SEL             (BIT_24)
#define     BB_LDO_PD                   (BIT_23)
#define     BB_LDO_V_SHIFT              (19)
#define     BB_LDO_V_MSK                (0xF << BB_LDO_V_SHIFT)
#define     CLK26M_AUD_IN_SEL           (BIT_18)
#define     CLK26M_SLEWRATE_TRIM_SHIFT  (14)
#define     CLK26M_SLEWRATE_TRIM_MSK    (0xF << CLK26M_SLEWRATE_TRIM_SHIFT)
#define     CLK26M_RESERVED_SHIFT       (2)
#define     CLK26M_RESERVED_MSK         (0xFFF << CLK26M_RESERVED_SHIFT)    

/*******************************************************************************
 ** Register Name       : ANALOG_BB_TOP1
 ** Register Offset     : 0x02dc
 ** Description         : 
 ** Reserved               [31:16]
 ** ANA_BB_RESERVED    [15:0 ] 
 ******************************* Field definition ******************************/
#define     ANA_BB_RESERVED_SHIFT       (0)
#define     ANA_BB_RESERVED_MSK         (0xFFFF << ANA_BB_RESERVED_SHIFT)

/*******************************************************************************
 ** Register Name       : ANALOG_BB_TOP2
 ** Register Offset     : 0x02e0
 ** Description         : 
 ** Reserved               [31:23]
 ** CPLL_MOD_EN_ARM    [22:22 ] PLL modulator mod_en, default value is 1¡¯b0.
 ** CPLL_SDM_EN_ARM    [21:21 ]PLL modulator sdm_en, default value is 1¡¯b1.
 ** CPLL_NINT_ARM    [20:14 ]PLL modulator Nint, default value is 7'b0100000;
 ** CPLL_N_ARM    [13:7 ]PLL fedback divider, default value is 7'h20
 ** CPLL_DIV_S_ARM    [6:6 ]PLL feedback divider select signal:0: integer divider;1: fractional divider.Default is 1.
 ** CPLL_LPF_ARM    [5:3 ]PLL LPF resistor & cap control bits, default value is 100
  ** CPLL_IBIAS_ARM    [2:1 ]PLL charge pump current control bits
 ** CPLL_PD_ARM    [0:0 ] PLL power down, high effective
 ******************************* Field definition ******************************/
#define     CPLL_MOD_EN_ARM             (BIT_22)
#define     CPLL_SDM_EN_ARM             (BIT_21)
#define     CPLL_NINT_ARM_SHIFT         (14)
#define     CPLL_NINT_ARM_MSK           (0x7F << CPLL_NINT_ARM_SHIFT) 
#define     CPLL_N_ARM_SHIFT            (7)
#define     CPLL_N_ARM_MSK              (0x7F << CPLL_N_ARM_SHIFT)
#define     CPLL_DIV_S_ARM              (BIT_6)
#define     CPLL_LPF_ARM_SHIFT          (3)
#define     CPLL_LPF_ARM_MSK            (0x7 << CPLL_LPF_ARM_SHIFT)
#define     CPLL_IBIAS_ARM_SHIFT        (1)
#define     CPLL_IBIAS_ARM_MSK          (0x3 << CPLL_IBIAS_ARM_SHIFT)
#define     CPLL_PD_ARM                 (BIT_0)

/*******************************************************************************
 ** Register Name       : ANALOG_BB_TOP3
 ** Register Offset     : 0x02e4
 ** Description         : 
 ** Reserved    [31:27 ] 
 ** ARM7_SMC_OFFSET_MAX    [26:26 ] 
 ** BB_BG_AUTO_OFF    [25:25 ] 
 ** BB_LDO_AUTO_OFF    [24:24 ] 
 ** BB_26M_AUTO_OFF    [23:23 ] 
 ** CPLL_CLKOUT64M_BTA_EN    [22:22 ] 
 ** CPLL_CLKOUT64M_FMA_EN    [21:21 ] 
 ** CPLL_POSTDIV_64M_ARM    [20:17 ] 
 ** CPLL_POSTDIV_26M_ARM    [16:11 ] 
 ** CPLL_RESERVED_ARM    [10:3 ] 
 ** CPLL_VSET_ARM    [2:0 ] 
 ******************************* Field definition ******************************/
#define     BB_CPLL_PD_AUTO_OFF       (BIT_26)
#define     BB_BG_AUTO_OFF       (BIT_25)
#define     BB_LDO_AUTO_OFF       (BIT_24)
#define     BB_26M_AUTO_OFF       (BIT_23)
#define     CPLL_CLKOUT64M_BTA_EN       (BIT_22)
#define     CPLL_CLKOUT64M_FMA_EN       (BIT_21)
#define     CPLL_POSTDIV_64M_ARM_SHIFT  (17)
#define     CPLL_POSTDIV_64M_ARM_MSK    (0xF << CPLL_POSTDIV_64M_ARM_SHIFT)
#define     CPLL_POSTDIV_26M_ARM_SHIFT  (11)
#define     CPLL_POSTDIV_26M_ARM_MSK    (0x3F << CPLL_POSTDIV_26M_ARM_SHIFT)
#define     CPLL_RESERVED_ARM_SHIFT     (3)
#define     CPLL_RESERVED_ARM_MSK       (0xFF << CPLL_RESERVED_ARM_SHIFT)
#define     CPLL_VSET_ARM_SHIFT         (0)
#define     CPLL_VSET_ARM_MSK           (0x7 << CPLL_VSET_ARM_SHIFT)

/*******************************************************************************
 ** Register Name       : ANALOG_BB_TOP4
 ** Register Offset     : 0x02e8
 ** Description         : 
 ** Reserved               [31:23]
 ** CPLL_KINT_ARM    [22:0 ] PLL modulator Kint, default value is 23'h0
 ******************************* Field definition ******************************/
#define     CPLL_KINT_ARM_SHIFT         (0)
#define     CPLL_KINT_ARM_MSK           (0x7FFFFF << CPLL_KINT_ARM_SHIFT)

/*******************************************************************************
 ** Register Name       : ANALOG_BB_TOP5
 ** Register Offset     : 0x02ec
 ** Description         : 
 ** Reserved               [31:15]
 ** CLK_CODIC_DC_SEL    [14:13 ] 
 ** CLK_BRX3_SEL    [12:12 ] 
 ** APLL_CLKIN_SEL    [11:11 ] APLL reference clock input select,0: from CLK26M_REF_IN (default);1: from CPLL output 26M
 ** APLL_PD    [10:10 ] PLL power down, high effective
 ** APLL_N    [9:3 ] PLL fedback divider, default value is 7'h18
  ** APLL_IBIAS    [2:1 ] PLL charge pump current control bits
 ** APLL_BIST_EN    [0:0 ] PLL BIST enable signal,0: disable the PLL  BIST mode (default);1: enable the PLL BIST mode.
 ******************************* Field definition ******************************/
#define     CLK_CODIC_DC_SEL_SHIFT            (13)
#define     CLK_CODIC_DC_SEL_MSK              (0x3 << APLL_IBIAS_SHIFT)
#define     CLK_BR3_SEL                (BIT_12)
#define     APLL_CLKIN_SEL              (BIT_11)
#define     APLL_PD                     (BIT_10)
#define     APLL_N_SHIFT                (3)      
#define     APLL_N_MSK                  (0x7F << APLL_N_SHIFT)
#define     APLL_IBIAS_SHIFT            (1)
#define     APLL_IBIAS_MSK              (0x3 << APLL_IBIAS_SHIFT)
#define     APLL_BIST_EN                (BIT_0)

/*******************************************************************************
 ** Register Name       : ANALOG_BB_TOP6
 ** Register Offset     : 0x02f0
 ** Description         : 
 ** APLL_LPF    [31:29 ] PLL LPF resistor & cap control bits, default value is 100
 ** APLL_VSET    [28:26 ] 
 ** APLL_NINT    [25:19 ] PLL modulator Nint, default value is 7'b0011000;
 ** APLL_SDM_EN    [18:18 ] PLL modulator sdm_en, default value is 1¡¯b1.
 ** APLL_MOD_EN    [17:17 ] PLL modulator mod_en, default value is 1¡¯b0.
 ** APLL_DIV_S    [16:16 ] PLL feedback divider select signal:0: integer divider;1: fractional divider.Default is 1.
 ** APLL_RESERVED    [15:8 ] 
 ** APLL_BIST_CTRL    [7:0 ] PLL_BIST_CTRL[7:0] is for BIST accuracy control. See PLL_BIST_CNT for further information.
 ******************************* Field definition ******************************/
#define     APLL_LPF_SHIFT              (29)
#define     APLL_LPF_MSK                (0x7 << APLL_LPF_SHIFT)
#define     APLL_VSET_SHIFT             (26)
#define     APLL_VSET_MSK               (0x7 << APLL_VSET_SHIFT)
#define     APLL_NINT_SHIFT             (19)
#define     APLL_NINT_MSK               (0x7F << APLL_NINT_SHIFT)
#define     APLL_SDM_EN                 (BIT_18)
#define     APLL_MOD_EN                 (BIT_17)
#define     APLL_DIV_S                  (BIT_16)
#define     APLL_RESERVED_SHIFT         (8)
#define     APLL_RESERVED_MSK           (0xFF << APLL_RESERVED_SHIFT)
#define     APLL_BIST_CTRL_SHIFT        (0)
#define     APLL_BIST_CTRL_MSK          (0xFF << APLL_BIST_CTRL_SHIFT)

/*******************************************************************************
 ** Register Name       : ANALOG_BB_TOP7
 ** Register Offset     : 0x02f4
 ** Description         : 
 ** Reserved               [31:23]
 ** APLL_KINT    [22:0 ] PLL modulator Kint, default value is 23'h0
 ******************************* Field definition ******************************/
#define     APLL_KINT_SHIFT             (0)
#define     APLL_KINT_MSK               (0x7FFFFF << APLL_KINT_SHIFT)

/*******************************************************************************
 ** Register Name       : MCU_PWR_WAIT
 ** Register Offset     : 0x02f8
 ** Description         : 
 ** Reserved               [31:11]
 ** PWR_WAIT_CTRL_SEL    [10:10 ]power wait control selection:1:dsp_pwr_wait;0:mcu_pwr_wait.
 ** MCU_PWR_WAIT    [9:0 ] MCU power wait
 ******************************* Field definition ******************************/
#define     PWR_WAIT_CTRL_SEL           (BIT_10)
#define     MCU_PWR_WAIT_SHIFT          (0)
#define     MCU_PWR_WAIT_MSK            (0x3FF << MCU_PWR_WAIT_SHIFT)

/*******************************************************************************
 ** Register Name       : PWR_DSP_CTL
 ** Register Offset     : 0x02fc
 ** Description         : 
 ** Reserved               [31:0]
 ******************************* Field definition ******************************/

/*******************************************************************************
 ** Register Name       : PWR_SYSPERI_CTL
 ** Register Offset     : 0x0300
 ** Description         : 
 ** Reserved               [31:0]
 ******************************* Field definition ******************************/

/*******************************************************************************
 ** Register Name       : PWR_GLOBEL_CTL0
 ** Register Offset     : 0x0304
 ** Description         : 
 ** RST_DEASSERT_DLY    [31:24 ] reset deassert delay time
 ** ISO_OFF_DLY    [23:16 ] isolation off delay time
 ** CGM_ON_DLY    [15:8 ] CGM on delay time
 ** CGM_OFF_DLY    [7:0 ] CGM off delay time
 ******************************* Field definition ******************************/
#define     RST_DEASSERT_DLY_SHIFT      (24)
#define     RST_DEASSERT_DLY_MSK        (0xFF << RST_DEASSERT_DLY_SHIFT)
#define     ISO_OFF_DLY_SHIFT           (16)
#define     ISO_OFF_DLY_MSK             (0xFF << ISO_OFF_DLY_SHIFT)
#define     CGM_ON_DLY_SHIFT            (8)
#define     CGM_ON_DLY_MSK              (0xFF << CGM_ON_DLY_SHIFT)
#define     CGM_OFF_DLY_SHIFT           (0)
#define     CGM_OFF_DLY_MSK             (0xFF << CGM_OFF_DLY_SHIFT)

/*******************************************************************************
 ** Register Name       : PWR_GLOBEL_CTL1
 ** Register Offset     : 0x0308
 ** Description         : 
 ** Reserved               [31:28]
 ** RST_ASSERT_DLY    [27:20 ] reset assert delay time
 ** SHUTDOWN_DLY    [19:12 ] shutdown delay time 
 ** PWR_ST_CLK_DIV_CFG    [11:2 ] clock divider 
 ** Reserved    [1:0 ] 
 ******************************* Field definition ******************************/
#define     RST_ASSERT_DLY_SHIFT        (20)
#define     RST_ASSERT_DLY_MSK          (0xFF << RST_ASSERT_DLY_SHIFT)
#define     SHUTDOWN_DLY_SHIFT          (12)
#define     SHUTDOWN_DLY_MSK            (0xFF << SHUTDOWN_DLY_SHIFT) 
#define     PWR_ST_CLK_DIV_CFG_SHIFT    (2)
#define     PWR_ST_CLK_DIV_CFG_MSK      (0x3FF << PWR_ST_CLK_DIV_CFG_SHIFT)

/*******************************************************************************
 ** Register Name       : IQ_MODE_CTL
 ** Register Offset     : 0x030c
 ** Description         : 
 ** Reserved               [31:3]
 ** IQCAP_RAM_FULL    [2:2 ] 
 ** IQ_MEM_SWITCH    [1:1 ] iq_mem_switch,1: switch memory(CM4 or DSP) into IQ capture/calibration;0: switch memory for normal usage
 ** IQ_MODE_SEL    [0:0 ] iq_mode_sel,0: use CM4 memory for IQ capture/calibration;1: use DSP memory for IQ capture/calibration
 ******************************* Field definition ******************************/
#define     IQCAP_RAM_FULL             (BIT_2)
#define     IQ_MEM_SWITCH               (BIT_1)
#define     IQ_MODE_SEL                 (BIT_0)

/*******************************************************************************
 ** Register Name       : AAPC
 ** Register Offset     : 0x0310
 ** Description         : 
 ** Reserved               [31:30]
 ** R_APPC_SEL    [29:29 ] choose input data from:0:PAD;1:internal ramp/sine wave pattern generator 
 ** AAPC_MAX_RANGE    [28:15 ] the maxrange of internal ramp/sine wave pattern
 ** AAPC_MIN_RANGE    [14:1 ] the minrange of internal ramp/sine wave pattern
 ** AAPC_STEP_SEL    [0:0 ] the jump step of internal ramp/sine wave pattern
 ******************************* Field definition ******************************/
#define     R_APCC_SEL                  (BIT_29)
#define     APCC_MAX_RANGE_SHIFT        (15)
#define     APCC_MAX_RANGE_MSK          (0x3FFF << APCC_MAX_RANGE_SHIFT)
#define     APCC_MIN_RANGE_SHIFT        (1)
#define     APCC_MIN_RANGE_MSK          (0x3FFF << APCC_MIN_RANGE_SHIFT)
#define     APCC_STEP_SEL               (BIT_0)

/*******************************************************************************
 ** Register Name       : CPLL_CTRL
 ** Register Offset     : 0x0314
 ** Description         : 
 ** Reserved               [31:10]
 ** CPLL_BIST_CTRL    [9:2 ] PLL_BIST_CTRL[7:0] is for BIST accuracy control. See PLL_BIST_CNT for further information.
 ** CPLL_BIST_EN    [1:1 ] PLL BIST enable signal:0: disable the PLL  BIST mode (default);1: enable the PLL BIST mode.
 ** R_CPLL_CLKIN_SEL    [0:0 ] CPLL reference clock select signal:0:from BT/GSM;1:from digital
 ******************************* Field definition ******************************/
#define     CPLL_BIST_CTRL_SHIFT        (2)
#define     CPLL_BIST_CTRL_MSK          (0xFF << CPLL_BIST_CTRL_SHIFT)    
#define     CPLL_BIST_EN                (BIT_1)
#define     R_CPLL_CLKIN_SEL            (BIT_0)

/*******************************************************************************
 ** Register Name       : CPLL_APLL_PWR_CTRL
 ** Register Offset     : 0x0318
 ** Description         : 
 ** MCU_CPLL_WAIT    [31:21 ] CPLL wait time before clock be stable controlled by MCU.
 ** MCU_APLL_WAIT    [20:11 ] APLL wait time before clock be stable controlled by MCU.
 ******************************* Field definition ******************************/
#define     MCU_CPLL_WAIT_SHIFT         (21)
#define     MCU_CPLL_WAIT_MSK           (0x3FF << MCU_CPLL_WAIT_SHIFT)
#define     MCU_APLL_WAIT_SHIFT         (11)
#define     MCU_APLL_WAIT_MSK           (0x3FF << MCU_APLL_WAIT_SHIFT)

/*******************************************************************************
 ** Register Name       : CGM_RESCUE
 ** Register Offset     : 0x031c
 ** Description         : 
 ** CGM_RESCUE    [31:0 ]  cgm_rescue[0]:cgm_force_all_probe_en;cgm_rescue[1]:all_pll_test_en;cgm_rescue[7]:clock gate;
 ******************************* Field definition ******************************/
#define     CGM_RESCUE_SHIFT            (0)
#define     CGM_RESCUE_MSK              (0xFFFFFFFFUL << CGM_RESCUE_SHIFT)

/*******************************************************************************
 ** Register Name       : CPLL_APLL_SEL
 ** Register Offset     : 0x0320
 ** Description         : 
 ** Reserved               [31:24]
 ** CPLL_WAIT_CTRL_SEL    [23:23 ] CPLL wait control selection:0:mcu;1:dsp;
 ** SLP_CTRL_CLK_DIV_CFG    [22:13 ] clock divider
 ** PWR_PD_WAIT_CNT    [12:5 ] power down wait time
 ** SLEEP_XTL_ON    [4:4 ] deep sleep xtl on
 ** XTLBUF_SEL    [3:3 ] xtlbuf selection
 ** CPLL_SEL    [2:2 ] cpll selection
 ** APLL_SEL    [1:1 ] apll selection
 ** XTL_SEL    [0:0 ] xtl selection
 ******************************* Field definition ******************************/
#define     CPLL_WAIT_CTRL_SEL          (BIT_23)
#define     SLP_CTRL_CLK_DIV_CFG_SHIFT  (13)
#define     SLP_CTRL_CLK_DIV_CFG_MSK    (0x3FF << SLP_CTRL_CLK_DIV_CFG_SHIFT)
#define     PWR_PD_WAIT_CNT_SHIFT       (5)
#define     PWR_PD_WAIT_CNT_MSK         (0xFF << PWR_PD_WAIT_CNT_SHIFT)
#define     SLEEP_XTL_ON                (BIT_4)
#define     XTLBUF_SEL                  (BIT_3)
#define     CPLL_SEL                    (BIT_2)
#define     APLL_SEL                    (BIT_1)
#define     XTL_SEL                     (BIT_0)

/*******************************************************************************
 ** Register Name       : CLK_EN
 ** Register Offset     : 0x0324
 ** Description         : 
 ** Reserved               [31:9]
 ** CLK_DAP_EN    [8:8 ] clk dap enable
 ** BB_CLK_BBPLL_EN    [7:7 ] clk bbpll enable
 ** CLK_AUDIF_AUTO_EN    [6:6 ] clk audio intercace auto enable
 ** CLK_AUDIF_EN    [5:5 ] clk audio interface enable 
 ** CLK_RF_FM_26M_EN    [4:4 ] clk FM RF 26M enable
 ** CLK_RF_BT_26M_EN    [3:3 ] clk BT RF 26M enable
 ** CLK_BT_RF_CTL_EN    [2:2 ] BT RF CTRL enable
 ** CLK_FM_RF_CTL_EN    [1:1 ] FM RF CTRL enable
 ** CLK_BT_LPO_EN    [0:0 ] clk BT LPO enable
 ******************************* Field definition ******************************/
#define     CLK_DAP_EN                  (BIT_8)
#define     BB_CLK_BBPLL_EN             (BIT_7)
#define     CLK_AUDIF_AUTO_EN           (BIT_6)
#define     CLK_AUDIF_EN                (BIT_5)
#define     CLK_RF_FM_26M_EN            (BIT_4)
#define     CLK_RF_BT_26M_EN            (BIT_3)
#define     CLK_BT_RF_CTL_EN            (BIT_2)
#define     CLK_FM_RF_CTL_EN            (BIT_1)
#define     CLK_BT_LPO_EN               (BIT_0)

/*******************************************************************************
 ** Register Name       : ARM7_BOOT_SEL
 ** Register Offset     : 0x0328
 ** Description         : 
 ** Reserved               [31:1]
 ** ARM7_BOOT_SEL_MOD    [0:0 ] 
 ******************************* Field definition ******************************/
#define     ARM7_BOOT_SEL_MOD_BIT               (BIT_0)

/*******************************************************************************
 ** Register Name       : ARM7_BOOT_SEL_PROT
 ** Register Offset     : 0x032c
 ** Description         : 
 ** Reserved               [31:28]
 ** ARM7_BOOT_SEL_PROT    [0:0 ] 
 ******************************* Field definition ******************************/
#define     ARM7_BOOT_SEL_PROT_EN               (BIT_0)

/*******************************************************************************
 ** Register Name       : CPLL_APLL_CONFIG
 ** Register Offset     : 0x0330
 ** Description         : 
 ** Reserved               [31:29]
 ** CPLL_LDO_RESERVED    [28:21 ] 
 ** CPLL_LDO_V    [20:17 ] choose LDO output level(10mV/one level)
 ** CPLL_POSTDIV_83P2M    [16:13 ] PLL post divide signal:PLL_CLKOUT83P2M frequency=fvco/PLL_POSTDIV_83P2M.
 ** CPLL_CLKOUT83P2M_FMCAL_EN    [12:12 ] PLL clock output enable signal:0: Disable clock ouput;1: Enable clock ouput
 ** APLL_LDO_RESERVED    [11:4 ] 
 ** APLL_LDO_V    [3:0 ] choose LDO output level (10mV/one level)
 ******************************* Field definition ******************************/
#define     CPLL_LDO_RESERVED_SHIFT     (21)
#define     CPLL_LDO_RESERVED_MSK       (0xFF << CPLL_LDO_RESERVED_SHIFT)
#define     CPLL_LDO_V_SHIFT            (17)
#define     CPLL_LDO_V_MSK              (0xF << CPLL_LDO_V_SHIFT)
#define     CPLL_POSTDIV_83P2M_SHIFT    (13)
#define     CPLL_POSTDIV_83P2M_MSK      (0xF << CPLL_POSTDIV_83P2M_SHIFT)
#define     CPLL_CLKOUT83P2M_FMCAL_EN   (BIT_12)
#define     APLL_LDO_RESERVED_SHIFT     (4)
#define     APLL_LDO_RESERVED_MSK       (0xF << APLL_LDO_RESERVED_SHIFT)
#define     APLL_LDO_V_SHIFT            (0)
#define     APLL_LDO_V_MSK              (0xF << APLL_LDO_V_SHIFT)

/*******************************************************************************
 ** Register Name       : LDO_CONFIG
 ** Register Offset     : 0x0334
 ** Description         : 
 ** Reserved               [31:16]
 ** CLK26M_LDO_V    [15:12 ] choose LDO output level (10mV/one level)
 ** BB_LDO_RESERVED    [11:4 ] 
 ** AAPC_LDO_V    [3:0 ] choose LDO output level (50mV/one level, together with ANA_BB_RESERVED[13], default 2.2V) {ANA_BB_RESERVED[13],AAPC_LDO_V[3:0]} LDO_OUT 5'b01011 <--->2.2V 
 ******************************* Field definition ******************************/
#define     CLK26M_LDO_V_SHIFT          (12)
#define     CLK26M_LDO_V_MSK            (0xF << CLK26M_LDO_V_SHIFT)
#define     BB_LDO_RESERVED_SHIFT       (4)
#define     BB_LDO_RESERVED_MSK         (0xFF << BB_LDO_RESERVED_SHIFT)
#define     AAPC_LDO_V_SHIFT            (0)
#define     AAPC_LDO_V_MSK              (0xF << AAPC_LDO_V_SHIFT)

/*******************************************************************************
 ** Register Name       : PLL_SEL_CONFIG
 ** Register Offset     : 0x0338
 ** Description         : 
 ** Reserved               [31:2]
 ** RSEL_APLL_CFG    [1:1 ] APLL config selection:0:APLL_PD_glue and APLL_RST_glue from register;1:APLL_PD_glue and APLL_RST_glue from core;
 ** RSEL_CPLL_CFG    [0:0 ] CPLL config selection:0:CPLL_PD_glue and CPLL_RST_glue from register;1:CPLL_PD_glue and CPLL_RST_glue from core;
 ******************************* Field definition ******************************/
#define     RSEL_APLL_CFG               (BIT_1)
#define     RSEL_CPLL_CFG               (BIT_0)

/*******************************************************************************
 ** Register Name       : APLL_CPLL_RST
 ** Register Offset     : 0x033c
 ** Description         : 
 ** Reserved               [31:2]
 ** APLL_SOFT_RST    [1:1 ] apll soft reset
 ** CPLL_SOFT_RST    [0:0 ] cpll soft reset
 ******************************* Field definition ******************************/
#define     APLL_SOFT_RST               (BIT_1)
#define     CPLL_SOFT_RST               (BIT_0)

/*******************************************************************************
 ** Register Name       : APLL_CPLL_RST_PROT
 ** Register Offset     : 0x0340
 ** Description         : 
 ** Reserved               [31:1]
 ** PLL_RST_PROT    [0:0 ] pll reset prot
 ******************************* Field definition ******************************/
#define     PLL_RST_PROT                (BIT_0)

/*******************************************************************************
 ** Register Name       : EIC_CONFIG
 ** Register Offset     : 0x0344
 ** Description         : 
 ** DBNC_REG               [31:28]
 ** LAT_REG    [23:16 ] 
 ** ASYNC_REG    [15:8 ] 
 ** SYNC_REG    [7:0 ] 
 ******************************* Field definition ******************************/
#define     DBNC_REG_SHIFT              (24)
#define     DBNC_REG_MSK                (0xFF << DBNC_REG_SHIFT)
#define     LAT_REG_SHIFT               (16)
#define     LAT_REG_MSK                 (0xFF << LAT_REG_SHIFT)
#define     ASYNC_REG_SHIFT             (8)
#define     ASYNC_REG_MSK               (0xFF << ASYNC_REG_SHIFT)
#define     SYNC_REG_SHIFT              (0)
#define     SYNC_REG_MSK                (0xFF << SYNC_REG_SHIFT)

/*******************************************************************************
 ** Register Name       : FM_RF_CONFIG
 ** Register Offset     : 0x0348
 ** Description         : 
 ** Reserved               [31:4]
 ** FM_CLK_BBPLL_EN    [3:3 ] FM clock BBPLL enable
 ** FM_LDO_26M_FC_PULSE    [2:2 ] FM LDO 26M FC PULSE
 ** FM_LDO_26M_EN    [1:1 ] FM LDO 26M enable
 ** FM_BG_RF_EN    [0:0 ] FM bandgap RF enable 
 ******************************* Field definition ******************************/
#define     FM_CLK_BBPLL_EN             (BIT_3)
#define     FM_LDO_26M_FC_PULSE         (BIT_2)
#define     FM_LDO_26M_EN               (BIT_1)
#define     FM_BG_RF_EN                 (BIT_0)

/*******************************************************************************
 ** Register Name       : DSP_DBG_BUS
 ** Register Offset     : 0x034c
 ** Description         : 
 ** Reserved               [31:12]
 ** DSP_DBG_BUS_SEL    [11:4 ] DSP debug bus selection
 ** GLB_DBG_BUS_SEL    [3:0 ] GLB debug bus selection
 ******************************* Field definition ******************************/
#define     DSP_DBG_BUS_SEL_SHIFT       (4)
#define     DSP_DBG_BUS_SEL_MSK         (0xFF << DSP_DBG_BUS_SEL_SHIFT)
#define     GLB_DBG_BUS_SEL_SHIFT       (0)
#define     GLB_DBG_BUS_SEL_MSK         (0xF << GLB_DBG_BUS_SEL_SHIFT)

/*******************************************************************************
 ** Register Name       : RESERVED_FOR_USER
 ** Register Offset     : 0x0350
 ** Description         : 
 ** Reserved               [31:0]
 ******************************* Field definition ******************************/

/*******************************************************************************
 ** Register Name       : AON_PLAT_ID0
 ** Register Offset     : 0x0354
 ** Description         : 
 ** AON_PLAT_ID0    [31:0 ] platform ID. ID0: G
 ******************************* Field definition ******************************/
#define     AON_PLAT_ID0_VALUE                (0xFFFFFFFFUL)

/*******************************************************************************
 ** Register Name       : AON_PLAT_ID1
 ** Register Offset     : 0x0358
 ** Description         : 
 ** AON_PLAT_ID1    [31:0 ] platform ID. ID1: Nemo
 ******************************* Field definition ******************************/
#define     AON_PLAT_ID1_VALUE                (0xFFFFFFFFUL)

/*******************************************************************************
 ** Register Name       : AON_PROJ_ID0
 ** Register Offset     : 0x035c
 ** Description         : 
 ** AON_PROJ_ID0    [31:0 ] project ID. ID0 : 62
 ******************************* Field definition ******************************/
#define     AON_PROJ_ID0_VALUE                (0xFFFFFFFFUL)

/*******************************************************************************
 ** Register Name       : AON_PROJ_ID1
 ** Register Offset     : 0x0360
 ** Description         : 
 ** AON_PROJ_ID1    [31:0 ] project ID. ID0 : SC65
 ******************************* Field definition ******************************/
#define     AON_PROJ_ID1_VALUE                (0xFFFFFFFFUL)

/*******************************************************************************
 ** Register Name       : AON_VER_ID
 ** Register Offset     : 0x0364
 ** Description         : 
 ** AON_VER_ID    [31:0 ] aon version id : metal fix , anolog ID 
 ******************************* Field definition ******************************/
#define     AON_VER_ID_VALUE                  (0xFFFFFFFFUL)

/*******************************************************************************
 ** Register Name       : AON_MFT_ID
 ** Register Offset     : 0x0368
 ** Description         : 
 ** AON_MFT_ID    [31:0 ] manufature ID : 101: umc 40nm lp
 ******************************* Field definition ******************************/
#define     AON_MFT_ID_VALUE                  (0xFFFFFFFFUL)

/*******************************************************************************
 ** Register Name       : AON_IMPL_ID
 ** Register Offset     : 0x036c
 ** Description         : 
 ** AON_IMPL_ID    [31:0 ] implemetation ID : 201 :  mem compiler: synopsys; stand cell : arm
 ******************************* Field definition ******************************/
#define     AON_IMPL_ID_VALUE                 (0xFFFFFFFFUL)

/*******************************************************************************
 ** Register Name       : AON_CHIP_ID0
 ** Register Offset     : 0x0370
 ** Description         : 
 ** AON_CHIP_ID0    [31:0 ] chip id -- ASCII code for :  G
 ******************************* Field definition ******************************/
#define     AON_CHIP_ID0_VALUE                (0xFFFFFFFFUL)

/*******************************************************************************
 ** Register Name       : AON_CHIP_ID1
 ** Register Offset     : 0x0374
 ** Description         : 
 ** AON_CHIP_ID1    [31:0 ] chip id -- ASCII code for :  Nemo
 ******************************* Field definition ******************************/
#define     AON_CHIP_ID1_VALUE                (0xFFFFFFFFUL)

/*******************************************************************************
 ** Register Name       : APLL_CPLL_BIST
 ** Register Offset     : 0x0378
 ** Description         : 
 ** APLL_BIST_CNT    [31:16]
 ** CPLL_BIST_CNT    [15:0 ] 
 ******************************* Field definition ******************************/
#define     APLL_BIST_CNT_SHIFT       (16)
#define     APLL_BIST_CNT_MSK         (0xFF << DSP_DBG_BUS_SEL_SHIFT)
#define     CPLL_BIST_CNT_SHIFT       (0)
#define     CPLL_BIST_CNT_MSK         (0xF << GLB_DBG_BUS_SEL_SHIFT)

/*******************************************************************************
 ** Register Name       : JTAG_DISABLE
 ** Register Offset     : 0x037C
 ** Description         : 
 ** JTAG_DISABLE_BIT    [0:0 ] 
 ******************************* Field definition ******************************/
#define     JTAG_DISABLE_BIT       (BIT_0)

/*******************************************************************************
 ** Register Name       : JTAG_REENABLE
 ** Register Offset     : 0x0380
 ** Description         : 
 ** JTAG_REENABLE_BIT    [0:0 ] 
 ******************************* Field definition ******************************/
#define     JTAG_REENABLE_BIT       (BIT_0)

/*******************************************************************************
 ** Register Name       : RESERVED_FOR_USER2
 ** Register Offset     : 0x0384
 ** Description         : 
 ******************************* Field definition ******************************/

/*******************************************************************************
 ** Register Name       : INT_DISABLE_CFG
 ** Register Offset     : 0x0388
 ** Description         : 
 ** INT_DISABLE    [0:0 ] 
 ******************************* Field definition ******************************/
#define     INT_DISABLE       (BIT_0)

/**----------------------------------------------------------------------------*
 **                      Compiler Flag                                         *
 **----------------------------------------------------------------------------*/
#ifdef __cplusplus
}
#endif

#endif //_SC6531EFM_REG_GLOBAL_H_
