// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4SGX230KF40C2 Package FBGA1517
// 

//
// This file contains Slow Corner delays for the design using part EP4SGX230KF40C2,
// with speed grade 2, core voltage 0.9VmV, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "top")
  (DATE "01/29/2019 17:31:39")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE i_clk_to_dac\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4728:4728:4728) (4641:4641:4641))
        (IOPATH i o (2123:2123:2123) (2140:2140:2140))
        (IOPATH i obar (2132:2132:2132) (2131:2131:2131))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1468:1468:1468) (1373:1373:1373))
        (IOPATH i o (2936:2936:2936) (2929:2929:2929))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1236:1236:1236) (1195:1195:1195))
        (IOPATH i o (2926:2926:2926) (2919:2919:2919))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (931:931:931) (965:965:965))
        (IOPATH i o (2916:2916:2916) (2909:2909:2909))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1059:1059:1059) (1030:1030:1030))
        (IOPATH i o (2891:2891:2891) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (733:733:733) (721:721:721))
        (IOPATH i o (2926:2926:2926) (2919:2919:2919))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1446:1446:1446) (1399:1399:1399))
        (IOPATH i o (2936:2936:2936) (2929:2929:2929))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1167:1167:1167) (1162:1162:1162))
        (IOPATH i o (2916:2916:2916) (2909:2909:2909))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (952:952:952) (904:904:904))
        (IOPATH i o (2896:2896:2896) (2889:2889:2889))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1072:1072:1072) (1013:1013:1013))
        (IOPATH i o (2926:2926:2926) (2919:2919:2919))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1240:1240:1240) (1192:1192:1192))
        (IOPATH i o (2916:2916:2916) (2920:2920:2920))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (736:736:736) (721:721:721))
        (IOPATH i o (2926:2926:2926) (2919:2919:2919))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1272:1272:1272) (1173:1173:1173))
        (IOPATH i o (2956:2956:2956) (2960:2960:2960))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1031:1031:1031) (950:950:950))
        (IOPATH i o (2936:2936:2936) (2929:2929:2929))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1323:1323:1323) (1265:1265:1265))
        (IOPATH i o (2896:2896:2896) (2889:2889:2889))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1576:1576:1576) (1545:1545:1545))
        (IOPATH i o (2946:2946:2946) (2939:2939:2939))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1151:1151:1151) (1133:1133:1133))
        (IOPATH i o (2926:2926:2926) (2919:2919:2919))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (489:489:489) (473:473:473))
        (IOPATH i o (2648:2648:2648) (2641:2641:2641))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (466:466:466) (461:461:461))
        (IOPATH i o (2618:2618:2618) (2611:2611:2611))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (456:456:456) (446:446:446))
        (IOPATH i o (2620:2620:2620) (2609:2609:2609))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (323:323:323) (322:322:322))
        (IOPATH i o (2540:2540:2540) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (481:481:481) (468:468:468))
        (IOPATH i o (2600:2600:2600) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (641:641:641) (623:623:623))
        (IOPATH i o (2560:2560:2560) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (610:610:610) (594:594:594))
        (IOPATH i o (2618:2618:2618) (2613:2613:2613))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (652:652:652) (637:637:637))
        (IOPATH i o (2550:2550:2550) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (315:315:315) (312:312:312))
        (IOPATH i o (2539:2539:2539) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (466:466:466) (457:457:457))
        (IOPATH i o (2638:2638:2638) (2633:2633:2633))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (426:426:426) (405:405:405))
        (IOPATH i o (2590:2590:2590) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (452:452:452) (438:438:438))
        (IOPATH i o (2648:2648:2648) (2641:2641:2641))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (615:615:615) (586:586:586))
        (IOPATH i o (2588:2588:2588) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (462:462:462) (464:464:464))
        (IOPATH i o (2580:2580:2580) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (319:319:319) (313:313:313))
        (IOPATH i o (2608:2608:2608) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (632:632:632) (607:607:607))
        (IOPATH i o (2618:2618:2618) (2611:2611:2611))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (481:481:481) (474:474:474))
        (IOPATH i o (2599:2599:2599) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (474:474:474) (465:465:465))
        (IOPATH i o (2599:2599:2599) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (302:302:302) (291:291:291))
        (IOPATH i o (2608:2608:2608) (2601:2601:2601))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (617:617:617) (581:581:581))
        (IOPATH i o (2648:2648:2648) (2643:2643:2643))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (522:522:522) (505:505:505))
        (IOPATH i o (2619:2619:2619) (2609:2609:2609))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (484:484:484) (465:465:465))
        (IOPATH i o (2648:2648:2648) (2643:2643:2643))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (501:501:501) (495:495:495))
        (IOPATH i o (2648:2648:2648) (2643:2643:2643))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (417:417:417) (392:392:392))
        (IOPATH i o (2618:2618:2618) (2613:2613:2613))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[24\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (478:478:478) (468:468:468))
        (IOPATH i o (2579:2579:2579) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[25\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (394:394:394) (367:367:367))
        (IOPATH i o (2589:2589:2589) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[26\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (401:401:401) (375:375:375))
        (IOPATH i o (2638:2638:2638) (2631:2631:2631))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[27\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (434:434:434) (418:418:418))
        (IOPATH i o (2590:2590:2590) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[28\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (524:524:524) (512:512:512))
        (IOPATH i o (2648:2648:2648) (2641:2641:2641))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[29\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (590:590:590) (562:562:562))
        (IOPATH i o (2559:2559:2559) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[30\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3443:3443:3443) (3325:3325:3325))
        (IOPATH i o (2881:2881:2881) (2884:2884:2884))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[31\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2671:2671:2671) (2556:2556:2556))
        (IOPATH i o (2871:2871:2871) (2874:2874:2874))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[32\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3212:3212:3212) (3152:3152:3152))
        (IOPATH i o (2926:2926:2926) (2919:2919:2919))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[33\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2302:2302:2302) (2233:2233:2233))
        (IOPATH i o (2936:2936:2936) (2929:2929:2929))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[34\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2241:2241:2241) (2175:2175:2175))
        (IOPATH i o (2936:2936:2936) (2929:2929:2929))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[35\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2051:2051:2051) (2004:2004:2004))
        (IOPATH i o (2936:2936:2936) (2929:2929:2929))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[36\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2999:2999:2999) (2942:2942:2942))
        (IOPATH i o (2871:2871:2871) (2874:2874:2874))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[37\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2122:2122:2122) (2060:2060:2060))
        (IOPATH i o (2936:2936:2936) (2929:2929:2929))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[38\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (8305:8305:8305) (8011:8011:8011))
        (IOPATH i o (2861:2861:2861) (2864:2864:2864))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[39\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (8014:8014:8014) (7734:7734:7734))
        (IOPATH i o (2936:2936:2936) (2929:2929:2929))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[40\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3036:3036:3036) (2900:2900:2900))
        (IOPATH i o (2956:2956:2956) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[41\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2726:2726:2726) (2681:2681:2681))
        (IOPATH i o (2996:2996:2996) (2989:2989:2989))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[42\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (7196:7196:7196) (6996:6996:6996))
        (IOPATH i o (2906:2906:2906) (2899:2899:2899))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[43\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (7843:7843:7843) (7543:7543:7543))
        (IOPATH i o (2851:2851:2851) (2854:2854:2854))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6120:6120:6120) (5917:5917:5917))
        (IOPATH i o (2861:2861:2861) (2864:2864:2864))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6206:6206:6206) (5983:5983:5983))
        (IOPATH i o (2896:2896:2896) (2900:2900:2900))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5571:5571:5571) (5545:5545:5545))
        (IOPATH i o (2891:2891:2891) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5616:5616:5616) (5566:5566:5566))
        (IOPATH i o (2916:2916:2916) (2920:2920:2920))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3703:3703:3703) (3631:3631:3631))
        (IOPATH i o (2891:2891:2891) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6065:6065:6065) (6081:6081:6081))
        (IOPATH i o (2916:2916:2916) (2920:2920:2920))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5198:5198:5198) (5032:5032:5032))
        (IOPATH i o (2891:2891:2891) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3766:3766:3766) (3584:3584:3584))
        (IOPATH i o (2926:2926:2926) (2930:2930:2930))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (7888:7888:7888) (7652:7652:7652))
        (IOPATH i o (2831:2831:2831) (2834:2834:2834))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (7532:7532:7532) (7346:7346:7346))
        (IOPATH i o (2866:2866:2866) (2870:2870:2870))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6451:6451:6451) (6244:6244:6244))
        (IOPATH i o (2911:2911:2911) (2914:2914:2914))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5363:5363:5363) (5205:5205:5205))
        (IOPATH i o (2936:2936:2936) (2940:2940:2940))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (7196:7196:7196) (6996:6996:6996))
        (IOPATH i o (2851:2851:2851) (2854:2854:2854))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (7190:7190:7190) (7413:7413:7413))
        (IOPATH i o (2881:2881:2881) (2895:2895:2895))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_ibuf")
    (INSTANCE i_clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (549:549:549) (581:581:581))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_and2")
    (INSTANCE i_clk\~inputclkctrl.outclk_and)
    (DELAY
      (ABSOLUTE
        (IOPATH IN1 Y (555:555:555) (569:569:569))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_ibuf")
    (INSTANCE sw\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (524:524:524) (553:553:553))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_ibuf")
    (INSTANCE sw\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (695:695:695) (724:724:724))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_ibuf")
    (INSTANCE sw\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (530:530:530) (557:557:557))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_ibuf")
    (INSTANCE sw\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (524:524:524) (553:553:553))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (4508:4508:4508) (4514:4514:4514))
        (IOPATH datab sumout (691:691:691) (700:700:700))
        (IOPATH datab cout (540:540:540) (540:540:540))
        (IOPATH datad sumout (806:806:806) (790:790:790))
        (IOPATH datad cout (481:481:481) (466:466:466))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1963:1963:1963))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataf (4539:4539:4539) (4546:4546:4546))
        (IOPATH datad sumout (806:806:806) (790:790:790))
        (IOPATH datad cout (481:481:481) (466:466:466))
        (IOPATH dataf sumout (473:473:473) (486:486:486))
        (IOPATH dataf cout (313:313:313) (313:313:313))
        (IOPATH cin sumout (292:292:292) (255:255:255))
        (IOPATH cin cout (9:9:9) (9:9:9))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1963:1963:1963))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (5246:5246:5246) (5259:5259:5259))
        (IOPATH datab sumout (691:691:691) (700:700:700))
        (IOPATH datab cout (540:540:540) (540:540:540))
        (IOPATH datad sumout (806:806:806) (790:790:790))
        (IOPATH datad cout (481:481:481) (466:466:466))
        (IOPATH cin sumout (277:277:277) (228:228:228))
        (IOPATH cin cout (9:9:9) (9:9:9))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1963:1963:1963))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (4494:4494:4494) (4505:4505:4505))
        (IOPATH datac sumout (552:552:552) (563:563:563))
        (IOPATH datac cout (394:394:394) (394:394:394))
        (IOPATH datad sumout (806:806:806) (790:790:790))
        (IOPATH datad cout (481:481:481) (466:466:466))
        (IOPATH cin sumout (292:292:292) (255:255:255))
        (IOPATH cin cout (9:9:9) (9:9:9))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1963:1963:1963))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~17)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (806:806:806) (790:790:790))
        (IOPATH datad cout (481:481:481) (466:466:466))
        (IOPATH cin sumout (277:277:277) (228:228:228))
        (IOPATH cin cout (9:9:9) (9:9:9))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1963:1963:1963))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~21)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (806:806:806) (790:790:790))
        (IOPATH datad cout (481:481:481) (466:466:466))
        (IOPATH cin sumout (292:292:292) (255:255:255))
        (IOPATH cin cout (9:9:9) (9:9:9))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1963:1963:1963))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~25)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (806:806:806) (790:790:790))
        (IOPATH datad cout (481:481:481) (466:466:466))
        (IOPATH cin sumout (277:277:277) (228:228:228))
        (IOPATH cin cout (9:9:9) (9:9:9))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1963:1963:1963))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~29)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (806:806:806) (790:790:790))
        (IOPATH datad cout (481:481:481) (466:466:466))
        (IOPATH cin sumout (292:292:292) (255:255:255))
        (IOPATH cin cout (9:9:9) (9:9:9))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1963:1963:1963))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~33)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (806:806:806) (790:790:790))
        (IOPATH datad cout (481:481:481) (466:466:466))
        (IOPATH cin sumout (277:277:277) (228:228:228))
        (IOPATH cin cout (9:9:9) (9:9:9))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1963:1963:1963))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~37)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (806:806:806) (790:790:790))
        (IOPATH cin sumout (292:292:292) (255:255:255))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1963:1963:1963))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|address_reg_a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (388:388:388) (420:420:420))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1961:1961:1961))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (392:392:392) (421:421:421))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1961:1961:1961))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|rden_decode\|w_anode270w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datae (176:176:176) (189:189:189))
        (PORT dataf (177:177:177) (191:191:191))
        (IOPATH datae combout (176:176:176) (152:152:152))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1065:1065:1065) (1121:1121:1121))
        (PORT d[1] (1065:1065:1065) (1121:1121:1121))
        (PORT d[2] (1065:1065:1065) (1121:1121:1121))
        (PORT d[3] (1065:1065:1065) (1121:1121:1121))
        (PORT d[4] (1065:1065:1065) (1121:1121:1121))
        (PORT d[5] (1065:1065:1065) (1121:1121:1121))
        (PORT d[6] (1238:1238:1238) (1259:1259:1259))
        (PORT d[7] (1255:1255:1255) (1269:1269:1269))
        (PORT d[8] (1371:1371:1371) (1333:1333:1333))
        (PORT d[9] (1252:1252:1252) (1266:1266:1266))
        (PORT d[10] (1346:1346:1346) (1295:1295:1295))
        (PORT d[11] (1261:1261:1261) (1271:1271:1271))
        (PORT d[12] (1376:1376:1376) (1330:1330:1330))
        (PORT d[13] (1250:1250:1250) (1260:1260:1260))
        (PORT clk (2291:2291:2291) (2276:2276:2276))
        (PORT ena (723:723:723) (750:750:750))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (14:14:14))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2276:2276:2276))
        (PORT d[0] (717:717:717) (714:714:714))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (1967:1967:1967))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|rden_decode\|w_anode284w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datae (428:428:428) (453:453:453))
        (PORT dataf (425:425:425) (450:450:450))
        (IOPATH datae combout (167:167:167) (154:154:154))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1511:1511:1511) (1554:1554:1554))
        (PORT d[1] (1511:1511:1511) (1554:1554:1554))
        (PORT d[2] (1511:1511:1511) (1554:1554:1554))
        (PORT d[3] (1511:1511:1511) (1554:1554:1554))
        (PORT d[4] (1511:1511:1511) (1554:1554:1554))
        (PORT d[5] (1511:1511:1511) (1554:1554:1554))
        (PORT d[6] (1240:1240:1240) (1252:1252:1252))
        (PORT d[7] (1521:1521:1521) (1490:1490:1490))
        (PORT d[8] (1342:1342:1342) (1309:1309:1309))
        (PORT d[9] (1221:1221:1221) (1239:1239:1239))
        (PORT d[10] (1339:1339:1339) (1299:1299:1299))
        (PORT d[11] (1226:1226:1226) (1239:1239:1239))
        (PORT d[12] (1242:1242:1242) (1248:1248:1248))
        (PORT d[13] (1719:1719:1719) (1698:1698:1698))
        (PORT clk (2273:2273:2273) (2261:2261:2261))
        (PORT ena (723:723:723) (750:750:750))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (14:14:14))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2261:2261:2261))
        (PORT d[0] (722:722:722) (691:691:691))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (1967:1967:1967))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|rden_decode\|w_anode293w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datae (595:595:595) (645:645:645))
        (PORT dataf (564:564:564) (616:616:616))
        (IOPATH datae combout (195:195:195) (177:177:177))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2298:2298:2298))
        (PORT d[1] (2321:2321:2321) (2298:2298:2298))
        (PORT d[2] (2321:2321:2321) (2298:2298:2298))
        (PORT d[3] (2321:2321:2321) (2298:2298:2298))
        (PORT d[4] (2321:2321:2321) (2298:2298:2298))
        (PORT d[5] (2321:2321:2321) (2298:2298:2298))
        (PORT d[6] (2042:2042:2042) (1980:1980:1980))
        (PORT d[7] (2618:2618:2618) (2582:2582:2582))
        (PORT d[8] (2107:2107:2107) (2038:2038:2038))
        (PORT d[9] (2205:2205:2205) (2218:2218:2218))
        (PORT d[10] (2298:2298:2298) (2190:2190:2190))
        (PORT d[11] (1931:1931:1931) (1867:1867:1867))
        (PORT d[12] (2271:2271:2271) (2258:2258:2258))
        (PORT d[13] (2413:2413:2413) (2328:2328:2328))
        (PORT clk (2286:2286:2286) (2271:2271:2271))
        (PORT ena (723:723:723) (750:750:750))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (14:14:14))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2271:2271:2271))
        (PORT d[0] (1115:1115:1115) (1143:1143:1143))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (1967:1967:1967))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|rden_decode\|w_anode302w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datae (381:381:381) (414:414:414))
        (PORT dataf (385:385:385) (414:414:414))
        (IOPATH datae combout (167:167:167) (154:154:154))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2950:2950:2950) (2951:2951:2951))
        (PORT d[1] (2950:2950:2950) (2951:2951:2951))
        (PORT d[2] (2950:2950:2950) (2951:2951:2951))
        (PORT d[3] (2950:2950:2950) (2951:2951:2951))
        (PORT d[4] (2950:2950:2950) (2951:2951:2951))
        (PORT d[5] (2950:2950:2950) (2951:2951:2951))
        (PORT d[6] (2050:2050:2050) (2014:2014:2014))
        (PORT d[7] (2596:2596:2596) (2587:2587:2587))
        (PORT d[8] (2117:2117:2117) (2104:2104:2104))
        (PORT d[9] (2256:2256:2256) (2276:2276:2276))
        (PORT d[10] (2372:2372:2372) (2288:2288:2288))
        (PORT d[11] (1924:1924:1924) (1894:1894:1894))
        (PORT d[12] (2330:2330:2330) (2353:2353:2353))
        (PORT d[13] (2566:2566:2566) (2508:2508:2508))
        (PORT clk (2304:2304:2304) (2292:2292:2292))
        (PORT ena (723:723:723) (750:750:750))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (14:14:14))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2292:2292:2292))
        (PORT d[0] (1537:1537:1537) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (1967:1967:1967))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w0_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (661:661:661))
        (PORT datab (428:428:428) (457:457:457))
        (PORT datac (727:727:727) (755:755:755))
        (PORT datad (453:453:453) (496:496:496))
        (PORT datae (1211:1211:1211) (1269:1269:1269))
        (PORT dataf (1425:1425:1425) (1423:1423:1423))
        (IOPATH dataa combout (343:343:343) (349:349:349))
        (IOPATH datab combout (343:343:343) (343:343:343))
        (IOPATH datac combout (228:228:228) (217:217:217))
        (IOPATH datad combout (226:226:226) (220:220:220))
        (IOPATH datae combout (176:176:176) (152:152:152))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w1_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (562:562:562))
        (PORT datab (388:388:388) (417:417:417))
        (PORT datac (396:396:396) (429:429:429))
        (PORT datad (764:764:764) (819:819:819))
        (PORT datae (1233:1233:1233) (1291:1291:1291))
        (PORT dataf (1415:1415:1415) (1427:1427:1427))
        (IOPATH dataa combout (343:343:343) (349:349:349))
        (IOPATH datab combout (343:343:343) (343:343:343))
        (IOPATH datac combout (228:228:228) (217:217:217))
        (IOPATH datad combout (226:226:226) (220:220:220))
        (IOPATH datae combout (176:176:176) (152:152:152))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w2_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1124:1124:1124))
        (PORT datab (366:366:366) (396:396:396))
        (PORT datac (404:404:404) (436:436:436))
        (PORT datad (663:663:663) (719:719:719))
        (PORT datae (1270:1270:1270) (1337:1337:1337))
        (PORT dataf (1411:1411:1411) (1418:1418:1418))
        (IOPATH dataa combout (343:343:343) (349:349:349))
        (IOPATH datab combout (343:343:343) (343:343:343))
        (IOPATH datac combout (228:228:228) (217:217:217))
        (IOPATH datad combout (226:226:226) (220:220:220))
        (IOPATH datae combout (176:176:176) (152:152:152))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w3_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (405:405:405))
        (PORT datab (750:750:750) (774:774:774))
        (PORT datac (972:972:972) (1028:1028:1028))
        (PORT datad (374:374:374) (400:400:400))
        (PORT datae (1225:1225:1225) (1231:1231:1231))
        (PORT dataf (1391:1391:1391) (1414:1414:1414))
        (IOPATH dataa combout (343:343:343) (349:349:349))
        (IOPATH datab combout (343:343:343) (343:343:343))
        (IOPATH datac combout (274:274:274) (286:286:286))
        (IOPATH datad combout (226:226:226) (220:220:220))
        (IOPATH datae combout (176:176:176) (152:152:152))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w4_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (394:394:394))
        (PORT datab (405:405:405) (439:439:439))
        (PORT datac (839:839:839) (904:904:904))
        (PORT datad (753:753:753) (788:788:788))
        (PORT datae (1188:1188:1188) (1258:1258:1258))
        (PORT dataf (1292:1292:1292) (1307:1307:1307))
        (IOPATH dataa combout (343:343:343) (349:349:349))
        (IOPATH datab combout (343:343:343) (343:343:343))
        (IOPATH datac combout (274:274:274) (286:286:286))
        (IOPATH datad combout (226:226:226) (220:220:220))
        (IOPATH datae combout (176:176:176) (152:152:152))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w5_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (659:659:659))
        (PORT datab (426:426:426) (454:454:454))
        (PORT datac (777:777:777) (825:825:825))
        (PORT datad (767:767:767) (812:812:812))
        (PORT datae (1256:1256:1256) (1269:1269:1269))
        (PORT dataf (1250:1250:1250) (1300:1300:1300))
        (IOPATH dataa combout (338:338:338) (339:339:339))
        (IOPATH datab combout (339:339:339) (333:333:333))
        (IOPATH datac combout (226:226:226) (220:220:220))
        (IOPATH datad combout (228:228:228) (217:217:217))
        (IOPATH datae combout (167:167:167) (154:154:154))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w6_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (658:658:658))
        (PORT datab (423:423:423) (451:451:451))
        (PORT datac (653:653:653) (702:702:702))
        (PORT datad (798:798:798) (845:845:845))
        (PORT datae (1148:1148:1148) (1175:1175:1175))
        (PORT dataf (1237:1237:1237) (1307:1307:1307))
        (IOPATH dataa combout (343:343:343) (349:349:349))
        (IOPATH datab combout (343:343:343) (343:343:343))
        (IOPATH datac combout (228:228:228) (217:217:217))
        (IOPATH datad combout (226:226:226) (220:220:220))
        (IOPATH datae combout (176:176:176) (152:152:152))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w7_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (745:745:745))
        (PORT datab (366:366:366) (397:397:397))
        (PORT datac (1028:1028:1028) (1072:1072:1072))
        (PORT datad (402:402:402) (434:434:434))
        (PORT datae (994:994:994) (1007:1007:1007))
        (PORT dataf (1274:1274:1274) (1365:1365:1365))
        (IOPATH dataa combout (338:338:338) (339:339:339))
        (IOPATH datab combout (339:339:339) (333:333:333))
        (IOPATH datac combout (226:226:226) (220:220:220))
        (IOPATH datad combout (228:228:228) (217:217:217))
        (IOPATH datae combout (167:167:167) (154:154:154))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w8_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (241:241:241))
        (PORT datab (318:318:318) (352:352:352))
        (PORT datac (896:896:896) (945:945:945))
        (PORT datad (561:561:561) (603:603:603))
        (PORT datae (994:994:994) (1033:1033:1033))
        (PORT dataf (951:951:951) (1018:1018:1018))
        (IOPATH dataa combout (343:343:343) (349:349:349))
        (IOPATH datab combout (343:343:343) (343:343:343))
        (IOPATH datac combout (274:274:274) (286:286:286))
        (IOPATH datad combout (226:226:226) (220:220:220))
        (IOPATH datae combout (176:176:176) (152:152:152))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2215:2215:2215) (2238:2238:2238))
        (PORT d[1] (2215:2215:2215) (2238:2238:2238))
        (PORT d[2] (2215:2215:2215) (2238:2238:2238))
        (PORT d[3] (2215:2215:2215) (2238:2238:2238))
        (PORT d[4] (2215:2215:2215) (2238:2238:2238))
        (PORT d[5] (2215:2215:2215) (2238:2238:2238))
        (PORT d[6] (1448:1448:1448) (1434:1434:1434))
        (PORT d[7] (1969:1969:1969) (1940:1940:1940))
        (PORT d[8] (1824:1824:1824) (1855:1855:1855))
        (PORT d[9] (1663:1663:1663) (1678:1678:1678))
        (PORT d[10] (1858:1858:1858) (1821:1821:1821))
        (PORT d[11] (1481:1481:1481) (1459:1459:1459))
        (PORT d[12] (1543:1543:1543) (1510:1510:1510))
        (PORT d[13] (1598:1598:1598) (1625:1625:1625))
        (PORT clk (2297:2297:2297) (2284:2284:2284))
        (PORT ena (723:723:723) (750:750:750))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (14:14:14))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2284:2284:2284))
        (PORT d[0] (1190:1190:1190) (1137:1137:1137))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (1967:1967:1967))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3498:3498:3498) (3592:3592:3592))
        (PORT d[1] (3498:3498:3498) (3592:3592:3592))
        (PORT d[2] (3498:3498:3498) (3592:3592:3592))
        (PORT d[3] (3498:3498:3498) (3592:3592:3592))
        (PORT d[4] (3498:3498:3498) (3592:3592:3592))
        (PORT d[5] (3498:3498:3498) (3592:3592:3592))
        (PORT d[6] (2090:2090:2090) (2053:2053:2053))
        (PORT d[7] (2374:2374:2374) (2352:2352:2352))
        (PORT d[8] (2056:2056:2056) (2071:2071:2071))
        (PORT d[9] (2275:2275:2275) (2314:2314:2314))
        (PORT d[10] (2494:2494:2494) (2469:2469:2469))
        (PORT d[11] (1854:1854:1854) (1838:1838:1838))
        (PORT d[12] (2016:2016:2016) (1971:1971:1971))
        (PORT d[13] (2189:2189:2189) (2222:2222:2222))
        (PORT clk (2279:2279:2279) (2266:2266:2266))
        (PORT ena (723:723:723) (750:750:750))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (14:14:14))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2266:2266:2266))
        (PORT d[0] (1248:1248:1248) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (1967:1967:1967))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1497:1497:1497))
        (IOPATH (posedge clk) pulse (0:0:0) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1497:1497:1497))
        (IOPATH (posedge clk) pulse (0:0:0) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2838:2838:2838) (2922:2922:2922))
        (PORT d[1] (2838:2838:2838) (2922:2922:2922))
        (PORT d[2] (2838:2838:2838) (2922:2922:2922))
        (PORT d[3] (2838:2838:2838) (2922:2922:2922))
        (PORT d[4] (2838:2838:2838) (2922:2922:2922))
        (PORT d[5] (2838:2838:2838) (2922:2922:2922))
        (PORT d[6] (1771:1771:1771) (1725:1725:1725))
        (PORT d[7] (2301:2301:2301) (2274:2274:2274))
        (PORT d[8] (1821:1821:1821) (1786:1786:1786))
        (PORT d[9] (1989:1989:1989) (1965:1965:1965))
        (PORT d[10] (2050:2050:2050) (1959:1959:1959))
        (PORT d[11] (1651:1651:1651) (1609:1609:1609))
        (PORT d[12] (1779:1779:1779) (1718:1718:1718))
        (PORT d[13] (1885:1885:1885) (1899:1899:1899))
        (PORT clk (2299:2299:2299) (2286:2286:2286))
        (PORT ena (723:723:723) (750:750:750))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (14:14:14))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2286:2286:2286))
        (PORT d[0] (1201:1201:1201) (1190:1190:1190))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (1967:1967:1967))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4157:4157:4157) (4255:4255:4255))
        (PORT d[1] (4157:4157:4157) (4255:4255:4255))
        (PORT d[2] (4157:4157:4157) (4255:4255:4255))
        (PORT d[3] (4157:4157:4157) (4255:4255:4255))
        (PORT d[4] (4157:4157:4157) (4255:4255:4255))
        (PORT d[5] (4157:4157:4157) (4255:4255:4255))
        (PORT d[6] (2013:2013:2013) (1982:1982:1982))
        (PORT d[7] (2504:2504:2504) (2473:2473:2473))
        (PORT d[8] (2549:2549:2549) (2559:2559:2559))
        (PORT d[9] (2188:2188:2188) (2217:2217:2217))
        (PORT d[10] (2318:2318:2318) (2240:2240:2240))
        (PORT d[11] (1981:1981:1981) (1975:1975:1975))
        (PORT d[12] (2287:2287:2287) (2231:2231:2231))
        (PORT d[13] (2149:2149:2149) (2158:2158:2158))
        (PORT clk (2279:2279:2279) (2265:2265:2265))
        (PORT ena (723:723:723) (750:750:750))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (14:14:14))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2265:2265:2265))
        (PORT d[0] (1362:1362:1362) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (1967:1967:1967))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1496:1496:1496))
        (IOPATH (posedge clk) pulse (0:0:0) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1496:1496:1496))
        (IOPATH (posedge clk) pulse (0:0:0) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w9_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (387:387:387))
        (PORT datab (412:412:412) (446:446:446))
        (PORT datac (816:816:816) (864:864:864))
        (PORT datad (1047:1047:1047) (1082:1082:1082))
        (PORT datae (1122:1122:1122) (1153:1153:1153))
        (PORT dataf (1322:1322:1322) (1365:1365:1365))
        (IOPATH dataa combout (343:343:343) (349:349:349))
        (IOPATH datab combout (343:343:343) (343:343:343))
        (IOPATH datac combout (274:274:274) (286:286:286))
        (IOPATH datad combout (226:226:226) (220:220:220))
        (IOPATH datae combout (176:176:176) (152:152:152))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w10_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (377:377:377))
        (PORT datab (409:409:409) (431:431:431))
        (PORT datac (819:819:819) (874:874:874))
        (PORT datad (1175:1175:1175) (1232:1232:1232))
        (PORT datae (1109:1109:1109) (1126:1126:1126))
        (PORT dataf (1326:1326:1326) (1357:1357:1357))
        (IOPATH dataa combout (343:343:343) (349:349:349))
        (IOPATH datab combout (343:343:343) (343:343:343))
        (IOPATH datac combout (274:274:274) (286:286:286))
        (IOPATH datad combout (226:226:226) (220:220:220))
        (IOPATH datae combout (176:176:176) (152:152:152))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w11_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (671:671:671))
        (PORT datab (398:398:398) (426:426:426))
        (PORT datac (1023:1023:1023) (1102:1102:1102))
        (PORT datad (1111:1111:1111) (1166:1166:1166))
        (PORT datae (1267:1267:1267) (1329:1329:1329))
        (PORT dataf (1438:1438:1438) (1438:1438:1438))
        (IOPATH dataa combout (338:338:338) (339:339:339))
        (IOPATH datab combout (339:339:339) (333:333:333))
        (IOPATH datac combout (226:226:226) (220:220:220))
        (IOPATH datad combout (228:228:228) (217:217:217))
        (IOPATH datae combout (167:167:167) (154:154:154))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w12_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (658:658:658))
        (PORT datab (417:417:417) (445:445:445))
        (PORT datac (1210:1210:1210) (1233:1233:1233))
        (PORT datad (1036:1036:1036) (1120:1120:1120))
        (PORT datae (1222:1222:1222) (1272:1272:1272))
        (PORT dataf (1431:1431:1431) (1446:1446:1446))
        (IOPATH dataa combout (338:338:338) (339:339:339))
        (IOPATH datab combout (339:339:339) (333:333:333))
        (IOPATH datac combout (226:226:226) (220:220:220))
        (IOPATH datad combout (228:228:228) (217:217:217))
        (IOPATH datae combout (167:167:167) (154:154:154))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w13_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (676:676:676))
        (PORT datab (375:375:375) (406:406:406))
        (PORT datac (1168:1168:1168) (1191:1191:1191))
        (PORT datad (1127:1127:1127) (1174:1174:1174))
        (PORT datae (1396:1396:1396) (1419:1419:1419))
        (PORT dataf (1344:1344:1344) (1361:1361:1361))
        (IOPATH dataa combout (338:338:338) (339:339:339))
        (IOPATH datab combout (339:339:339) (333:333:333))
        (IOPATH datac combout (226:226:226) (220:220:220))
        (IOPATH datad combout (228:228:228) (217:217:217))
        (IOPATH datae combout (167:167:167) (154:154:154))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w14_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (381:381:381))
        (PORT datab (406:406:406) (429:429:429))
        (PORT datac (850:850:850) (902:902:902))
        (PORT datad (1100:1100:1100) (1162:1162:1162))
        (PORT datae (1326:1326:1326) (1332:1332:1332))
        (PORT dataf (1381:1381:1381) (1385:1385:1385))
        (IOPATH dataa combout (343:343:343) (349:349:349))
        (IOPATH datab combout (343:343:343) (343:343:343))
        (IOPATH datac combout (274:274:274) (286:286:286))
        (IOPATH datad combout (226:226:226) (220:220:220))
        (IOPATH datae combout (176:176:176) (152:152:152))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w15_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1189:1189:1189))
        (PORT datab (431:431:431) (460:460:460))
        (PORT datac (1167:1167:1167) (1202:1202:1202))
        (PORT datad (360:360:360) (397:397:397))
        (PORT datae (986:986:986) (1022:1022:1022))
        (PORT dataf (1413:1413:1413) (1431:1431:1431))
        (IOPATH dataa combout (356:356:356) (350:350:350))
        (IOPATH datab combout (350:350:350) (345:345:345))
        (IOPATH datac combout (237:237:237) (231:231:231))
        (IOPATH datad combout (247:247:247) (242:242:242))
        (IOPATH datae combout (167:167:167) (154:154:154))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w15_n0_mux_dataout\~0DUPLICATE)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1190:1190:1190))
        (PORT datab (433:433:433) (462:462:462))
        (PORT datac (362:362:362) (399:399:399))
        (PORT datad (1168:1168:1168) (1203:1203:1203))
        (PORT datae (988:988:988) (1022:1022:1022))
        (PORT dataf (1412:1412:1412) (1432:1432:1432))
        (IOPATH dataa combout (361:361:361) (350:350:350))
        (IOPATH datab combout (355:355:355) (345:345:345))
        (IOPATH datac combout (248:248:248) (225:225:225))
        (IOPATH datad combout (257:257:257) (238:238:238))
        (IOPATH datae combout (176:176:176) (152:152:152))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (605:605:605) (616:616:616))
        (PORT datain[1] (602:602:602) (613:613:613))
        (PORT datain[2] (595:595:595) (605:605:605))
        (PORT datain[3] (610:610:610) (622:622:622))
        (PORT datain[4] (603:603:603) (613:613:613))
        (PORT datain[5] (608:608:608) (619:619:619))
        (PORT datain[6] (606:606:606) (618:618:618))
        (PORT datain[7] (598:598:598) (608:608:608))
        (PORT datain[8] (748:748:748) (788:788:788))
        (PORT datain[9] (612:612:612) (624:624:624))
        (PORT datain[10] (610:610:610) (621:621:621))
        (PORT datain[11] (596:596:596) (606:606:606))
        (PORT datain[12] (606:606:606) (617:617:617))
        (PORT datain[13] (602:602:602) (613:613:613))
        (PORT datain[14] (609:609:609) (620:620:620))
        (PORT datain[15] (602:602:602) (616:616:616))
        (PORT datain[16] (596:596:596) (606:606:606))
        (PORT datain[17] (602:602:602) (616:616:616))
        (PORT clk (2043:2043:2043) (2049:2049:2049))
        (PORT sload (2043:2043:2043) (2049:2049:2049))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2042:2042:2042) (2049:2049:2049))
        (PORT sload (2042:2042:2042) (2049:2049:2049))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2043:2043:2043) (2049:2049:2049))
        (PORT sload (2043:2043:2043) (2049:2049:2049))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2042:2042:2042) (2049:2049:2049))
        (PORT sload (2042:2042:2042) (2049:2049:2049))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2043:2043:2043) (2049:2049:2049))
        (PORT sload (2043:2043:2043) (2049:2049:2049))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2042:2042:2042) (2049:2049:2049))
        (PORT sload (2042:2042:2042) (2049:2049:2049))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2043:2043:2043) (2049:2049:2049))
        (PORT sload (2043:2043:2043) (2049:2049:2049))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2042:2042:2042) (2049:2049:2049))
        (PORT sload (2042:2042:2042) (2049:2049:2049))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2019:2019:2019))
        (PORT asdata (695:695:695) (631:631:631))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (394:394:394) (453:453:453))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2019:2019:2019))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (422:422:422) (478:478:478))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2019:2019:2019))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (397:397:397) (456:456:456))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2019:2019:2019))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2019:2019:2019))
        (PORT asdata (819:819:819) (745:745:745))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2019:2019:2019))
        (PORT asdata (692:692:692) (627:627:627))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (400:400:400) (458:458:458))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2019:2019:2019))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2019:2019:2019))
        (PORT asdata (692:692:692) (629:629:629))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (405:405:405) (463:463:463))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2019:2019:2019))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (413:413:413) (473:473:473))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2019:2019:2019))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2019:2019:2019))
        (PORT asdata (855:855:855) (806:806:806))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (562:562:562) (601:601:601))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2019:2019:2019))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (565:565:565) (610:610:610))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2019:2019:2019))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (556:556:556) (594:594:594))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2019:2019:2019))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2019:2019:2019))
        (PORT asdata (825:825:825) (775:775:775))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2019:2019:2019))
        (PORT asdata (863:863:863) (817:817:817))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (703:703:703) (702:702:702))
        (PORT datain[1] (816:816:816) (839:839:839))
        (PORT datain[2] (710:710:710) (711:711:711))
        (PORT datain[3] (721:721:721) (722:722:722))
        (PORT datain[4] (826:826:826) (843:843:843))
        (PORT datain[5] (711:711:711) (712:712:712))
        (PORT datain[6] (701:701:701) (701:701:701))
        (PORT datain[7] (703:703:703) (704:704:704))
        (PORT datain[8] (707:707:707) (707:707:707))
        (PORT datain[9] (709:709:709) (709:709:709))
        (PORT datain[10] (701:701:701) (701:701:701))
        (PORT datain[11] (719:719:719) (720:720:720))
        (PORT datain[12] (708:708:708) (709:709:709))
        (PORT datain[13] (721:721:721) (723:723:723))
        (PORT datain[14] (709:709:709) (710:710:710))
        (PORT datain[15] (722:722:722) (725:725:725))
        (PORT datain[16] (815:815:815) (837:837:837))
        (PORT datain[17] (722:722:722) (725:725:725))
        (PORT clk (2043:2043:2043) (2049:2049:2049))
        (PORT sload (2043:2043:2043) (2049:2049:2049))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2042:2042:2042) (2049:2049:2049))
        (PORT sload (2042:2042:2042) (2049:2049:2049))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2043:2043:2043) (2049:2049:2049))
        (PORT sload (2043:2043:2043) (2049:2049:2049))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2042:2042:2042) (2049:2049:2049))
        (PORT sload (2042:2042:2042) (2049:2049:2049))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2043:2043:2043) (2049:2049:2049))
        (PORT sload (2043:2043:2043) (2049:2049:2049))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2042:2042:2042) (2049:2049:2049))
        (PORT sload (2042:2042:2042) (2049:2049:2049))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2043:2043:2043) (2049:2049:2049))
        (PORT sload (2043:2043:2043) (2049:2049:2049))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2042:2042:2042) (2049:2049:2049))
        (PORT sload (2042:2042:2042) (2049:2049:2049))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1957:1957:1957))
        (PORT asdata (625:625:625) (613:613:613))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (399:399:399) (412:412:412))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1957:1957:1957))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (442:442:442) (452:452:452))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1957:1957:1957))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1957:1957:1957))
        (PORT asdata (611:611:611) (609:609:609))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (503:503:503) (514:514:514))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1957:1957:1957))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1957:1957:1957))
        (PORT asdata (609:609:609) (600:600:600))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (422:422:422) (432:432:432))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1957:1957:1957))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1957:1957:1957))
        (PORT asdata (615:615:615) (607:607:607))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (395:395:395) (409:409:409))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1957:1957:1957))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (421:421:421) (431:431:431))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1957:1957:1957))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (573:573:573) (585:585:585))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1957:1957:1957))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (565:565:565) (571:571:571))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1957:1957:1957))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (555:555:555) (566:566:566))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1957:1957:1957))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1957:1957:1957))
        (PORT asdata (754:754:754) (757:757:757))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1957:1957:1957))
        (PORT asdata (744:744:744) (733:733:733))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1957:1957:1957))
        (PORT asdata (785:785:785) (785:785:785))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (686:686:686) (692:692:692))
        (PORT datain[1] (688:688:688) (695:695:695))
        (PORT datain[2] (681:681:681) (686:686:686))
        (PORT datain[3] (822:822:822) (835:835:835))
        (PORT datain[4] (682:682:682) (687:687:687))
        (PORT datain[5] (678:678:678) (683:683:683))
        (PORT datain[6] (683:683:683) (688:688:688))
        (PORT datain[7] (684:684:684) (690:690:690))
        (PORT datain[8] (804:804:804) (822:822:822))
        (PORT datain[9] (679:679:679) (684:684:684))
        (PORT datain[10] (683:683:683) (688:688:688))
        (PORT datain[11] (792:792:792) (799:799:799))
        (PORT datain[12] (683:683:683) (688:688:688))
        (PORT datain[13] (686:686:686) (691:691:691))
        (PORT datain[14] (677:677:677) (681:681:681))
        (PORT datain[15] (836:836:836) (852:852:852))
        (PORT datain[16] (826:826:826) (840:840:840))
        (PORT datain[17] (836:836:836) (852:852:852))
        (PORT clk (2053:2053:2053) (2058:2058:2058))
        (PORT sload (2053:2053:2053) (2058:2058:2058))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2052:2052:2052) (2058:2058:2058))
        (PORT sload (2052:2052:2052) (2058:2058:2058))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2053:2053:2053) (2058:2058:2058))
        (PORT sload (2053:2053:2053) (2058:2058:2058))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2052:2052:2052) (2058:2058:2058))
        (PORT sload (2052:2052:2052) (2058:2058:2058))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2053:2053:2053) (2058:2058:2058))
        (PORT sload (2053:2053:2053) (2058:2058:2058))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2052:2052:2052) (2058:2058:2058))
        (PORT sload (2052:2052:2052) (2058:2058:2058))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2053:2053:2053) (2058:2058:2058))
        (PORT sload (2053:2053:2053) (2058:2058:2058))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2052:2052:2052) (2058:2058:2058))
        (PORT sload (2052:2052:2052) (2058:2058:2058))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (259:259:259) (279:279:279))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1961:1961:1961))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (132:132:132) (150:150:150))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1957:1957:1957))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (269:269:269) (291:291:291))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1961:1961:1961))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (142:142:142) (161:161:161))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1957:1957:1957))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (297:297:297) (317:317:317))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1961:1961:1961))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (241:241:241) (264:264:264))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1957:1957:1957))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1957:1957:1957))
        (PORT asdata (463:463:463) (443:443:443))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1961:1961:1961))
        (PORT asdata (479:479:479) (471:471:471))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (273:273:273) (296:296:296))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1961:1961:1961))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1961:1961:1961))
        (PORT asdata (457:457:457) (443:443:443))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1961:1961:1961))
        (PORT asdata (343:343:343) (332:332:332))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (159:159:159) (173:173:173))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1961:1961:1961))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (163:163:163) (178:178:178))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1961:1961:1961))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1961:1961:1961))
        (PORT asdata (369:369:369) (364:364:364))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (150:150:150) (166:166:166))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1961:1961:1961))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1961:1961:1961))
        (PORT asdata (344:344:344) (338:338:338))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (995:995:995) (1018:1018:1018))
        (PORT datain[1] (986:986:986) (1014:1014:1014))
        (PORT datain[2] (979:979:979) (1008:1008:1008))
        (PORT datain[3] (1151:1151:1151) (1123:1123:1123))
        (PORT datain[4] (1125:1125:1125) (1147:1147:1147))
        (PORT datain[5] (1002:1002:1002) (1024:1024:1024))
        (PORT datain[6] (1006:1006:1006) (1029:1029:1029))
        (PORT datain[7] (1265:1265:1265) (1237:1237:1237))
        (PORT datain[8] (987:987:987) (1016:1016:1016))
        (PORT datain[9] (1000:1000:1000) (1024:1024:1024))
        (PORT datain[10] (1104:1104:1104) (1070:1070:1070))
        (PORT datain[11] (976:976:976) (1004:1004:1004))
        (PORT datain[12] (973:973:973) (1000:1000:1000))
        (PORT datain[13] (976:976:976) (1004:1004:1004))
        (PORT datain[14] (1092:1092:1092) (1059:1059:1059))
        (PORT datain[15] (1021:1021:1021) (1047:1047:1047))
        (PORT datain[16] (1112:1112:1112) (1075:1075:1075))
        (PORT datain[17] (1021:1021:1021) (1047:1047:1047))
        (PORT clk (2053:2053:2053) (2058:2058:2058))
        (PORT sload (2053:2053:2053) (2058:2058:2058))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2052:2052:2052) (2058:2058:2058))
        (PORT sload (2052:2052:2052) (2058:2058:2058))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2053:2053:2053) (2058:2058:2058))
        (PORT sload (2053:2053:2053) (2058:2058:2058))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2052:2052:2052) (2058:2058:2058))
        (PORT sload (2052:2052:2052) (2058:2058:2058))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2053:2053:2053) (2058:2058:2058))
        (PORT sload (2053:2053:2053) (2058:2058:2058))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2052:2052:2052) (2058:2058:2058))
        (PORT sload (2052:2052:2052) (2058:2058:2058))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2053:2053:2053) (2058:2058:2058))
        (PORT sload (2053:2053:2053) (2058:2058:2058))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2052:2052:2052) (2058:2058:2058))
        (PORT sload (2052:2052:2052) (2058:2058:2058))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (557:557:557) (634:634:634))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2047:2047:2047))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (541:541:541) (607:607:607))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2047:2047:2047))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (436:436:436) (495:495:495))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2043:2043:2043))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2043:2043:2043))
        (PORT asdata (689:689:689) (623:623:623))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (563:563:563) (630:630:630))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2047:2047:2047))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (561:561:561) (627:627:627))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2047:2047:2047))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2047:2047:2047))
        (PORT asdata (865:865:865) (793:793:793))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2047:2047:2047))
        (PORT asdata (867:867:867) (800:800:800))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (399:399:399) (460:460:460))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2043:2043:2043))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2043:2043:2043))
        (PORT asdata (715:715:715) (654:654:654))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2047:2047:2047))
        (PORT asdata (727:727:727) (654:654:654))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (435:435:435) (495:495:495))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2047:2047:2047))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (433:433:433) (505:505:505))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2047:2047:2047))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2047:2047:2047))
        (PORT asdata (728:728:728) (663:663:663))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (511:511:511) (587:587:587))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2047:2047:2047))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (511:511:511) (589:589:589))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2047:2047:2047))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (832:832:832) (822:822:822))
        (PORT datain[1] (696:696:696) (696:696:696))
        (PORT datain[2] (704:704:704) (704:704:704))
        (PORT datain[3] (710:710:710) (711:711:711))
        (PORT datain[4] (700:700:700) (699:699:699))
        (PORT datain[5] (702:702:702) (701:701:701))
        (PORT datain[6] (833:833:833) (823:823:823))
        (PORT datain[7] (701:701:701) (701:701:701))
        (PORT datain[8] (847:847:847) (850:850:850))
        (PORT datain[9] (706:706:706) (707:707:707))
        (PORT datain[10] (696:696:696) (696:696:696))
        (PORT datain[11] (708:708:708) (707:707:707))
        (PORT datain[12] (691:691:691) (690:690:690))
        (PORT datain[13] (699:699:699) (699:699:699))
        (PORT datain[14] (693:693:693) (693:693:693))
        (PORT datain[15] (717:717:717) (718:718:718))
        (PORT datain[16] (705:705:705) (707:707:707))
        (PORT datain[17] (717:717:717) (718:718:718))
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT sload (2065:2065:2065) (2069:2069:2069))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2064:2064:2064) (2069:2069:2069))
        (PORT sload (2064:2064:2064) (2069:2069:2069))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT sload (2065:2065:2065) (2069:2069:2069))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2064:2064:2064) (2069:2069:2069))
        (PORT sload (2064:2064:2064) (2069:2069:2069))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT sload (2065:2065:2065) (2069:2069:2069))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2064:2064:2064) (2069:2069:2069))
        (PORT sload (2064:2064:2064) (2069:2069:2069))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT sload (2065:2065:2065) (2069:2069:2069))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2064:2064:2064) (2069:2069:2069))
        (PORT sload (2064:2064:2064) (2069:2069:2069))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2043:2043:2043))
        (PORT asdata (403:403:403) (368:368:368))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (135:135:135) (169:169:169))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2043:2043:2043))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (164:164:164) (198:198:198))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2043:2043:2043))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (145:145:145) (179:179:179))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2043:2043:2043))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (142:142:142) (176:176:176))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2043:2043:2043))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2043:2043:2043))
        (PORT asdata (404:404:404) (363:363:363))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (139:139:139) (173:173:173))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2043:2043:2043))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2043:2043:2043))
        (PORT asdata (398:398:398) (362:362:362))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2043:2043:2043))
        (PORT asdata (411:411:411) (376:376:376))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (155:155:155) (189:189:189))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2043:2043:2043))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (320:320:320) (367:367:367))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2043:2043:2043))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2043:2043:2043))
        (PORT asdata (624:624:624) (562:562:562))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (317:317:317) (365:365:365))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2043:2043:2043))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (298:298:298) (347:347:347))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2043:2043:2043))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2043:2043:2043))
        (PORT asdata (589:589:589) (534:534:534))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2043:2043:2043))
        (PORT asdata (618:618:618) (559:559:559))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (997:997:997) (1031:1031:1031))
        (PORT datain[1] (1031:1031:1031) (1058:1058:1058))
        (PORT datain[2] (1166:1166:1166) (1144:1144:1144))
        (PORT datain[3] (1160:1160:1160) (1136:1136:1136))
        (PORT datain[4] (1025:1025:1025) (1052:1052:1052))
        (PORT datain[5] (1020:1020:1020) (1047:1047:1047))
        (PORT datain[6] (1016:1016:1016) (1043:1043:1043))
        (PORT datain[7] (1161:1161:1161) (1137:1137:1137))
        (PORT datain[8] (1137:1137:1137) (1121:1121:1121))
        (PORT datain[9] (1162:1162:1162) (1138:1138:1138))
        (PORT datain[10] (1162:1162:1162) (1140:1140:1140))
        (PORT datain[11] (1128:1128:1128) (1112:1112:1112))
        (PORT datain[12] (992:992:992) (1026:1026:1026))
        (PORT datain[13] (1154:1154:1154) (1128:1128:1128))
        (PORT datain[14] (1000:1000:1000) (1034:1034:1034))
        (PORT datain[15] (1017:1017:1017) (1053:1053:1053))
        (PORT datain[16] (1005:1005:1005) (1040:1040:1040))
        (PORT datain[17] (1017:1017:1017) (1053:1053:1053))
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT sload (2065:2065:2065) (2069:2069:2069))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2064:2064:2064) (2069:2069:2069))
        (PORT sload (2064:2064:2064) (2069:2069:2069))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT sload (2065:2065:2065) (2069:2069:2069))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2064:2064:2064) (2069:2069:2069))
        (PORT sload (2064:2064:2064) (2069:2069:2069))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT sload (2065:2065:2065) (2069:2069:2069))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2064:2064:2064) (2069:2069:2069))
        (PORT sload (2064:2064:2064) (2069:2069:2069))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT sload (2065:2065:2065) (2069:2069:2069))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2064:2064:2064) (2069:2069:2069))
        (PORT sload (2064:2064:2064) (2069:2069:2069))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT asdata (708:708:708) (638:638:638))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (405:405:405) (465:465:465))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (449:449:449) (506:506:506))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (408:408:408) (469:469:469))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT asdata (821:821:821) (737:737:737))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT asdata (709:709:709) (648:648:648))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (411:411:411) (472:472:472))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT asdata (698:698:698) (636:636:636))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (411:411:411) (469:469:469))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (407:407:407) (468:468:468))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (588:588:588) (635:635:635))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (552:552:552) (593:593:593))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (572:572:572) (621:621:621))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (556:556:556) (597:597:597))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT asdata (846:846:846) (790:790:790))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT asdata (876:876:876) (820:820:820))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (835:835:835) (854:854:854))
        (PORT datain[1] (711:711:711) (713:713:713))
        (PORT datain[2] (708:708:708) (709:709:709))
        (PORT datain[3] (706:706:706) (708:708:708))
        (PORT datain[4] (716:716:716) (715:715:715))
        (PORT datain[5] (707:707:707) (709:709:709))
        (PORT datain[6] (717:717:717) (718:718:718))
        (PORT datain[7] (837:837:837) (856:856:856))
        (PORT datain[8] (834:834:834) (852:852:852))
        (PORT datain[9] (815:815:815) (838:838:838))
        (PORT datain[10] (701:701:701) (701:701:701))
        (PORT datain[11] (711:711:711) (712:712:712))
        (PORT datain[12] (703:703:703) (702:702:702))
        (PORT datain[13] (719:719:719) (719:719:719))
        (PORT datain[14] (707:707:707) (707:707:707))
        (PORT datain[15] (727:727:727) (729:729:729))
        (PORT datain[16] (819:819:819) (811:811:811))
        (PORT datain[17] (727:727:727) (729:729:729))
        (PORT clk (2067:2067:2067) (2073:2073:2073))
        (PORT sload (2067:2067:2067) (2073:2073:2073))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2066:2066:2066) (2073:2073:2073))
        (PORT sload (2066:2066:2066) (2073:2073:2073))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2067:2067:2067) (2073:2073:2073))
        (PORT sload (2067:2067:2067) (2073:2073:2073))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2066:2066:2066) (2073:2073:2073))
        (PORT sload (2066:2066:2066) (2073:2073:2073))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2067:2067:2067) (2073:2073:2073))
        (PORT sload (2067:2067:2067) (2073:2073:2073))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2066:2066:2066) (2073:2073:2073))
        (PORT sload (2066:2066:2066) (2073:2073:2073))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2067:2067:2067) (2073:2073:2073))
        (PORT sload (2067:2067:2067) (2073:2073:2073))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2066:2066:2066) (2073:2073:2073))
        (PORT sload (2066:2066:2066) (2073:2073:2073))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (268:268:268) (289:289:289))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1979:1979:1979))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (135:135:135) (169:169:169))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (312:312:312) (335:335:335))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1979:1979:1979))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (285:285:285) (311:311:311))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1979:1979:1979))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (284:284:284) (309:309:309))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1979:1979:1979))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (265:265:265) (287:287:287))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1979:1979:1979))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (275:275:275) (304:304:304))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1979:1979:1979))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1979:1979:1979))
        (PORT asdata (481:481:481) (467:467:467))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (279:279:279) (307:307:307))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1979:1979:1979))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1979:1979:1979))
        (PORT asdata (494:494:494) (484:484:484))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (298:298:298) (346:346:346))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (288:288:288) (342:342:342))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (158:158:158) (174:174:174))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1979:1979:1979))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1979:1979:1979))
        (PORT asdata (362:362:362) (357:357:357))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT asdata (579:579:579) (533:533:533))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1979:1979:1979))
        (PORT asdata (357:357:357) (346:346:346))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (945:945:945) (1016:1016:1016))
        (PORT datain[1] (1026:1026:1026) (1057:1057:1057))
        (PORT datain[2] (1027:1027:1027) (1048:1048:1048))
        (PORT datain[3] (951:951:951) (1026:1026:1026))
        (PORT datain[4] (930:930:930) (1009:1009:1009))
        (PORT datain[5] (941:941:941) (1022:1022:1022))
        (PORT datain[6] (941:941:941) (1011:1011:1011))
        (PORT datain[7] (943:943:943) (1026:1026:1026))
        (PORT datain[8] (935:935:935) (1017:1017:1017))
        (PORT datain[9] (947:947:947) (1021:1021:1021))
        (PORT datain[10] (1028:1028:1028) (1059:1059:1059))
        (PORT datain[11] (1030:1030:1030) (1060:1060:1060))
        (PORT datain[12] (931:931:931) (1012:1012:1012))
        (PORT datain[13] (1034:1034:1034) (1046:1046:1046))
        (PORT datain[14] (1009:1009:1009) (1047:1047:1047))
        (PORT datain[15] (977:977:977) (1058:1058:1058))
        (PORT datain[16] (962:962:962) (1041:1041:1041))
        (PORT datain[17] (977:977:977) (1058:1058:1058))
        (PORT clk (2067:2067:2067) (2073:2073:2073))
        (PORT sload (2067:2067:2067) (2073:2073:2073))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2066:2066:2066) (2073:2073:2073))
        (PORT sload (2066:2066:2066) (2073:2073:2073))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2067:2067:2067) (2073:2073:2073))
        (PORT sload (2067:2067:2067) (2073:2073:2073))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2066:2066:2066) (2073:2073:2073))
        (PORT sload (2066:2066:2066) (2073:2073:2073))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2067:2067:2067) (2073:2073:2073))
        (PORT sload (2067:2067:2067) (2073:2073:2073))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2066:2066:2066) (2073:2073:2073))
        (PORT sload (2066:2066:2066) (2073:2073:2073))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2067:2067:2067) (2073:2073:2073))
        (PORT sload (2067:2067:2067) (2073:2073:2073))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2066:2066:2066) (2073:2073:2073))
        (PORT sload (2066:2066:2066) (2073:2073:2073))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2050:2050:2050))
        (PORT asdata (757:757:757) (686:686:686))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (450:450:450) (512:512:512))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2050:2050:2050))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (481:481:481) (540:540:540))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2050:2050:2050))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (447:447:447) (510:510:510))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2050:2050:2050))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2050:2050:2050))
        (PORT asdata (888:888:888) (818:818:818))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2050:2050:2050))
        (PORT asdata (732:732:732) (665:665:665))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (453:453:453) (514:514:514))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2050:2050:2050))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2050:2050:2050))
        (PORT asdata (749:749:749) (683:683:683))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (453:453:453) (514:514:514))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2050:2050:2050))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2050:2050:2050))
        (PORT asdata (748:748:748) (681:681:681))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2050:2050:2050))
        (PORT asdata (880:880:880) (836:836:836))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (586:586:586) (625:625:625))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2050:2050:2050))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (610:610:610) (653:653:653))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2050:2050:2050))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (605:605:605) (639:639:639))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2050:2050:2050))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2050:2050:2050))
        (PORT asdata (868:868:868) (824:824:824))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2050:2050:2050))
        (PORT asdata (901:901:901) (858:858:858))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (711:711:711) (714:714:714))
        (PORT datain[1] (833:833:833) (851:851:851))
        (PORT datain[2] (708:708:708) (708:708:708))
        (PORT datain[3] (832:832:832) (850:850:850))
        (PORT datain[4] (710:710:710) (711:711:711))
        (PORT datain[5] (833:833:833) (850:850:850))
        (PORT datain[6] (836:836:836) (855:855:855))
        (PORT datain[7] (703:703:703) (704:704:704))
        (PORT datain[8] (704:704:704) (704:704:704))
        (PORT datain[9] (709:709:709) (709:709:709))
        (PORT datain[10] (704:704:704) (704:704:704))
        (PORT datain[11] (711:711:711) (712:712:712))
        (PORT datain[12] (708:708:708) (709:709:709))
        (PORT datain[13] (705:705:705) (706:706:706))
        (PORT datain[14] (703:703:703) (702:702:702))
        (PORT datain[15] (724:724:724) (729:729:729))
        (PORT datain[16] (834:834:834) (853:853:853))
        (PORT datain[17] (724:724:724) (729:729:729))
        (PORT clk (2068:2068:2068) (2074:2074:2074))
        (PORT sload (2068:2068:2068) (2074:2074:2074))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2067:2067:2067) (2074:2074:2074))
        (PORT sload (2067:2067:2067) (2074:2074:2074))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2068:2068:2068) (2074:2074:2074))
        (PORT sload (2068:2068:2068) (2074:2074:2074))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2067:2067:2067) (2074:2074:2074))
        (PORT sload (2067:2067:2067) (2074:2074:2074))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2068:2068:2068) (2074:2074:2074))
        (PORT sload (2068:2068:2068) (2074:2074:2074))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2067:2067:2067) (2074:2074:2074))
        (PORT sload (2067:2067:2067) (2074:2074:2074))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2068:2068:2068) (2074:2074:2074))
        (PORT sload (2068:2068:2068) (2074:2074:2074))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2067:2067:2067) (2074:2074:2074))
        (PORT sload (2067:2067:2067) (2074:2074:2074))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (268:268:268) (290:290:290))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1981:1981:1981))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (264:264:264) (285:285:285))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1981:1981:1981))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (170:170:170) (203:203:203))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2050:2050:2050))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (291:291:291) (318:318:318))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1981:1981:1981))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (297:297:297) (324:324:324))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1981:1981:1981))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (250:250:250) (303:303:303))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2050:2050:2050))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2050:2050:2050))
        (PORT asdata (550:550:550) (499:499:499))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1981:1981:1981))
        (PORT asdata (480:480:480) (465:465:465))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (289:289:289) (315:315:315))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1981:1981:1981))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (153:153:153) (188:188:188))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2050:2050:2050))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1981:1981:1981))
        (PORT asdata (345:345:345) (338:338:338))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (141:141:141) (158:158:158))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1981:1981:1981))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (147:147:147) (162:162:162))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1981:1981:1981))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1981:1981:1981))
        (PORT asdata (366:366:366) (361:361:361))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (141:141:141) (155:155:155))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1981:1981:1981))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1981:1981:1981))
        (PORT asdata (358:358:358) (348:348:348))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (1097:1097:1097) (1063:1063:1063))
        (PORT datain[1] (982:982:982) (1010:1010:1010))
        (PORT datain[2] (997:997:997) (1031:1031:1031))
        (PORT datain[3] (976:976:976) (1004:1004:1004))
        (PORT datain[4] (975:975:975) (1003:1003:1003))
        (PORT datain[5] (1127:1127:1127) (1111:1111:1111))
        (PORT datain[6] (992:992:992) (1026:1026:1026))
        (PORT datain[7] (980:980:980) (1007:1007:1007))
        (PORT datain[8] (978:978:978) (1007:1007:1007))
        (PORT datain[9] (1000:1000:1000) (1035:1035:1035))
        (PORT datain[10] (1100:1100:1100) (1065:1065:1065))
        (PORT datain[11] (997:997:997) (1019:1019:1019))
        (PORT datain[12] (984:984:984) (1013:1013:1013))
        (PORT datain[13] (976:976:976) (1004:1004:1004))
        (PORT datain[14] (969:969:969) (996:996:996))
        (PORT datain[15] (1099:1099:1099) (1073:1073:1073))
        (PORT datain[16] (1135:1135:1135) (1113:1113:1113))
        (PORT datain[17] (1099:1099:1099) (1073:1073:1073))
        (PORT clk (2068:2068:2068) (2074:2074:2074))
        (PORT sload (2068:2068:2068) (2074:2074:2074))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2067:2067:2067) (2074:2074:2074))
        (PORT sload (2067:2067:2067) (2074:2074:2074))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2068:2068:2068) (2074:2074:2074))
        (PORT sload (2068:2068:2068) (2074:2074:2074))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2067:2067:2067) (2074:2074:2074))
        (PORT sload (2067:2067:2067) (2074:2074:2074))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2068:2068:2068) (2074:2074:2074))
        (PORT sload (2068:2068:2068) (2074:2074:2074))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2067:2067:2067) (2074:2074:2074))
        (PORT sload (2067:2067:2067) (2074:2074:2074))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2068:2068:2068) (2074:2074:2074))
        (PORT sload (2068:2068:2068) (2074:2074:2074))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2067:2067:2067) (2074:2074:2074))
        (PORT sload (2067:2067:2067) (2074:2074:2074))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT asdata (706:706:706) (632:632:632))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (409:409:409) (469:469:469))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (452:452:452) (510:510:510))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (422:422:422) (482:482:482))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (518:518:518) (597:597:597))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT asdata (696:696:696) (634:634:634))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (419:419:419) (479:479:479))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT asdata (714:714:714) (654:654:654))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (410:410:410) (469:469:469))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (419:419:419) (478:478:478))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT asdata (887:887:887) (808:808:808))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (582:582:582) (651:651:651))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (578:578:578) (656:656:656))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (584:584:584) (652:652:652))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT asdata (874:874:874) (791:791:791))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT asdata (913:913:913) (828:828:828))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (708:708:708) (709:709:709))
        (PORT datain[1] (703:703:703) (704:704:704))
        (PORT datain[2] (700:700:700) (699:699:699))
        (PORT datain[3] (721:721:721) (721:721:721))
        (PORT datain[4] (847:847:847) (850:850:850))
        (PORT datain[5] (712:712:712) (714:714:714))
        (PORT datain[6] (715:715:715) (715:715:715))
        (PORT datain[7] (867:867:867) (864:864:864))
        (PORT datain[8] (717:717:717) (718:718:718))
        (PORT datain[9] (703:703:703) (704:704:704))
        (PORT datain[10] (706:706:706) (707:707:707))
        (PORT datain[11] (862:862:862) (859:859:859))
        (PORT datain[12] (710:710:710) (712:712:712))
        (PORT datain[13] (714:714:714) (716:716:716))
        (PORT datain[14] (716:716:716) (716:716:716))
        (PORT datain[15] (728:728:728) (731:731:731))
        (PORT datain[16] (848:848:848) (847:847:847))
        (PORT datain[17] (728:728:728) (731:731:731))
        (PORT clk (2064:2064:2064) (2070:2070:2070))
        (PORT sload (2064:2064:2064) (2070:2070:2070))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2063:2063:2063) (2070:2070:2070))
        (PORT sload (2063:2063:2063) (2070:2070:2070))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2064:2064:2064) (2070:2070:2070))
        (PORT sload (2064:2064:2064) (2070:2070:2070))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2063:2063:2063) (2070:2070:2070))
        (PORT sload (2063:2063:2063) (2070:2070:2070))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2064:2064:2064) (2070:2070:2070))
        (PORT sload (2064:2064:2064) (2070:2070:2070))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2063:2063:2063) (2070:2070:2070))
        (PORT sload (2063:2063:2063) (2070:2070:2070))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2064:2064:2064) (2070:2070:2070))
        (PORT sload (2064:2064:2064) (2070:2070:2070))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2063:2063:2063) (2070:2070:2070))
        (PORT sload (2063:2063:2063) (2070:2070:2070))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (269:269:269) (319:319:319))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2052:2052:2052))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (265:265:265) (315:315:315))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2052:2052:2052))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (286:286:286) (342:342:342))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2052:2052:2052))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (296:296:296) (350:350:350))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2052:2052:2052))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (305:305:305) (360:360:360))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2052:2052:2052))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (251:251:251) (304:304:304))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (286:286:286) (340:340:340))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2052:2052:2052))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT asdata (408:408:408) (367:367:367))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (298:298:298) (353:353:353))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2052:2052:2052))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2052:2052:2052))
        (PORT asdata (549:549:549) (495:495:495))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2052:2052:2052))
        (PORT asdata (412:412:412) (371:371:371))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (162:162:162) (195:195:195))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2052:2052:2052))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (301:301:301) (352:352:352))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2052:2052:2052))
        (PORT asdata (431:431:431) (392:392:392))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (159:159:159) (194:194:194))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2052:2052:2052))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (301:301:301) (349:349:349))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2048:2048:2048))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (1005:1005:1005) (1030:1030:1030))
        (PORT datain[1] (994:994:994) (1029:1029:1029))
        (PORT datain[2] (1114:1114:1114) (1083:1083:1083))
        (PORT datain[3] (1010:1010:1010) (1036:1036:1036))
        (PORT datain[4] (1012:1012:1012) (1038:1038:1038))
        (PORT datain[5] (1003:1003:1003) (1038:1038:1038))
        (PORT datain[6] (1009:1009:1009) (1036:1036:1036))
        (PORT datain[7] (1025:1025:1025) (1052:1052:1052))
        (PORT datain[8] (1100:1100:1100) (1078:1078:1078))
        (PORT datain[9] (988:988:988) (1021:1021:1021))
        (PORT datain[10] (1112:1112:1112) (1080:1080:1080))
        (PORT datain[11] (1009:1009:1009) (1035:1035:1035))
        (PORT datain[12] (1014:1014:1014) (1040:1040:1040))
        (PORT datain[13] (1107:1107:1107) (1086:1086:1086))
        (PORT datain[14] (1109:1109:1109) (1076:1076:1076))
        (PORT datain[15] (1161:1161:1161) (1144:1144:1144))
        (PORT datain[16] (1005:1005:1005) (1044:1044:1044))
        (PORT datain[17] (1161:1161:1161) (1144:1144:1144))
        (PORT clk (2064:2064:2064) (2070:2070:2070))
        (PORT sload (2064:2064:2064) (2070:2070:2070))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2063:2063:2063) (2070:2070:2070))
        (PORT sload (2063:2063:2063) (2070:2070:2070))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2064:2064:2064) (2070:2070:2070))
        (PORT sload (2064:2064:2064) (2070:2070:2070))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2063:2063:2063) (2070:2070:2070))
        (PORT sload (2063:2063:2063) (2070:2070:2070))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2064:2064:2064) (2070:2070:2070))
        (PORT sload (2064:2064:2064) (2070:2070:2070))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2063:2063:2063) (2070:2070:2070))
        (PORT sload (2063:2063:2063) (2070:2070:2070))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2064:2064:2064) (2070:2070:2070))
        (PORT sload (2064:2064:2064) (2070:2070:2070))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2063:2063:2063) (2070:2070:2070))
        (PORT sload (2063:2063:2063) (2070:2070:2070))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2039:2039:2039))
        (PORT asdata (709:709:709) (641:641:641))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (413:413:413) (474:474:474))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2039:2039:2039))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (433:433:433) (492:492:492))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2039:2039:2039))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2039:2039:2039))
        (PORT asdata (693:693:693) (627:627:627))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2039:2039:2039))
        (PORT asdata (842:842:842) (767:767:767))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2039:2039:2039))
        (PORT asdata (692:692:692) (625:625:625))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2039:2039:2039))
        (PORT asdata (836:836:836) (761:761:761))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2039:2039:2039))
        (PORT asdata (710:710:710) (645:645:645))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (404:404:404) (464:464:464))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2039:2039:2039))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (402:402:402) (463:463:463))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2039:2039:2039))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2039:2039:2039))
        (PORT asdata (870:870:870) (822:822:822))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (559:559:559) (601:601:601))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2039:2039:2039))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (575:575:575) (623:623:623))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2039:2039:2039))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (551:551:551) (593:593:593))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2039:2039:2039))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2039:2039:2039))
        (PORT asdata (839:839:839) (782:782:782))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2039:2039:2039))
        (PORT asdata (878:878:878) (828:828:828))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (710:710:710) (711:711:711))
        (PORT datain[1] (712:712:712) (714:714:714))
        (PORT datain[2] (701:701:701) (701:701:701))
        (PORT datain[3] (710:710:710) (711:711:711))
        (PORT datain[4] (708:708:708) (708:708:708))
        (PORT datain[5] (833:833:833) (850:850:850))
        (PORT datain[6] (808:808:808) (829:829:829))
        (PORT datain[7] (703:703:703) (704:704:704))
        (PORT datain[8] (718:718:718) (719:719:719))
        (PORT datain[9] (712:712:712) (714:714:714))
        (PORT datain[10] (716:716:716) (717:717:717))
        (PORT datain[11] (718:718:718) (718:718:718))
        (PORT datain[12] (710:710:710) (711:711:711))
        (PORT datain[13] (712:712:712) (713:713:713))
        (PORT datain[14] (708:708:708) (709:709:709))
        (PORT datain[15] (729:729:729) (732:732:732))
        (PORT datain[16] (724:724:724) (726:726:726))
        (PORT datain[17] (729:729:729) (732:732:732))
        (PORT clk (2055:2055:2055) (2060:2060:2060))
        (PORT sload (2055:2055:2055) (2060:2060:2060))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2054:2054:2054) (2060:2060:2060))
        (PORT sload (2054:2054:2054) (2060:2060:2060))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2055:2055:2055) (2060:2060:2060))
        (PORT sload (2055:2055:2055) (2060:2060:2060))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2054:2054:2054) (2060:2060:2060))
        (PORT sload (2054:2054:2054) (2060:2060:2060))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2055:2055:2055) (2060:2060:2060))
        (PORT sload (2055:2055:2055) (2060:2060:2060))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2054:2054:2054) (2060:2060:2060))
        (PORT sload (2054:2054:2054) (2060:2060:2060))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2055:2055:2055) (2060:2060:2060))
        (PORT sload (2055:2055:2055) (2060:2060:2060))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2054:2054:2054) (2060:2060:2060))
        (PORT sload (2054:2054:2054) (2060:2060:2060))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2039:2039:2039))
        (PORT asdata (401:401:401) (366:366:366))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (264:264:264) (284:284:284))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1970:1970:1970))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (280:280:280) (305:305:305))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1970:1970:1970))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (138:138:138) (172:172:172))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2039:2039:2039))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (163:163:163) (196:196:196))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2039:2039:2039))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (267:267:267) (290:290:290))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1970:1970:1970))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (157:157:157) (189:189:189))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2039:2039:2039))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1970:1970:1970))
        (PORT asdata (481:481:481) (467:467:467))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (284:284:284) (310:310:310))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1970:1970:1970))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1970:1970:1970))
        (PORT asdata (497:497:497) (488:488:488))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1970:1970:1970))
        (PORT asdata (344:344:344) (338:338:338))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (141:141:141) (156:156:156))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1970:1970:1970))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (161:161:161) (177:177:177))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1970:1970:1970))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1970:1970:1970))
        (PORT asdata (363:363:363) (353:353:353))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (143:143:143) (159:159:159))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1970:1970:1970))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1970:1970:1970))
        (PORT asdata (347:347:347) (336:336:336))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (1093:1093:1093) (1067:1067:1067))
        (PORT datain[1] (948:948:948) (1012:1012:1012))
        (PORT datain[2] (925:925:925) (997:997:997))
        (PORT datain[3] (1131:1131:1131) (1130:1130:1130))
        (PORT datain[4] (1026:1026:1026) (1053:1053:1053))
        (PORT datain[5] (926:926:926) (994:994:994))
        (PORT datain[6] (995:995:995) (1029:1029:1029))
        (PORT datain[7] (1038:1038:1038) (1054:1054:1054))
        (PORT datain[8] (931:931:931) (1004:1004:1004))
        (PORT datain[9] (1028:1028:1028) (1048:1048:1048))
        (PORT datain[10] (1029:1029:1029) (1042:1042:1042))
        (PORT datain[11] (955:955:955) (1021:1021:1021))
        (PORT datain[12] (922:922:922) (990:990:990))
        (PORT datain[13] (951:951:951) (1016:1016:1016))
        (PORT datain[14] (1030:1030:1030) (1042:1042:1042))
        (PORT datain[15] (943:943:943) (1020:1020:1020))
        (PORT datain[16] (929:929:929) (1003:1003:1003))
        (PORT datain[17] (943:943:943) (1020:1020:1020))
        (PORT clk (2055:2055:2055) (2060:2060:2060))
        (PORT sload (2055:2055:2055) (2060:2060:2060))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2054:2054:2054) (2060:2060:2060))
        (PORT sload (2054:2054:2054) (2060:2060:2060))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2055:2055:2055) (2060:2060:2060))
        (PORT sload (2055:2055:2055) (2060:2060:2060))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2054:2054:2054) (2060:2060:2060))
        (PORT sload (2054:2054:2054) (2060:2060:2060))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2055:2055:2055) (2060:2060:2060))
        (PORT sload (2055:2055:2055) (2060:2060:2060))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2054:2054:2054) (2060:2060:2060))
        (PORT sload (2054:2054:2054) (2060:2060:2060))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2055:2055:2055) (2060:2060:2060))
        (PORT sload (2055:2055:2055) (2060:2060:2060))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2054:2054:2054) (2060:2060:2060))
        (PORT sload (2054:2054:2054) (2060:2060:2060))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2027:2027:2027))
        (PORT asdata (710:710:710) (641:641:641))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (402:402:402) (463:463:463))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2027:2027:2027))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (438:438:438) (497:497:497))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2027:2027:2027))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (545:545:545) (562:562:562))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1958:1958:1958))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2027:2027:2027))
        (PORT asdata (848:848:848) (779:779:779))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (540:540:540) (579:579:579))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1958:1958:1958))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (408:408:408) (468:468:468))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2027:2027:2027))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2027:2027:2027))
        (PORT asdata (710:710:710) (650:650:650))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (546:546:546) (583:583:583))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1958:1958:1958))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (415:415:415) (476:476:476))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2027:2027:2027))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (558:558:558) (601:601:601))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2027:2027:2027))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (540:540:540) (579:579:579))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2027:2027:2027))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (427:427:427) (441:441:441))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1958:1958:1958))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (536:536:536) (576:576:576))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2027:2027:2027))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2027:2027:2027))
        (PORT asdata (827:827:827) (780:780:780))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2027:2027:2027))
        (PORT asdata (875:875:875) (829:829:829))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (733:733:733) (724:724:724))
        (PORT datain[1] (833:833:833) (850:850:850))
        (PORT datain[2] (701:701:701) (701:701:701))
        (PORT datain[3] (676:676:676) (680:680:680))
        (PORT datain[4] (710:710:710) (711:711:711))
        (PORT datain[5] (671:671:671) (674:674:674))
        (PORT datain[6] (710:710:710) (711:711:711))
        (PORT datain[7] (712:712:712) (714:714:714))
        (PORT datain[8] (669:669:669) (671:671:671))
        (PORT datain[9] (712:712:712) (713:713:713))
        (PORT datain[10] (708:708:708) (709:709:709))
        (PORT datain[11] (703:703:703) (704:704:704))
        (PORT datain[12] (670:670:670) (673:673:673))
        (PORT datain[13] (711:711:711) (711:711:711))
        (PORT datain[14] (706:706:706) (705:705:705))
        (PORT datain[15] (724:724:724) (727:727:727))
        (PORT datain[16] (711:711:711) (714:714:714))
        (PORT datain[17] (724:724:724) (727:727:727))
        (PORT clk (2041:2041:2041) (2046:2046:2046))
        (PORT sload (2041:2041:2041) (2046:2046:2046))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2040:2040:2040) (2046:2046:2046))
        (PORT sload (2040:2040:2040) (2046:2046:2046))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2041:2041:2041) (2046:2046:2046))
        (PORT sload (2041:2041:2041) (2046:2046:2046))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2040:2040:2040) (2046:2046:2046))
        (PORT sload (2040:2040:2040) (2046:2046:2046))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2041:2041:2041) (2046:2046:2046))
        (PORT sload (2041:2041:2041) (2046:2046:2046))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2040:2040:2040) (2046:2046:2046))
        (PORT sload (2040:2040:2040) (2046:2046:2046))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2041:2041:2041) (2046:2046:2046))
        (PORT sload (2041:2041:2041) (2046:2046:2046))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2040:2040:2040) (2046:2046:2046))
        (PORT sload (2040:2040:2040) (2046:2046:2046))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (267:267:267) (291:291:291))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1958:1958:1958))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (263:263:263) (284:284:284))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1958:1958:1958))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (314:314:314) (337:337:337))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1958:1958:1958))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (287:287:287) (313:313:313))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1958:1958:1958))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (285:285:285) (310:310:310))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1958:1958:1958))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (278:278:278) (299:299:299))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1958:1958:1958))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (291:291:291) (315:315:315))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1958:1958:1958))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1958:1958:1958))
        (PORT asdata (492:492:492) (474:474:474))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1958:1958:1958))
        (PORT asdata (499:499:499) (483:483:483))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1958:1958:1958))
        (PORT asdata (472:472:472) (454:454:454))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1958:1958:1958))
        (PORT asdata (367:367:367) (365:365:365))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (161:161:161) (174:174:174))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1958:1958:1958))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (146:146:146) (161:161:161))
        (IOPATH dataf combout (70:70:70) (67:67:67))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1958:1958:1958))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1958:1958:1958))
        (PORT asdata (369:369:369) (359:359:359))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (141:141:141) (158:158:158))
        (IOPATH dataf combout (72:72:72) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1958:1958:1958))
        (PORT d (66:66:66) (77:77:77))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1958:1958:1958))
        (PORT asdata (363:363:363) (358:358:358))
        (IOPATH (posedge clk) q (37:37:37) (37:37:37))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (60:60:60))
      (HOLD asdata (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (1128:1128:1128) (1104:1104:1104))
        (PORT datain[1] (1151:1151:1151) (1130:1130:1130))
        (PORT datain[2] (982:982:982) (1011:1011:1011))
        (PORT datain[3] (1096:1096:1096) (1063:1063:1063))
        (PORT datain[4] (1099:1099:1099) (1065:1065:1065))
        (PORT datain[5] (1002:1002:1002) (1026:1026:1026))
        (PORT datain[6] (1002:1002:1002) (1026:1026:1026))
        (PORT datain[7] (1105:1105:1105) (1071:1071:1071))
        (PORT datain[8] (1004:1004:1004) (1028:1028:1028))
        (PORT datain[9] (1004:1004:1004) (1027:1027:1027))
        (PORT datain[10] (1160:1160:1160) (1145:1145:1145))
        (PORT datain[11] (1002:1002:1002) (1026:1026:1026))
        (PORT datain[12] (975:975:975) (1003:1003:1003))
        (PORT datain[13] (1009:1009:1009) (1033:1033:1033))
        (PORT datain[14] (991:991:991) (1013:1013:1013))
        (PORT datain[15] (1166:1166:1166) (1146:1146:1146))
        (PORT datain[16] (1092:1092:1092) (1057:1057:1057))
        (PORT datain[17] (1166:1166:1166) (1146:1146:1146))
        (PORT clk (2041:2041:2041) (2046:2046:2046))
        (PORT sload (2041:2041:2041) (2046:2046:2046))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2040:2040:2040) (2046:2046:2046))
        (PORT sload (2040:2040:2040) (2046:2046:2046))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2041:2041:2041) (2046:2046:2046))
        (PORT sload (2041:2041:2041) (2046:2046:2046))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2040:2040:2040) (2046:2046:2046))
        (PORT sload (2040:2040:2040) (2046:2046:2046))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2041:2041:2041) (2046:2046:2046))
        (PORT sload (2041:2041:2041) (2046:2046:2046))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2040:2040:2040) (2046:2046:2046))
        (PORT sload (2040:2040:2040) (2046:2046:2046))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2041:2041:2041) (2046:2046:2046))
        (PORT sload (2041:2041:2041) (2046:2046:2046))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2040:2040:2040) (2046:2046:2046))
        (PORT sload (2040:2040:2040) (2046:2046:2046))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2023:2023:2023))
        (PORT asdata (722:722:722) (653:653:653))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (419:419:419) (481:481:481))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2023:2023:2023))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (448:448:448) (508:508:508))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2023:2023:2023))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (431:431:431) (492:492:492))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2023:2023:2023))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2023:2023:2023))
        (PORT asdata (839:839:839) (756:756:756))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2023:2023:2023))
        (PORT asdata (709:709:709) (646:646:646))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (429:429:429) (488:488:488))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2023:2023:2023))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2023:2023:2023))
        (PORT asdata (722:722:722) (662:662:662))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (408:408:408) (469:469:469))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2023:2023:2023))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (431:431:431) (492:492:492))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2023:2023:2023))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (580:580:580) (659:659:659))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2023:2023:2023))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (584:584:584) (664:664:664))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2023:2023:2023))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (587:587:587) (663:663:663))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2023:2023:2023))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (580:580:580) (646:646:646))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2023:2023:2023))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2023:2023:2023))
        (PORT asdata (881:881:881) (797:797:797))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2023:2023:2023))
        (PORT asdata (918:918:918) (833:833:833))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (710:710:710) (712:712:712))
        (PORT datain[1] (712:712:712) (714:714:714))
        (PORT datain[2] (700:700:700) (699:699:699))
        (PORT datain[3] (721:721:721) (721:721:721))
        (PORT datain[4] (708:708:708) (708:708:708))
        (PORT datain[5] (714:714:714) (716:716:716))
        (PORT datain[6] (709:709:709) (710:710:710))
        (PORT datain[7] (712:712:712) (714:714:714))
        (PORT datain[8] (704:704:704) (704:704:704))
        (PORT datain[9] (714:714:714) (716:716:716))
        (PORT datain[10] (869:869:869) (866:866:866))
        (PORT datain[11] (704:704:704) (705:705:705))
        (PORT datain[12] (861:861:861) (856:856:856))
        (PORT datain[13] (865:865:865) (862:862:862))
        (PORT datain[14] (708:708:708) (709:709:709))
        (PORT datain[15] (726:726:726) (728:728:728))
        (PORT datain[16] (846:846:846) (845:845:845))
        (PORT datain[17] (726:726:726) (728:728:728))
        (PORT clk (2044:2044:2044) (2049:2049:2049))
        (PORT sload (2044:2044:2044) (2049:2049:2049))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2043:2043:2043) (2049:2049:2049))
        (PORT sload (2043:2043:2043) (2049:2049:2049))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2044:2044:2044) (2049:2049:2049))
        (PORT sload (2044:2044:2044) (2049:2049:2049))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2043:2043:2043) (2049:2049:2049))
        (PORT sload (2043:2043:2043) (2049:2049:2049))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2044:2044:2044) (2049:2049:2049))
        (PORT sload (2044:2044:2044) (2049:2049:2049))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2043:2043:2043) (2049:2049:2049))
        (PORT sload (2043:2043:2043) (2049:2049:2049))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2044:2044:2044) (2049:2049:2049))
        (PORT sload (2044:2044:2044) (2049:2049:2049))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2043:2043:2043) (2049:2049:2049))
        (PORT sload (2043:2043:2043) (2049:2049:2049))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (566:566:566) (641:641:641))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2030:2030:2030))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (546:546:546) (613:613:613))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2030:2030:2030))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (432:432:432) (491:491:491))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2026:2026:2026))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (560:560:560) (625:625:625))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2030:2030:2030))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (549:549:549) (615:615:615))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2030:2030:2030))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2026:2026:2026))
        (PORT asdata (701:701:701) (636:636:636))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2030:2030:2030))
        (PORT asdata (846:846:846) (775:775:775))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2030:2030:2030))
        (PORT asdata (866:866:866) (798:798:798))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (402:402:402) (462:462:462))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2026:2026:2026))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (543:543:543) (612:612:612))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2030:2030:2030))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2030:2030:2030))
        (PORT asdata (758:758:758) (683:683:683))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (595:595:595) (673:673:673))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2026:2026:2026))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (434:434:434) (506:506:506))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2030:2030:2030))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2030:2030:2030))
        (PORT asdata (729:729:729) (665:665:665))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (505:505:505) (583:583:583))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2030:2030:2030))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (449:449:449) (518:518:518))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2030:2030:2030))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (706:706:706) (705:705:705))
        (PORT datain[1] (700:700:700) (700:700:700))
        (PORT datain[2] (701:701:701) (701:701:701))
        (PORT datain[3] (695:695:695) (694:694:694))
        (PORT datain[4] (699:699:699) (699:699:699))
        (PORT datain[5] (703:703:703) (704:704:704))
        (PORT datain[6] (696:696:696) (696:696:696))
        (PORT datain[7] (701:701:701) (701:701:701))
        (PORT datain[8] (704:704:704) (704:704:704))
        (PORT datain[9] (706:706:706) (706:706:706))
        (PORT datain[10] (706:706:706) (706:706:706))
        (PORT datain[11] (706:706:706) (708:708:708))
        (PORT datain[12] (700:700:700) (699:699:699))
        (PORT datain[13] (696:696:696) (696:696:696))
        (PORT datain[14] (706:706:706) (705:705:705))
        (PORT datain[15] (718:718:718) (722:722:722))
        (PORT datain[16] (816:816:816) (807:807:807))
        (PORT datain[17] (718:718:718) (722:722:722))
        (PORT clk (2044:2044:2044) (2049:2049:2049))
        (PORT sload (2044:2044:2044) (2049:2049:2049))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2043:2043:2043) (2049:2049:2049))
        (PORT sload (2043:2043:2043) (2049:2049:2049))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2044:2044:2044) (2049:2049:2049))
        (PORT sload (2044:2044:2044) (2049:2049:2049))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2043:2043:2043) (2049:2049:2049))
        (PORT sload (2043:2043:2043) (2049:2049:2049))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2044:2044:2044) (2049:2049:2049))
        (PORT sload (2044:2044:2044) (2049:2049:2049))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2043:2043:2043) (2049:2049:2049))
        (PORT sload (2043:2043:2043) (2049:2049:2049))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2044:2044:2044) (2049:2049:2049))
        (PORT sload (2044:2044:2044) (2049:2049:2049))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2043:2043:2043) (2049:2049:2049))
        (PORT sload (2043:2043:2043) (2049:2049:2049))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2026:2026:2026))
        (PORT asdata (403:403:403) (363:363:363))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (131:131:131) (166:166:166))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2026:2026:2026))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (147:147:147) (181:181:181))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2026:2026:2026))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (148:148:148) (181:181:181))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2026:2026:2026))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (156:156:156) (190:190:190))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2026:2026:2026))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (249:249:249) (302:302:302))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2026:2026:2026))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (150:150:150) (183:183:183))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2026:2026:2026))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2026:2026:2026))
        (PORT asdata (412:412:412) (372:372:372))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2026:2026:2026))
        (PORT asdata (401:401:401) (361:361:361))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (153:153:153) (188:188:188))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2026:2026:2026))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (303:303:303) (352:352:352))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2026:2026:2026))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2026:2026:2026))
        (PORT asdata (626:626:626) (571:571:571))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (316:316:316) (366:366:366))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2026:2026:2026))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (291:291:291) (340:340:340))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2026:2026:2026))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2026:2026:2026))
        (PORT asdata (578:578:578) (526:526:526))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2026:2026:2026))
        (PORT asdata (603:603:603) (548:548:548))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (995:995:995) (1029:1029:1029))
        (PORT datain[1] (992:992:992) (1025:1025:1025))
        (PORT datain[2] (1130:1130:1130) (1131:1131:1131))
        (PORT datain[3] (1131:1131:1131) (1127:1127:1127))
        (PORT datain[4] (1131:1131:1131) (1130:1130:1130))
        (PORT datain[5] (1092:1092:1092) (1098:1098:1098))
        (PORT datain[6] (1117:1117:1117) (1114:1114:1114))
        (PORT datain[7] (1021:1021:1021) (1047:1047:1047))
        (PORT datain[8] (1112:1112:1112) (1109:1109:1109))
        (PORT datain[9] (1018:1018:1018) (1044:1044:1044))
        (PORT datain[10] (1016:1016:1016) (1042:1042:1042))
        (PORT datain[11] (1132:1132:1132) (1132:1132:1132))
        (PORT datain[12] (1012:1012:1012) (1038:1038:1038))
        (PORT datain[13] (1122:1122:1122) (1119:1119:1119))
        (PORT datain[14] (995:995:995) (1029:1029:1029))
        (PORT datain[15] (1122:1122:1122) (1129:1129:1129))
        (PORT datain[16] (1010:1010:1010) (1049:1049:1049))
        (PORT datain[17] (1122:1122:1122) (1129:1129:1129))
        (PORT clk (2048:2048:2048) (2053:2053:2053))
        (PORT sload (2048:2048:2048) (2053:2053:2053))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2047:2047:2047) (2053:2053:2053))
        (PORT sload (2047:2047:2047) (2053:2053:2053))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2048:2048:2048) (2053:2053:2053))
        (PORT sload (2048:2048:2048) (2053:2053:2053))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2047:2047:2047) (2053:2053:2053))
        (PORT sload (2047:2047:2047) (2053:2053:2053))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2048:2048:2048) (2053:2053:2053))
        (PORT sload (2048:2048:2048) (2053:2053:2053))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2047:2047:2047) (2053:2053:2053))
        (PORT sload (2047:2047:2047) (2053:2053:2053))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2048:2048:2048) (2053:2053:2053))
        (PORT sload (2048:2048:2048) (2053:2053:2053))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2047:2047:2047) (2053:2053:2053))
        (PORT sload (2047:2047:2047) (2053:2053:2053))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (554:554:554) (630:630:630))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2033:2033:2033))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (542:542:542) (609:609:609))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2033:2033:2033))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (546:546:546) (612:612:612))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2033:2033:2033))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (552:552:552) (619:619:619))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2033:2033:2033))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (558:558:558) (623:623:623))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2033:2033:2033))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (537:537:537) (608:608:608))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2033:2033:2033))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2033:2033:2033))
        (PORT asdata (847:847:847) (773:773:773))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2033:2033:2033))
        (PORT asdata (852:852:852) (781:781:781))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (534:534:534) (601:601:601))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2033:2033:2033))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (561:561:561) (626:626:626))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2033:2033:2033))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2033:2033:2033))
        (PORT asdata (731:731:731) (667:667:667))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2033:2033:2033))
        (PORT asdata (711:711:711) (651:651:651))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (417:417:417) (483:483:483))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2033:2033:2033))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2033:2033:2033))
        (PORT asdata (696:696:696) (638:638:638))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (498:498:498) (571:571:571))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2033:2033:2033))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2033:2033:2033))
        (PORT asdata (820:820:820) (748:748:748))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (700:700:700) (699:699:699))
        (PORT datain[1] (701:701:701) (701:701:701))
        (PORT datain[2] (697:697:697) (696:696:696))
        (PORT datain[3] (700:700:700) (700:700:700))
        (PORT datain[4] (831:831:831) (821:821:821))
        (PORT datain[5] (703:703:703) (703:703:703))
        (PORT datain[6] (701:701:701) (701:701:701))
        (PORT datain[7] (695:695:695) (694:694:694))
        (PORT datain[8] (693:693:693) (693:693:693))
        (PORT datain[9] (702:702:702) (701:701:701))
        (PORT datain[10] (836:836:836) (827:827:827))
        (PORT datain[11] (694:694:694) (692:692:692))
        (PORT datain[12] (699:699:699) (699:699:699))
        (PORT datain[13] (829:829:829) (818:818:818))
        (PORT datain[14] (828:828:828) (818:818:818))
        (PORT datain[15] (710:710:710) (711:711:711))
        (PORT datain[16] (800:800:800) (796:796:796))
        (PORT datain[17] (710:710:710) (711:711:711))
        (PORT clk (2048:2048:2048) (2053:2053:2053))
        (PORT sload (2048:2048:2048) (2053:2053:2053))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2047:2047:2047) (2053:2053:2053))
        (PORT sload (2047:2047:2047) (2053:2053:2053))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2048:2048:2048) (2053:2053:2053))
        (PORT sload (2048:2048:2048) (2053:2053:2053))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2047:2047:2047) (2053:2053:2053))
        (PORT sload (2047:2047:2047) (2053:2053:2053))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2048:2048:2048) (2053:2053:2053))
        (PORT sload (2048:2048:2048) (2053:2053:2053))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2047:2047:2047) (2053:2053:2053))
        (PORT sload (2047:2047:2047) (2053:2053:2053))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2048:2048:2048) (2053:2053:2053))
        (PORT sload (2048:2048:2048) (2053:2053:2053))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2047:2047:2047) (2053:2053:2053))
        (PORT sload (2047:2047:2047) (2053:2053:2053))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2029:2029:2029))
        (PORT asdata (397:397:397) (356:356:356))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (133:133:133) (167:167:167))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2029:2029:2029))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (160:160:160) (194:194:194))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2029:2029:2029))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (135:135:135) (169:169:169))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2029:2029:2029))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (294:294:294) (348:348:348))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2033:2033:2033))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2029:2029:2029))
        (PORT asdata (410:410:410) (374:374:374))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (284:284:284) (340:340:340))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2033:2033:2033))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2029:2029:2029))
        (PORT asdata (412:412:412) (372:372:372))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2033:2033:2033))
        (PORT asdata (571:571:571) (510:510:510))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (157:157:157) (191:191:191))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2029:2029:2029))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (322:322:322) (370:370:370))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2029:2029:2029))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (313:313:313) (369:369:369))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2029:2029:2029))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (313:313:313) (360:360:360))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2029:2029:2029))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2033:2033:2033))
        (PORT asdata (417:417:417) (383:383:383))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2029:2029:2029))
        (PORT asdata (577:577:577) (521:521:521))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (289:289:289) (338:338:338))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2029:2029:2029))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (1392:1392:1392) (1376:1376:1376))
        (PORT datain[1] (1414:1414:1414) (1381:1381:1381))
        (PORT datain[2] (1369:1369:1369) (1349:1349:1349))
        (PORT datain[3] (1383:1383:1383) (1361:1361:1361))
        (PORT datain[4] (1407:1407:1407) (1387:1387:1387))
        (PORT datain[5] (1401:1401:1401) (1409:1409:1409))
        (PORT datain[6] (1405:1405:1405) (1412:1412:1412))
        (PORT datain[7] (1388:1388:1388) (1373:1373:1373))
        (PORT datain[8] (1406:1406:1406) (1395:1395:1395))
        (PORT datain[9] (1373:1373:1373) (1362:1362:1362))
        (PORT datain[10] (1395:1395:1395) (1377:1377:1377))
        (PORT datain[11] (1409:1409:1409) (1394:1394:1394))
        (PORT datain[12] (1314:1314:1314) (1282:1282:1282))
        (PORT datain[13] (1422:1422:1422) (1377:1377:1377))
        (PORT datain[14] (1384:1384:1384) (1367:1367:1367))
        (PORT datain[15] (1378:1378:1378) (1388:1388:1388))
        (PORT datain[16] (1511:1511:1511) (1467:1467:1467))
        (PORT datain[17] (1378:1378:1378) (1388:1388:1388))
        (PORT clk (2053:2053:2053) (2058:2058:2058))
        (PORT sload (2053:2053:2053) (2058:2058:2058))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2052:2052:2052) (2058:2058:2058))
        (PORT sload (2052:2052:2052) (2058:2058:2058))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2053:2053:2053) (2058:2058:2058))
        (PORT sload (2053:2053:2053) (2058:2058:2058))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2052:2052:2052) (2058:2058:2058))
        (PORT sload (2052:2052:2052) (2058:2058:2058))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2053:2053:2053) (2058:2058:2058))
        (PORT sload (2053:2053:2053) (2058:2058:2058))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2052:2052:2052) (2058:2058:2058))
        (PORT sload (2052:2052:2052) (2058:2058:2058))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2053:2053:2053) (2058:2058:2058))
        (PORT sload (2053:2053:2053) (2058:2058:2058))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2052:2052:2052) (2058:2058:2058))
        (PORT sload (2052:2052:2052) (2058:2058:2058))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2034:2034:2034))
        (PORT asdata (399:399:399) (360:360:360))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (139:139:139) (172:172:172))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2034:2034:2034))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (147:147:147) (181:181:181))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2034:2034:2034))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (146:146:146) (179:179:179))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2034:2034:2034))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (159:159:159) (192:192:192))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2034:2034:2034))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2034:2034:2034))
        (PORT asdata (390:390:390) (349:349:349))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (153:153:153) (185:185:185))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2034:2034:2034))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2034:2034:2034))
        (PORT asdata (413:413:413) (378:378:378))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2034:2034:2034))
        (PORT asdata (405:405:405) (366:366:366))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (142:142:142) (176:176:176))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2034:2034:2034))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (304:304:304) (354:354:354))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2034:2034:2034))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (311:311:311) (368:368:368))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2034:2034:2034))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (319:319:319) (369:369:369))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2034:2034:2034))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (288:288:288) (338:338:338))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2034:2034:2034))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2034:2034:2034))
        (PORT asdata (595:595:595) (545:545:545))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2034:2034:2034))
        (PORT asdata (589:589:589) (533:533:533))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (1021:1021:1021) (1046:1046:1046))
        (PORT datain[1] (1025:1025:1025) (1052:1052:1052))
        (PORT datain[2] (1161:1161:1161) (1139:1139:1139))
        (PORT datain[3] (1026:1026:1026) (1052:1052:1052))
        (PORT datain[4] (1016:1016:1016) (1042:1042:1042))
        (PORT datain[5] (993:993:993) (1026:1026:1026))
        (PORT datain[6] (1167:1167:1167) (1143:1143:1143))
        (PORT datain[7] (1136:1136:1136) (1119:1119:1119))
        (PORT datain[8] (1159:1159:1159) (1137:1137:1137))
        (PORT datain[9] (1166:1166:1166) (1141:1141:1141))
        (PORT datain[10] (999:999:999) (1033:1033:1033))
        (PORT datain[11] (1160:1160:1160) (1137:1137:1137))
        (PORT datain[12] (995:995:995) (1028:1028:1028))
        (PORT datain[13] (1000:1000:1000) (1035:1035:1035))
        (PORT datain[14] (1167:1167:1167) (1144:1144:1144))
        (PORT datain[15] (1173:1173:1173) (1149:1149:1149))
        (PORT datain[16] (1117:1117:1117) (1085:1085:1085))
        (PORT datain[17] (1173:1173:1173) (1149:1149:1149))
        (PORT clk (2053:2053:2053) (2058:2058:2058))
        (PORT sload (2053:2053:2053) (2058:2058:2058))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2052:2052:2052) (2058:2058:2058))
        (PORT sload (2052:2052:2052) (2058:2058:2058))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2053:2053:2053) (2058:2058:2058))
        (PORT sload (2053:2053:2053) (2058:2058:2058))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2052:2052:2052) (2058:2058:2058))
        (PORT sload (2052:2052:2052) (2058:2058:2058))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2053:2053:2053) (2058:2058:2058))
        (PORT sload (2053:2053:2053) (2058:2058:2058))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2052:2052:2052) (2058:2058:2058))
        (PORT sload (2052:2052:2052) (2058:2058:2058))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2053:2053:2053) (2058:2058:2058))
        (PORT sload (2053:2053:2053) (2058:2058:2058))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2052:2052:2052) (2058:2058:2058))
        (PORT sload (2052:2052:2052) (2058:2058:2058))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2034:2034:2034))
        (PORT asdata (712:712:712) (641:641:641))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (413:413:413) (474:474:474))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2034:2034:2034))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (573:573:573) (647:647:647))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2038:2038:2038))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (412:412:412) (472:472:472))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2034:2034:2034))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2034:2034:2034))
        (PORT asdata (824:824:824) (744:744:744))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (558:558:558) (622:622:622))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2038:2038:2038))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (419:419:419) (480:480:480))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2034:2034:2034))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2038:2038:2038))
        (PORT asdata (863:863:863) (789:789:789))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (414:414:414) (473:473:473))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2034:2034:2034))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (416:416:416) (476:476:476))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2034:2034:2034))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (587:587:587) (664:664:664))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2034:2034:2034))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2038:2038:2038))
        (PORT asdata (734:734:734) (666:666:666))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (577:577:577) (655:655:655))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2034:2034:2034))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (555:555:555) (625:625:625))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2034:2034:2034))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2034:2034:2034))
        (PORT asdata (870:870:870) (783:783:783))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2034:2034:2034))
        (PORT asdata (912:912:912) (827:827:827))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (712:712:712) (714:714:714))
        (PORT datain[1] (712:712:712) (714:714:714))
        (PORT datain[2] (693:693:693) (692:692:692))
        (PORT datain[3] (714:714:714) (716:716:716))
        (PORT datain[4] (704:704:704) (704:704:704))
        (PORT datain[5] (695:695:695) (694:694:694))
        (PORT datain[6] (704:704:704) (704:704:704))
        (PORT datain[7] (825:825:825) (814:814:814))
        (PORT datain[8] (701:701:701) (702:702:702))
        (PORT datain[9] (704:704:704) (705:705:705))
        (PORT datain[10] (709:709:709) (710:710:710))
        (PORT datain[11] (695:695:695) (695:695:695))
        (PORT datain[12] (704:704:704) (703:703:703))
        (PORT datain[13] (705:705:705) (706:706:706))
        (PORT datain[14] (869:869:869) (866:866:866))
        (PORT datain[15] (721:721:721) (725:725:725))
        (PORT datain[16] (847:847:847) (847:847:847))
        (PORT datain[17] (721:721:721) (725:725:725))
        (PORT clk (2052:2052:2052) (2057:2057:2057))
        (PORT sload (2052:2052:2052) (2057:2057:2057))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2051:2051:2051) (2057:2057:2057))
        (PORT sload (2051:2051:2051) (2057:2057:2057))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2052:2052:2052) (2057:2057:2057))
        (PORT sload (2052:2052:2052) (2057:2057:2057))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2051:2051:2051) (2057:2057:2057))
        (PORT sload (2051:2051:2051) (2057:2057:2057))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2052:2052:2052) (2057:2057:2057))
        (PORT sload (2052:2052:2052) (2057:2057:2057))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2051:2051:2051) (2057:2057:2057))
        (PORT sload (2051:2051:2051) (2057:2057:2057))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2052:2052:2052) (2057:2057:2057))
        (PORT sload (2052:2052:2052) (2057:2057:2057))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2051:2051:2051) (2057:2057:2057))
        (PORT sload (2051:2051:2051) (2057:2057:2057))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (293:293:293) (342:342:342))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2038:2038:2038))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (267:267:267) (319:319:319))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2038:2038:2038))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (298:298:298) (353:353:353))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2038:2038:2038))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (297:297:297) (351:351:351))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2038:2038:2038))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (308:308:308) (363:363:363))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2038:2038:2038))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (272:272:272) (321:321:321))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2038:2038:2038))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (291:291:291) (345:345:345))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2038:2038:2038))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2038:2038:2038))
        (PORT asdata (544:544:544) (488:488:488))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (296:296:296) (350:350:350))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2038:2038:2038))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2038:2038:2038))
        (PORT asdata (539:539:539) (480:480:480))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2038:2038:2038))
        (PORT asdata (410:410:410) (374:374:374))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (144:144:144) (180:180:180))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2038:2038:2038))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (151:151:151) (186:186:186))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2038:2038:2038))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2038:2038:2038))
        (PORT asdata (435:435:435) (401:401:401))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (158:158:158) (193:193:193))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2038:2038:2038))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2038:2038:2038))
        (PORT asdata (402:402:402) (360:360:360))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (1096:1096:1096) (1073:1073:1073))
        (PORT datain[1] (1162:1162:1162) (1145:1145:1145))
        (PORT datain[2] (1007:1007:1007) (1034:1034:1034))
        (PORT datain[3] (1011:1011:1011) (1038:1038:1038))
        (PORT datain[4] (1171:1171:1171) (1147:1147:1147))
        (PORT datain[5] (1011:1011:1011) (1038:1038:1038))
        (PORT datain[6] (1181:1181:1181) (1169:1169:1169))
        (PORT datain[7] (1019:1019:1019) (1047:1047:1047))
        (PORT datain[8] (1107:1107:1107) (1074:1074:1074))
        (PORT datain[9] (1028:1028:1028) (1057:1057:1057))
        (PORT datain[10] (1109:1109:1109) (1078:1078:1078))
        (PORT datain[11] (1107:1107:1107) (1076:1076:1076))
        (PORT datain[12] (1005:1005:1005) (1031:1031:1031))
        (PORT datain[13] (997:997:997) (1032:1032:1032))
        (PORT datain[14] (1018:1018:1018) (1046:1046:1046))
        (PORT datain[15] (1131:1131:1131) (1101:1101:1101))
        (PORT datain[16] (1126:1126:1126) (1095:1095:1095))
        (PORT datain[17] (1131:1131:1131) (1101:1101:1101))
        (PORT clk (2052:2052:2052) (2057:2057:2057))
        (PORT sload (2052:2052:2052) (2057:2057:2057))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2051:2051:2051) (2057:2057:2057))
        (PORT sload (2051:2051:2051) (2057:2057:2057))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2052:2052:2052) (2057:2057:2057))
        (PORT sload (2052:2052:2052) (2057:2057:2057))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2051:2051:2051) (2057:2057:2057))
        (PORT sload (2051:2051:2051) (2057:2057:2057))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2052:2052:2052) (2057:2057:2057))
        (PORT sload (2052:2052:2052) (2057:2057:2057))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2051:2051:2051) (2057:2057:2057))
        (PORT sload (2051:2051:2051) (2057:2057:2057))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2052:2052:2052) (2057:2057:2057))
        (PORT sload (2052:2052:2052) (2057:2057:2057))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2051:2051:2051) (2057:2057:2057))
        (PORT sload (2051:2051:2051) (2057:2057:2057))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2030:2030:2030))
        (PORT asdata (863:863:863) (788:788:788))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (415:415:415) (474:474:474))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2026:2026:2026))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (440:440:440) (499:499:499))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2026:2026:2026))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (570:570:570) (634:634:634))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2030:2030:2030))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (565:565:565) (641:641:641))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2030:2030:2030))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2026:2026:2026))
        (PORT asdata (706:706:706) (643:643:643))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (417:417:417) (478:478:478))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2026:2026:2026))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2026:2026:2026))
        (PORT asdata (714:714:714) (650:650:650))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (414:414:414) (473:473:473))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2026:2026:2026))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (432:432:432) (494:494:494))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2026:2026:2026))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2030:2030:2030))
        (PORT asdata (758:758:758) (686:686:686))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (590:590:590) (658:658:658))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2026:2026:2026))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (595:595:595) (675:675:675))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2026:2026:2026))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (570:570:570) (639:639:639))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2026:2026:2026))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2026:2026:2026))
        (PORT asdata (886:886:886) (805:805:805))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2026:2026:2026))
        (PORT asdata (917:917:917) (832:832:832))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (693:693:693) (693:693:693))
        (PORT datain[1] (712:712:712) (714:714:714))
        (PORT datain[2] (710:710:710) (711:711:711))
        (PORT datain[3] (822:822:822) (818:818:818))
        (PORT datain[4] (693:693:693) (693:693:693))
        (PORT datain[5] (705:705:705) (706:706:706))
        (PORT datain[6] (704:704:704) (704:704:704))
        (PORT datain[7] (711:711:711) (711:711:711))
        (PORT datain[8] (710:710:710) (712:712:712))
        (PORT datain[9] (721:721:721) (721:721:721))
        (PORT datain[10] (691:691:691) (690:690:690))
        (PORT datain[11] (875:875:875) (873:873:873))
        (PORT datain[12] (706:706:706) (706:706:706))
        (PORT datain[13] (704:704:704) (705:705:705))
        (PORT datain[14] (704:704:704) (704:704:704))
        (PORT datain[15] (728:728:728) (731:731:731))
        (PORT datain[16] (847:847:847) (847:847:847))
        (PORT datain[17] (728:728:728) (731:731:731))
        (PORT clk (2042:2042:2042) (2048:2048:2048))
        (PORT sload (2042:2042:2042) (2048:2048:2048))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2041:2041:2041) (2048:2048:2048))
        (PORT sload (2041:2041:2041) (2048:2048:2048))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2042:2042:2042) (2048:2048:2048))
        (PORT sload (2042:2042:2042) (2048:2048:2048))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2041:2041:2041) (2048:2048:2048))
        (PORT sload (2041:2041:2041) (2048:2048:2048))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2042:2042:2042) (2048:2048:2048))
        (PORT sload (2042:2042:2042) (2048:2048:2048))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2041:2041:2041) (2048:2048:2048))
        (PORT sload (2041:2041:2041) (2048:2048:2048))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2042:2042:2042) (2048:2048:2048))
        (PORT sload (2042:2042:2042) (2048:2048:2048))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2041:2041:2041) (2048:2048:2048))
        (PORT sload (2041:2041:2041) (2048:2048:2048))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (291:291:291) (340:340:340))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2030:2030:2030))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (273:273:273) (325:325:325))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2030:2030:2030))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (292:292:292) (347:347:347))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2030:2030:2030))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (288:288:288) (344:344:344))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2030:2030:2030))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (299:299:299) (354:354:354))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2030:2030:2030))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (272:272:272) (321:321:321))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2030:2030:2030))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (289:289:289) (343:343:343))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2030:2030:2030))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2030:2030:2030))
        (PORT asdata (568:568:568) (518:518:518))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (292:292:292) (348:348:348))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2030:2030:2030))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2030:2030:2030))
        (PORT asdata (555:555:555) (503:503:503))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2030:2030:2030))
        (PORT asdata (416:416:416) (376:376:376))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (170:170:170) (203:203:203))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2030:2030:2030))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (153:153:153) (187:187:187))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2030:2030:2030))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2030:2030:2030))
        (PORT asdata (436:436:436) (395:395:395))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (155:155:155) (190:190:190))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2030:2030:2030))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2030:2030:2030))
        (PORT asdata (408:408:408) (365:365:365))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (1006:1006:1006) (1032:1032:1032))
        (PORT datain[1] (1009:1009:1009) (1035:1035:1035))
        (PORT datain[2] (1114:1114:1114) (1084:1084:1084))
        (PORT datain[3] (1013:1013:1013) (1039:1039:1039))
        (PORT datain[4] (1172:1172:1172) (1160:1160:1160))
        (PORT datain[5] (1020:1020:1020) (1047:1047:1047))
        (PORT datain[6] (1106:1106:1106) (1074:1074:1074))
        (PORT datain[7] (1104:1104:1104) (1082:1082:1082))
        (PORT datain[8] (1110:1110:1110) (1079:1079:1079))
        (PORT datain[9] (1107:1107:1107) (1074:1074:1074))
        (PORT datain[10] (1129:1129:1129) (1099:1099:1099))
        (PORT datain[11] (1111:1111:1111) (1080:1080:1080))
        (PORT datain[12] (990:990:990) (1025:1025:1025))
        (PORT datain[13] (1014:1014:1014) (1039:1039:1039))
        (PORT datain[14] (997:997:997) (1033:1033:1033))
        (PORT datain[15] (1132:1132:1132) (1102:1102:1102))
        (PORT datain[16] (1126:1126:1126) (1096:1096:1096))
        (PORT datain[17] (1132:1132:1132) (1102:1102:1102))
        (PORT clk (2042:2042:2042) (2048:2048:2048))
        (PORT sload (2042:2042:2042) (2048:2048:2048))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2041:2041:2041) (2048:2048:2048))
        (PORT sload (2041:2041:2041) (2048:2048:2048))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2042:2042:2042) (2048:2048:2048))
        (PORT sload (2042:2042:2042) (2048:2048:2048))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2041:2041:2041) (2048:2048:2048))
        (PORT sload (2041:2041:2041) (2048:2048:2048))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2042:2042:2042) (2048:2048:2048))
        (PORT sload (2042:2042:2042) (2048:2048:2048))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2041:2041:2041) (2048:2048:2048))
        (PORT sload (2041:2041:2041) (2048:2048:2048))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2042:2042:2042) (2048:2048:2048))
        (PORT sload (2042:2042:2042) (2048:2048:2048))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2041:2041:2041) (2048:2048:2048))
        (PORT sload (2041:2041:2041) (2048:2048:2048))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2037:2037:2037))
        (PORT asdata (713:713:713) (644:644:644))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (415:415:415) (476:476:476))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2037:2037:2037))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (445:445:445) (505:505:505))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2037:2037:2037))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (555:555:555) (622:622:622))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2041:2041:2041))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (515:515:515) (584:584:584))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2037:2037:2037))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (544:544:544) (612:612:612))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2041:2041:2041))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2041:2041:2041))
        (PORT asdata (850:850:850) (783:783:783))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2037:2037:2037))
        (PORT asdata (708:708:708) (647:647:647))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (405:405:405) (464:464:464))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2037:2037:2037))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (416:416:416) (475:475:475))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2037:2037:2037))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (589:589:589) (666:666:666))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2037:2037:2037))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (559:559:559) (628:628:628))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2037:2037:2037))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (582:582:582) (658:658:658))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2037:2037:2037))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2037:2037:2037))
        (PORT asdata (909:909:909) (841:841:841))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (515:515:515) (594:594:594))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2041:2041:2041))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (567:567:567) (645:645:645))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2037:2037:2037))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (710:710:710) (712:712:712))
        (PORT datain[1] (713:713:713) (715:715:715))
        (PORT datain[2] (700:700:700) (699:699:699))
        (PORT datain[3] (831:831:831) (822:822:822))
        (PORT datain[4] (708:708:708) (709:709:709))
        (PORT datain[5] (695:695:695) (695:695:695))
        (PORT datain[6] (692:692:692) (691:691:691))
        (PORT datain[7] (712:712:712) (713:713:713))
        (PORT datain[8] (733:733:733) (724:724:724))
        (PORT datain[9] (710:710:710) (711:711:711))
        (PORT datain[10] (710:710:710) (711:711:711))
        (PORT datain[11] (711:711:711) (712:712:712))
        (PORT datain[12] (704:704:704) (704:704:704))
        (PORT datain[13] (706:706:706) (708:708:708))
        (PORT datain[14] (693:693:693) (692:692:692))
        (PORT datain[15] (723:723:723) (726:726:726))
        (PORT datain[16] (808:808:808) (799:799:799))
        (PORT datain[17] (723:723:723) (726:726:726))
        (PORT clk (2057:2057:2057) (2063:2063:2063))
        (PORT sload (2057:2057:2057) (2063:2063:2063))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2056:2056:2056) (2063:2063:2063))
        (PORT sload (2056:2056:2056) (2063:2063:2063))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2057:2057:2057) (2063:2063:2063))
        (PORT sload (2057:2057:2057) (2063:2063:2063))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2056:2056:2056) (2063:2063:2063))
        (PORT sload (2056:2056:2056) (2063:2063:2063))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2057:2057:2057) (2063:2063:2063))
        (PORT sload (2057:2057:2057) (2063:2063:2063))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2056:2056:2056) (2063:2063:2063))
        (PORT sload (2056:2056:2056) (2063:2063:2063))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2057:2057:2057) (2063:2063:2063))
        (PORT sload (2057:2057:2057) (2063:2063:2063))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2056:2056:2056) (2063:2063:2063))
        (PORT sload (2056:2056:2056) (2063:2063:2063))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (285:285:285) (334:334:334))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2041:2041:2041))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (273:273:273) (325:325:325))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2041:2041:2041))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (297:297:297) (352:352:352))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2041:2041:2041))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (298:298:298) (352:352:352))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2041:2041:2041))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (283:283:283) (339:339:339))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2041:2041:2041))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (278:278:278) (327:327:327))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2041:2041:2041))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (291:291:291) (345:345:345))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2041:2041:2041))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2041:2041:2041))
        (PORT asdata (546:546:546) (490:490:490))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (289:289:289) (346:346:346))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2041:2041:2041))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2041:2041:2041))
        (PORT asdata (555:555:555) (503:503:503))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2041:2041:2041))
        (PORT asdata (520:520:520) (455:455:455))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (146:146:146) (182:182:182))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2041:2041:2041))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (161:161:161) (195:195:195))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2041:2041:2041))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2041:2041:2041))
        (PORT asdata (407:407:407) (367:367:367))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (160:160:160) (194:194:194))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2041:2041:2041))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2041:2041:2041))
        (PORT asdata (424:424:424) (384:384:384))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (1101:1101:1101) (1068:1068:1068))
        (PORT datain[1] (1117:1117:1117) (1085:1085:1085))
        (PORT datain[2] (1008:1008:1008) (1035:1035:1035))
        (PORT datain[3] (1113:1113:1113) (1082:1082:1082))
        (PORT datain[4] (984:984:984) (1018:1018:1018))
        (PORT datain[5] (987:987:987) (1021:1021:1021))
        (PORT datain[6] (1138:1138:1138) (1121:1121:1121))
        (PORT datain[7] (1105:1105:1105) (1082:1082:1082))
        (PORT datain[8] (1110:1110:1110) (1078:1078:1078))
        (PORT datain[9] (1107:1107:1107) (1074:1074:1074))
        (PORT datain[10] (1105:1105:1105) (1074:1074:1074))
        (PORT datain[11] (1012:1012:1012) (1039:1039:1039))
        (PORT datain[12] (1140:1140:1140) (1123:1123:1123))
        (PORT datain[13] (1094:1094:1094) (1072:1072:1072))
        (PORT datain[14] (1009:1009:1009) (1037:1037:1037))
        (PORT datain[15] (1037:1037:1037) (1069:1069:1069))
        (PORT datain[16] (1123:1123:1123) (1092:1092:1092))
        (PORT datain[17] (1037:1037:1037) (1069:1069:1069))
        (PORT clk (2057:2057:2057) (2063:2063:2063))
        (PORT sload (2057:2057:2057) (2063:2063:2063))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2056:2056:2056) (2063:2063:2063))
        (PORT sload (2056:2056:2056) (2063:2063:2063))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2057:2057:2057) (2063:2063:2063))
        (PORT sload (2057:2057:2057) (2063:2063:2063))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2056:2056:2056) (2063:2063:2063))
        (PORT sload (2056:2056:2056) (2063:2063:2063))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2057:2057:2057) (2063:2063:2063))
        (PORT sload (2057:2057:2057) (2063:2063:2063))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2056:2056:2056) (2063:2063:2063))
        (PORT sload (2056:2056:2056) (2063:2063:2063))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2057:2057:2057) (2063:2063:2063))
        (PORT sload (2057:2057:2057) (2063:2063:2063))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2056:2056:2056) (2063:2063:2063))
        (PORT sload (2056:2056:2056) (2063:2063:2063))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (561:561:561) (637:637:637))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2054:2054:2054))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (544:544:544) (611:611:611))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2054:2054:2054))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (561:561:561) (629:629:629))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2054:2054:2054))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (563:563:563) (627:627:627))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2054:2054:2054))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (568:568:568) (634:634:634))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2054:2054:2054))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (565:565:565) (632:632:632))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2054:2054:2054))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2054:2054:2054))
        (PORT asdata (850:850:850) (778:778:778))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2054:2054:2054))
        (PORT asdata (846:846:846) (772:772:772))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (539:539:539) (606:606:606))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2054:2054:2054))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (540:540:540) (610:610:610))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2054:2054:2054))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2054:2054:2054))
        (PORT asdata (737:737:737) (665:665:665))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2054:2054:2054))
        (PORT asdata (710:710:710) (646:646:646))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (437:437:437) (507:507:507))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2054:2054:2054))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2054:2054:2054))
        (PORT asdata (726:726:726) (668:668:668))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (512:512:512) (590:590:590))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2054:2054:2054))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2054:2054:2054))
        (PORT asdata (826:826:826) (742:742:742))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (700:700:700) (699:699:699))
        (PORT datain[1] (700:700:700) (700:700:700))
        (PORT datain[2] (698:698:698) (697:697:697))
        (PORT datain[3] (708:708:708) (707:707:707))
        (PORT datain[4] (865:865:865) (860:860:860))
        (PORT datain[5] (826:826:826) (815:815:815))
        (PORT datain[6] (812:812:812) (807:807:807))
        (PORT datain[7] (701:701:701) (701:701:701))
        (PORT datain[8] (833:833:833) (823:823:823))
        (PORT datain[9] (694:694:694) (693:693:693))
        (PORT datain[10] (700:700:700) (700:700:700))
        (PORT datain[11] (701:701:701) (701:701:701))
        (PORT datain[12] (700:700:700) (699:699:699))
        (PORT datain[13] (700:700:700) (700:700:700))
        (PORT datain[14] (700:700:700) (699:699:699))
        (PORT datain[15] (718:718:718) (722:722:722))
        (PORT datain[16] (816:816:816) (807:807:807))
        (PORT datain[17] (718:718:718) (722:722:722))
        (PORT clk (2073:2073:2073) (2079:2079:2079))
        (PORT sload (2073:2073:2073) (2079:2079:2079))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2072:2072:2072) (2079:2079:2079))
        (PORT sload (2072:2072:2072) (2079:2079:2079))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2073:2073:2073) (2079:2079:2079))
        (PORT sload (2073:2073:2073) (2079:2079:2079))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2072:2072:2072) (2079:2079:2079))
        (PORT sload (2072:2072:2072) (2079:2079:2079))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2073:2073:2073) (2079:2079:2079))
        (PORT sload (2073:2073:2073) (2079:2079:2079))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2072:2072:2072) (2079:2079:2079))
        (PORT sload (2072:2072:2072) (2079:2079:2079))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2073:2073:2073) (2079:2079:2079))
        (PORT sload (2073:2073:2073) (2079:2079:2079))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2072:2072:2072) (2079:2079:2079))
        (PORT sload (2072:2072:2072) (2079:2079:2079))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2050:2050:2050))
        (PORT asdata (400:400:400) (359:359:359))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2054:2054:2054))
        (PORT asdata (575:575:575) (517:517:517))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (139:139:139) (173:173:173))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2050:2050:2050))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (142:142:142) (176:176:176))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2050:2050:2050))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (283:283:283) (337:337:337))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2054:2054:2054))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2050:2050:2050))
        (PORT asdata (407:407:407) (371:371:371))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (146:146:146) (179:179:179))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2050:2050:2050))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2050:2050:2050))
        (PORT asdata (415:415:415) (379:379:379))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2050:2050:2050))
        (PORT asdata (406:406:406) (370:370:370))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (148:148:148) (183:183:183))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2050:2050:2050))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (220:220:220) (271:271:271))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2054:2054:2054))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (305:305:305) (360:360:360))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2050:2050:2050))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (314:314:314) (364:364:364))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2050:2050:2050))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (245:245:245) (302:302:302))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2054:2054:2054))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2050:2050:2050))
        (PORT asdata (576:576:576) (520:520:520))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (294:294:294) (343:343:343))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2050:2050:2050))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (992:992:992) (1025:1025:1025))
        (PORT datain[1] (985:985:985) (1020:1020:1020))
        (PORT datain[2] (1169:1169:1169) (1144:1144:1144))
        (PORT datain[3] (1160:1160:1160) (1136:1136:1136))
        (PORT datain[4] (1105:1105:1105) (1074:1074:1074))
        (PORT datain[5] (1117:1117:1117) (1089:1089:1089))
        (PORT datain[6] (993:993:993) (1028:1028:1028))
        (PORT datain[7] (999:999:999) (1033:1033:1033))
        (PORT datain[8] (995:995:995) (1029:1029:1029))
        (PORT datain[9] (1005:1005:1005) (1040:1040:1040))
        (PORT datain[10] (992:992:992) (1027:1027:1027))
        (PORT datain[11] (991:991:991) (1024:1024:1024))
        (PORT datain[12] (1155:1155:1155) (1130:1130:1130))
        (PORT datain[13] (986:986:986) (1019:1019:1019))
        (PORT datain[14] (1019:1019:1019) (1045:1045:1045))
        (PORT datain[15] (1170:1170:1170) (1147:1147:1147))
        (PORT datain[16] (1164:1164:1164) (1141:1141:1141))
        (PORT datain[17] (1170:1170:1170) (1147:1147:1147))
        (PORT clk (2073:2073:2073) (2079:2079:2079))
        (PORT sload (2073:2073:2073) (2079:2079:2079))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2072:2072:2072) (2079:2079:2079))
        (PORT sload (2072:2072:2072) (2079:2079:2079))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2073:2073:2073) (2079:2079:2079))
        (PORT sload (2073:2073:2073) (2079:2079:2079))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2072:2072:2072) (2079:2079:2079))
        (PORT sload (2072:2072:2072) (2079:2079:2079))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2073:2073:2073) (2079:2079:2079))
        (PORT sload (2073:2073:2073) (2079:2079:2079))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2072:2072:2072) (2079:2079:2079))
        (PORT sload (2072:2072:2072) (2079:2079:2079))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2073:2073:2073) (2079:2079:2079))
        (PORT sload (2073:2073:2073) (2079:2079:2079))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2072:2072:2072) (2079:2079:2079))
        (PORT sload (2072:2072:2072) (2079:2079:2079))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2060:2060:2060))
        (PORT asdata (703:703:703) (628:628:628))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (408:408:408) (468:468:468))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2060:2060:2060))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (446:446:446) (505:505:505))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2060:2060:2060))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (409:409:409) (469:469:469))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2060:2060:2060))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (563:563:563) (627:627:627))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2060:2060:2060))
        (PORT asdata (705:705:705) (645:645:645))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (429:429:429) (489:489:489))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2060:2060:2060))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (PORT asdata (849:849:849) (781:781:781))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (406:406:406) (467:467:467))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2060:2060:2060))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (418:418:418) (477:477:477))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2060:2060:2060))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (594:594:594) (671:671:671))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2060:2060:2060))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (556:556:556) (625:625:625))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2060:2060:2060))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (563:563:563) (641:641:641))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2060:2060:2060))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (PORT asdata (709:709:709) (644:644:644))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (505:505:505) (583:583:583))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2060:2060:2060))
        (PORT asdata (906:906:906) (827:827:827))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (701:701:701) (701:701:701))
        (PORT datain[1] (705:705:705) (706:706:706))
        (PORT datain[2] (711:711:711) (714:714:714))
        (PORT datain[3] (703:703:703) (704:704:704))
        (PORT datain[4] (693:693:693) (693:693:693))
        (PORT datain[5] (712:712:712) (714:714:714))
        (PORT datain[6] (707:707:707) (707:707:707))
        (PORT datain[7] (694:694:694) (692:692:692))
        (PORT datain[8] (706:706:706) (705:705:705))
        (PORT datain[9] (711:711:711) (711:711:711))
        (PORT datain[10] (704:704:704) (704:704:704))
        (PORT datain[11] (703:703:703) (705:705:705))
        (PORT datain[12] (708:708:708) (709:709:709))
        (PORT datain[13] (695:695:695) (694:694:694))
        (PORT datain[14] (871:871:871) (866:866:866))
        (PORT datain[15] (884:884:884) (883:883:883))
        (PORT datain[16] (872:872:872) (870:870:870))
        (PORT datain[17] (884:884:884) (883:883:883))
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT sload (2080:2080:2080) (2085:2085:2085))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2079:2079:2079) (2085:2085:2085))
        (PORT sload (2079:2079:2079) (2085:2085:2085))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT sload (2080:2080:2080) (2085:2085:2085))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2079:2079:2079) (2085:2085:2085))
        (PORT sload (2079:2079:2079) (2085:2085:2085))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT sload (2080:2080:2080) (2085:2085:2085))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2079:2079:2079) (2085:2085:2085))
        (PORT sload (2079:2079:2079) (2085:2085:2085))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT sload (2080:2080:2080) (2085:2085:2085))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2079:2079:2079) (2085:2085:2085))
        (PORT sload (2079:2079:2079) (2085:2085:2085))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (285:285:285) (332:332:332))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (270:270:270) (321:321:321))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (319:319:319) (372:372:372))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (302:302:302) (358:358:358))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (PORT asdata (576:576:576) (518:518:518))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (272:272:272) (321:321:321))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (281:281:281) (337:337:337))
        (IOPATH dataf combout (84:84:84) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (PORT asdata (546:546:546) (490:490:490))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (300:300:300) (352:352:352))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (PORT asdata (567:567:567) (516:516:516))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (PORT asdata (421:421:421) (386:386:386))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (170:170:170) (203:203:203))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (150:150:150) (184:184:184))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (PORT asdata (420:420:420) (379:379:379))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (155:155:155) (190:190:190))
        (IOPATH dataf combout (82:82:82) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (PORT d (79:79:79) (83:83:83))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (73:73:73))
      (HOLD d (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (PORT asdata (412:412:412) (376:376:376))
        (IOPATH (posedge clk) q (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (73:73:73))
      (HOLD asdata (posedge clk) (37:37:37))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (1113:1113:1113) (1089:1089:1089))
        (PORT datain[1] (1029:1029:1029) (1056:1056:1056))
        (PORT datain[2] (1133:1133:1133) (1102:1102:1102))
        (PORT datain[3] (1119:1119:1119) (1088:1088:1088))
        (PORT datain[4] (1153:1153:1153) (1170:1170:1170))
        (PORT datain[5] (1005:1005:1005) (1040:1040:1040))
        (PORT datain[6] (1013:1013:1013) (1040:1040:1040))
        (PORT datain[7] (1018:1018:1018) (1045:1045:1045))
        (PORT datain[8] (1025:1025:1025) (1052:1052:1052))
        (PORT datain[9] (1102:1102:1102) (1071:1071:1071))
        (PORT datain[10] (1016:1016:1016) (1042:1042:1042))
        (PORT datain[11] (1038:1038:1038) (1066:1066:1066))
        (PORT datain[12] (985:985:985) (1017:1017:1017))
        (PORT datain[13] (1118:1118:1118) (1085:1085:1085))
        (PORT datain[14] (973:973:973) (1002:1002:1002))
        (PORT datain[15] (1039:1039:1039) (1069:1069:1069))
        (PORT datain[16] (1123:1123:1123) (1089:1089:1089))
        (PORT datain[17] (1039:1039:1039) (1069:1069:1069))
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT sload (2080:2080:2080) (2085:2085:2085))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2079:2079:2079) (2085:2085:2085))
        (PORT sload (2079:2079:2079) (2085:2085:2085))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT sload (2080:2080:2080) (2085:2085:2085))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2079:2079:2079) (2085:2085:2085))
        (PORT sload (2079:2079:2079) (2085:2085:2085))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT sload (2080:2080:2080) (2085:2085:2085))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2079:2079:2079) (2085:2085:2085))
        (PORT sload (2079:2079:2079) (2085:2085:2085))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (437:437:437) (436:436:436))
        (PORT datain[1] (437:437:437) (436:436:436))
        (PORT datain[2] (437:437:437) (436:436:436))
        (PORT datain[3] (437:437:437) (436:436:436))
        (PORT datain[4] (437:437:437) (436:436:436))
        (PORT datain[5] (437:437:437) (436:436:436))
        (PORT datain[6] (437:437:437) (436:436:436))
        (PORT datain[7] (437:437:437) (436:436:436))
        (PORT datain[8] (437:437:437) (436:436:436))
        (PORT datain[9] (437:437:437) (436:436:436))
        (PORT datain[10] (437:437:437) (436:436:436))
        (PORT datain[11] (437:437:437) (436:436:436))
        (PORT datain[12] (437:437:437) (436:436:436))
        (PORT datain[13] (437:437:437) (436:436:436))
        (PORT datain[14] (437:437:437) (436:436:436))
        (PORT datain[15] (437:437:437) (436:436:436))
        (PORT datain[16] (437:437:437) (436:436:436))
        (PORT datain[17] (437:437:437) (436:436:436))
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT sload (2080:2080:2080) (2085:2085:2085))
        (PORT aclr (629:629:629) (618:618:618))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (421:421:421) (421:421:421))
        (PORT datain[1] (421:421:421) (421:421:421))
        (PORT datain[2] (421:421:421) (421:421:421))
        (PORT datain[3] (421:421:421) (421:421:421))
        (PORT datain[4] (421:421:421) (421:421:421))
        (PORT datain[5] (421:421:421) (421:421:421))
        (PORT datain[6] (421:421:421) (421:421:421))
        (PORT datain[7] (421:421:421) (421:421:421))
        (PORT datain[8] (421:421:421) (421:421:421))
        (PORT datain[9] (421:421:421) (421:421:421))
        (PORT datain[10] (421:421:421) (421:421:421))
        (PORT datain[11] (421:421:421) (421:421:421))
        (PORT datain[12] (421:421:421) (421:421:421))
        (PORT datain[13] (421:421:421) (421:421:421))
        (PORT datain[14] (421:421:421) (421:421:421))
        (PORT datain[15] (421:421:421) (421:421:421))
        (PORT datain[16] (421:421:421) (421:421:421))
        (PORT datain[17] (421:421:421) (421:421:421))
        (PORT clk (2079:2079:2079) (2085:2085:2085))
        (PORT sload (2079:2079:2079) (2085:2085:2085))
        (PORT aclr (600:600:600) (589:589:589))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab dataout (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT sload (2102:2102:2102) (2109:2109:2109))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT sload (2102:2102:2102) (2109:2109:2109))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2067:2067:2067))
        (PORT sload (2060:2060:2060) (2067:2067:2067))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2067:2067:2067))
        (PORT sload (2060:2060:2060) (2067:2067:2067))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT sload (2102:2102:2102) (2109:2109:2109))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT sload (2102:2102:2102) (2109:2109:2109))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2067:2067:2067))
        (PORT sload (2060:2060:2060) (2067:2067:2067))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2067:2067:2067))
        (PORT sload (2060:2060:2060) (2067:2067:2067))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2111:2111:2111))
        (PORT sload (2105:2105:2105) (2111:2111:2111))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2111:2111:2111))
        (PORT sload (2105:2105:2105) (2111:2111:2111))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2069:2069:2069))
        (PORT sload (2063:2063:2063) (2069:2069:2069))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2069:2069:2069))
        (PORT sload (2063:2063:2063) (2069:2069:2069))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2111:2111:2111))
        (PORT sload (2105:2105:2105) (2111:2111:2111))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2111:2111:2111))
        (PORT sload (2105:2105:2105) (2111:2111:2111))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2069:2069:2069))
        (PORT sload (2063:2063:2063) (2069:2069:2069))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2069:2069:2069))
        (PORT sload (2063:2063:2063) (2069:2069:2069))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2124:2124:2124))
        (PORT sload (2119:2119:2119) (2124:2124:2124))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2124:2124:2124))
        (PORT sload (2119:2119:2119) (2124:2124:2124))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT sload (2077:2077:2077) (2082:2082:2082))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT sload (2077:2077:2077) (2082:2082:2082))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2124:2124:2124))
        (PORT sload (2119:2119:2119) (2124:2124:2124))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2124:2124:2124))
        (PORT sload (2119:2119:2119) (2124:2124:2124))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT sload (2077:2077:2077) (2082:2082:2082))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT sload (2077:2077:2077) (2082:2082:2082))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2129:2129:2129))
        (PORT sload (2122:2122:2122) (2129:2129:2129))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2129:2129:2129))
        (PORT sload (2122:2122:2122) (2129:2129:2129))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2087:2087:2087))
        (PORT sload (2080:2080:2080) (2087:2087:2087))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2087:2087:2087))
        (PORT sload (2080:2080:2080) (2087:2087:2087))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2129:2129:2129))
        (PORT sload (2122:2122:2122) (2129:2129:2129))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2129:2129:2129))
        (PORT sload (2122:2122:2122) (2129:2129:2129))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2087:2087:2087))
        (PORT sload (2080:2080:2080) (2087:2087:2087))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2087:2087:2087))
        (PORT sload (2080:2080:2080) (2087:2087:2087))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2131:2131:2131))
        (PORT sload (2124:2124:2124) (2131:2131:2131))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2131:2131:2131))
        (PORT sload (2124:2124:2124) (2131:2131:2131))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2089:2089:2089))
        (PORT sload (2082:2082:2082) (2089:2089:2089))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2089:2089:2089))
        (PORT sload (2082:2082:2082) (2089:2089:2089))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2131:2131:2131))
        (PORT sload (2124:2124:2124) (2131:2131:2131))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2131:2131:2131))
        (PORT sload (2124:2124:2124) (2131:2131:2131))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2089:2089:2089))
        (PORT sload (2082:2082:2082) (2089:2089:2089))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2089:2089:2089))
        (PORT sload (2082:2082:2082) (2089:2089:2089))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2129:2129:2129))
        (PORT sload (2122:2122:2122) (2129:2129:2129))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2129:2129:2129))
        (PORT sload (2122:2122:2122) (2129:2129:2129))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2087:2087:2087))
        (PORT sload (2080:2080:2080) (2087:2087:2087))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2087:2087:2087))
        (PORT sload (2080:2080:2080) (2087:2087:2087))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2129:2129:2129))
        (PORT sload (2122:2122:2122) (2129:2129:2129))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2129:2129:2129))
        (PORT sload (2122:2122:2122) (2129:2129:2129))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2087:2087:2087))
        (PORT sload (2080:2080:2080) (2087:2087:2087))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2087:2087:2087))
        (PORT sload (2080:2080:2080) (2087:2087:2087))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2120:2120:2120))
        (PORT sload (2114:2114:2114) (2120:2120:2120))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2120:2120:2120))
        (PORT sload (2114:2114:2114) (2120:2120:2120))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2078:2078:2078))
        (PORT sload (2072:2072:2072) (2078:2078:2078))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2078:2078:2078))
        (PORT sload (2072:2072:2072) (2078:2078:2078))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2120:2120:2120))
        (PORT sload (2114:2114:2114) (2120:2120:2120))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2120:2120:2120))
        (PORT sload (2114:2114:2114) (2120:2120:2120))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2078:2078:2078))
        (PORT sload (2072:2072:2072) (2078:2078:2078))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2078:2078:2078))
        (PORT sload (2072:2072:2072) (2078:2078:2078))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2108:2108:2108))
        (PORT sload (2102:2102:2102) (2108:2108:2108))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2108:2108:2108))
        (PORT sload (2102:2102:2102) (2108:2108:2108))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2066:2066:2066))
        (PORT sload (2060:2060:2060) (2066:2066:2066))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2066:2066:2066))
        (PORT sload (2060:2060:2060) (2066:2066:2066))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2108:2108:2108))
        (PORT sload (2102:2102:2102) (2108:2108:2108))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2108:2108:2108))
        (PORT sload (2102:2102:2102) (2108:2108:2108))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2066:2066:2066))
        (PORT sload (2060:2060:2060) (2066:2066:2066))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2066:2066:2066))
        (PORT sload (2060:2060:2060) (2066:2066:2066))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2104:2104:2104))
        (PORT sload (2098:2098:2098) (2104:2104:2104))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2104:2104:2104))
        (PORT sload (2098:2098:2098) (2104:2104:2104))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2062:2062:2062))
        (PORT sload (2056:2056:2056) (2062:2062:2062))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2062:2062:2062))
        (PORT sload (2056:2056:2056) (2062:2062:2062))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2104:2104:2104))
        (PORT sload (2098:2098:2098) (2104:2104:2104))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2104:2104:2104))
        (PORT sload (2098:2098:2098) (2104:2104:2104))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2062:2062:2062))
        (PORT sload (2056:2056:2056) (2062:2062:2062))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2062:2062:2062))
        (PORT sload (2056:2056:2056) (2062:2062:2062))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2110:2110:2110))
        (PORT sload (2104:2104:2104) (2110:2110:2110))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2110:2110:2110))
        (PORT sload (2104:2104:2104) (2110:2110:2110))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2068:2068:2068))
        (PORT sload (2062:2062:2062) (2068:2068:2068))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2068:2068:2068))
        (PORT sload (2062:2062:2062) (2068:2068:2068))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2110:2110:2110))
        (PORT sload (2104:2104:2104) (2110:2110:2110))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2110:2110:2110))
        (PORT sload (2104:2104:2104) (2110:2110:2110))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2068:2068:2068))
        (PORT sload (2062:2062:2062) (2068:2068:2068))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2068:2068:2068))
        (PORT sload (2062:2062:2062) (2068:2068:2068))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2115:2115:2115))
        (PORT sload (2109:2109:2109) (2115:2115:2115))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2115:2115:2115))
        (PORT sload (2109:2109:2109) (2115:2115:2115))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2073:2073:2073))
        (PORT sload (2067:2067:2067) (2073:2073:2073))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2073:2073:2073))
        (PORT sload (2067:2067:2067) (2073:2073:2073))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2115:2115:2115))
        (PORT sload (2109:2109:2109) (2115:2115:2115))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2115:2115:2115))
        (PORT sload (2109:2109:2109) (2115:2115:2115))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2073:2073:2073))
        (PORT sload (2067:2067:2067) (2073:2073:2073))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2073:2073:2073))
        (PORT sload (2067:2067:2067) (2073:2073:2073))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2115:2115:2115))
        (PORT sload (2110:2110:2110) (2115:2115:2115))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2115:2115:2115))
        (PORT sload (2110:2110:2110) (2115:2115:2115))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2073:2073:2073))
        (PORT sload (2068:2068:2068) (2073:2073:2073))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2073:2073:2073))
        (PORT sload (2068:2068:2068) (2073:2073:2073))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2115:2115:2115))
        (PORT sload (2110:2110:2110) (2115:2115:2115))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2115:2115:2115))
        (PORT sload (2110:2110:2110) (2115:2115:2115))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2073:2073:2073))
        (PORT sload (2068:2068:2068) (2073:2073:2073))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2073:2073:2073))
        (PORT sload (2068:2068:2068) (2073:2073:2073))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2107:2107:2107))
        (PORT sload (2101:2101:2101) (2107:2107:2107))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2107:2107:2107))
        (PORT sload (2101:2101:2101) (2107:2107:2107))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2065:2065:2065))
        (PORT sload (2059:2059:2059) (2065:2065:2065))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2065:2065:2065))
        (PORT sload (2059:2059:2059) (2065:2065:2065))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2107:2107:2107))
        (PORT sload (2101:2101:2101) (2107:2107:2107))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2107:2107:2107))
        (PORT sload (2101:2101:2101) (2107:2107:2107))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2065:2065:2065))
        (PORT sload (2059:2059:2059) (2065:2065:2065))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2065:2065:2065))
        (PORT sload (2059:2059:2059) (2065:2065:2065))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2118:2118:2118))
        (PORT sload (2113:2113:2113) (2118:2118:2118))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2118:2118:2118))
        (PORT sload (2113:2113:2113) (2118:2118:2118))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT sload (2071:2071:2071) (2076:2076:2076))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT sload (2071:2071:2071) (2076:2076:2076))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2118:2118:2118))
        (PORT sload (2113:2113:2113) (2118:2118:2118))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2118:2118:2118))
        (PORT sload (2113:2113:2113) (2118:2118:2118))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT sload (2071:2071:2071) (2076:2076:2076))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT sload (2071:2071:2071) (2076:2076:2076))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2131:2131:2131))
        (PORT sload (2123:2123:2123) (2131:2131:2131))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2131:2131:2131))
        (PORT sload (2123:2123:2123) (2131:2131:2131))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2089:2089:2089))
        (PORT sload (2081:2081:2081) (2089:2089:2089))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2089:2089:2089))
        (PORT sload (2081:2081:2081) (2089:2089:2089))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2131:2131:2131))
        (PORT sload (2123:2123:2123) (2131:2131:2131))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2131:2131:2131))
        (PORT sload (2123:2123:2123) (2131:2131:2131))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2089:2089:2089))
        (PORT sload (2081:2081:2081) (2089:2089:2089))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2089:2089:2089))
        (PORT sload (2081:2081:2081) (2089:2089:2089))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2141:2141:2141))
        (PORT sload (2135:2135:2135) (2141:2141:2141))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2141:2141:2141))
        (PORT sload (2135:2135:2135) (2141:2141:2141))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2099:2099:2099))
        (PORT sload (2093:2093:2093) (2099:2099:2099))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2099:2099:2099))
        (PORT sload (2093:2093:2093) (2099:2099:2099))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2141:2141:2141))
        (PORT sload (2135:2135:2135) (2141:2141:2141))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2141:2141:2141))
        (PORT sload (2135:2135:2135) (2141:2141:2141))
        (PORT aclr (608:608:608) (597:597:597))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (203:203:203) (203:203:203))
        (IOPATH datab dataout (203:203:203) (203:203:203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (223:223:223) (223:223:223))
        (IOPATH datab dataout (223:223:223) (223:223:223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (580:580:580) (580:580:580))
        (IOPATH datab dataout (777:777:777) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2099:2099:2099))
        (PORT sload (2093:2093:2093) (2099:2099:2099))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (97:97:97) (97:97:97))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2099:2099:2099))
        (PORT sload (2093:2093:2093) (2099:2099:2099))
        (PORT aclr (651:651:651) (640:640:640))
        (IOPATH (posedge clk) dataout (417:417:417) (430:430:430))
        (IOPATH (posedge aclr) dataout (80:80:80) (80:80:80))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (99:99:99))
      (SETUP sload (posedge clk) (99:99:99))
      (HOLD datain (posedge clk) (48:48:48))
      (HOLD sload (posedge clk) (48:48:48))
    )
  )
)
