

================================================================
== Vitis HLS Report for 'loop_perfect'
================================================================
* Date:           Tue Feb 14 08:27:58 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        proj_loop_perfect
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.050 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    |  min |  max |   Type  |
    +---------+---------+----------+-----------+------+------+---------+
    |     2441|     3641|  9.764 us|  14.564 us|  2442|  3642|       no|
    +---------+---------+----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+-----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+-----------+-----------+-----------+------+----------+
        |- LOOP_I   |     2440|     3640|  122 ~ 182|          -|          -|    20|        no|
        | + LOOP_J  |      120|      180|      6 ~ 9|          -|          -|    20|        no|
        +-----------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 11 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%phi_mul4 = alloca i32 1"   --->   Operation 12 'alloca' 'phi_mul4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%acc_V = alloca i32 1"   --->   Operation 14 'alloca' 'acc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [loop_perfect.cpp:19]   --->   Operation 15 'spectopmodule' 'spectopmodule_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %A_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %A_0"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %A_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %A_1"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %B_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %B_0"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %B_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %B_1"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln23 = store i5 0, i5 %i" [loop_perfect.cpp:23]   --->   Operation 24 'store' 'store_ln23' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln23 = store i11 0, i11 %phi_mul4" [loop_perfect.cpp:23]   --->   Operation 25 'store' 'store_ln23' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln23 = br void %LOOP_J" [loop_perfect.cpp:23]   --->   Operation 26 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.05>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%phi_mul4_load = load i11 %phi_mul4"   --->   Operation 27 'load' 'phi_mul4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i"   --->   Operation 28 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i5 %i_1" [loop_perfect.cpp:23]   --->   Operation 29 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.73ns)   --->   "%add_ln23_1 = add i11 %phi_mul4_load, i11 52" [loop_perfect.cpp:23]   --->   Operation 30 'add' 'add_ln23_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.63ns)   --->   "%icmp_ln23 = icmp_eq  i5 %i_1, i5 20" [loop_perfect.cpp:23]   --->   Operation 31 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln23 = add i5 %i_1, i5 1" [loop_perfect.cpp:23]   --->   Operation 33 'add' 'add_ln23' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %LOOP_J.split, void %for.end21" [loop_perfect.cpp:23]   --->   Operation 34 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [loop_perfect.cpp:21]   --->   Operation 35 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty_13 = trunc i5 %i_1"   --->   Operation 36 'trunc' 'empty_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.63ns)   --->   "%empty_14 = icmp_ult  i5 %i_1, i5 10"   --->   Operation 37 'icmp' 'empty_14' <Predicate = (!icmp_ln23)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.70ns)   --->   "%empty_15 = add i4 %trunc_ln23, i4 6" [loop_perfect.cpp:23]   --->   Operation 38 'add' 'empty_15' <Predicate = (!icmp_ln23)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.35ns)   --->   "%empty_16 = select i1 %empty_14, i4 %trunc_ln23, i4 %empty_15" [loop_perfect.cpp:23]   --->   Operation 39 'select' 'empty_16' <Predicate = (!icmp_ln23)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_cast1 = zext i4 %empty_16" [loop_perfect.cpp:23]   --->   Operation 40 'zext' 'p_cast1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %phi_mul4_load, i32 9"   --->   Operation 41 'bitselect' 'tmp_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr i6 %B_1, i64 0, i64 %p_cast1" [loop_perfect.cpp:29]   --->   Operation 42 'getelementptr' 'B_1_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr i6 %B_0, i64 0, i64 %p_cast1" [loop_perfect.cpp:29]   --->   Operation 43 'getelementptr' 'B_0_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.38ns)   --->   "%br_ln24 = br void %for.body3" [loop_perfect.cpp:24]   --->   Operation 44 'br' 'br_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [loop_perfect.cpp:35]   --->   Operation 45 'ret' 'ret_ln35' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.72>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%j = phi i5 0, void %LOOP_J.split, i5 %add_ln24, void %for.inc"   --->   Operation 46 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 0, void %LOOP_J.split, i11 %add_ln232_1, void %for.inc"   --->   Operation 47 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i5 %j" [loop_perfect.cpp:24]   --->   Operation 48 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.63ns)   --->   "%icmp_ln24 = icmp_eq  i5 %j, i5 20" [loop_perfect.cpp:24]   --->   Operation 49 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20"   --->   Operation 50 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.70ns)   --->   "%add_ln24 = add i5 %j, i5 1" [loop_perfect.cpp:24]   --->   Operation 51 'add' 'add_ln24' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.body3.split, void %for.inc19" [loop_perfect.cpp:24]   --->   Operation 52 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.73ns)   --->   "%add_ln232_1 = add i11 %phi_mul, i11 52"   --->   Operation 53 'add' 'add_ln232_1' <Predicate = (!icmp_ln24)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %phi_mul, i32 9, i32 10"   --->   Operation 54 'partselect' 'tmp_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.63ns)   --->   "%icmp_ln232 = icmp_ult  i5 %j, i5 10"   --->   Operation 55 'icmp' 'icmp_ln232' <Predicate = (!icmp_ln24)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.70ns)   --->   "%add_ln232 = add i4 %trunc_ln24, i4 6"   --->   Operation 56 'add' 'add_ln232' <Predicate = (!icmp_ln24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.35ns)   --->   "%select_ln232 = select i1 %icmp_ln232, i4 %trunc_ln24, i4 %add_ln232"   --->   Operation 57 'select' 'select_ln232' <Predicate = (!icmp_ln24)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i4 %select_ln232"   --->   Operation 58 'zext' 'zext_ln232' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i5 %A_0, i64 0, i64 %zext_ln232"   --->   Operation 59 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (0.66ns)   --->   "%A_0_load = load i4 %A_0_addr"   --->   Operation 60 'load' 'A_0_load' <Predicate = (!icmp_ln24)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i5 %A_1, i64 0, i64 %zext_ln232"   --->   Operation 61 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (0.66ns)   --->   "%A_1_load = load i4 %A_1_addr"   --->   Operation 62 'load' 'A_1_load' <Predicate = (!icmp_ln24)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_3 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln23 = store i5 %add_ln23, i5 %i" [loop_perfect.cpp:23]   --->   Operation 63 'store' 'store_ln23' <Predicate = (icmp_ln24)> <Delay = 0.38>
ST_3 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln23 = store i11 %add_ln23_1, i11 %phi_mul4" [loop_perfect.cpp:23]   --->   Operation 64 'store' 'store_ln23' <Predicate = (icmp_ln24)> <Delay = 0.38>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln23 = br void %LOOP_J" [loop_perfect.cpp:23]   --->   Operation 65 'br' 'br_ln23' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.05>
ST_4 : Operation 66 [1/1] (0.63ns)   --->   "%icmp_ln25 = icmp_eq  i5 %j, i5 0" [loop_perfect.cpp:25]   --->   Operation 66 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/2] (0.66ns)   --->   "%A_0_load = load i4 %A_0_addr"   --->   Operation 67 'load' 'A_0_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_4 : Operation 68 [1/2] (0.66ns)   --->   "%A_1_load = load i4 %A_1_addr"   --->   Operation 68 'load' 'A_1_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_4 : Operation 69 [1/1] (0.38ns)   --->   "%tmp = mux i5 @_ssdm_op_Mux.ap_auto.2i5.i2, i5 %A_0_load, i5 %A_1_load, i2 %tmp_2"   --->   Operation 69 'mux' 'tmp' <Predicate = true> <Delay = 0.38> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln886 = sext i5 %tmp"   --->   Operation 70 'sext' 'sext_ln886' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i5 %j"   --->   Operation 71 'zext' 'zext_ln886' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [3/3] (0.99ns) (grouped into DSP with root node acc_V_3)   --->   "%mul_ln886 = mul i10 %zext_ln886, i10 %sext_ln886"   --->   Operation 72 'mul' 'mul_ln886' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 73 [1/1] (0.63ns)   --->   "%icmp_ln27 = icmp_eq  i5 %j, i5 19" [loop_perfect.cpp:27]   --->   Operation 73 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 74 [2/3] (0.99ns) (grouped into DSP with root node acc_V_3)   --->   "%mul_ln886 = mul i10 %zext_ln886, i10 %sext_ln886"   --->   Operation 74 'mul' 'mul_ln886' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.94>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%acc_V_load = load i12 %acc_V" [loop_perfect.cpp:25]   --->   Operation 75 'load' 'acc_V_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.29ns)   --->   "%acc_V_2 = select i1 %icmp_ln25, i12 0, i12 %acc_V_load" [loop_perfect.cpp:25]   --->   Operation 76 'select' 'acc_V_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 77 [1/3] (0.00ns) (grouped into DSP with root node acc_V_3)   --->   "%mul_ln886 = mul i10 %zext_ln886, i10 %sext_ln886"   --->   Operation 77 'mul' 'mul_ln886' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into DSP with root node acc_V_3)   --->   "%sext_ln886_1 = sext i10 %mul_ln886"   --->   Operation 78 'sext' 'sext_ln886_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [2/2] (0.64ns) (root node of the DSP)   --->   "%acc_V_3 = add i12 %sext_ln886_1, i12 %acc_V_2"   --->   Operation 79 'add' 'acc_V_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.18>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [loop_perfect.cpp:21]   --->   Operation 80 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/2] (0.64ns) (root node of the DSP)   --->   "%acc_V_3 = add i12 %sext_ln886_1, i12 %acc_V_2"   --->   Operation 81 'add' 'acc_V_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc, void %if.then7" [loop_perfect.cpp:27]   --->   Operation 82 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %empty_13, void %if.then9, void %if.else" [loop_perfect.cpp:28]   --->   Operation 83 'br' 'br_ln28' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1559 = sext i12 %acc_V_3"   --->   Operation 84 'sext' 'sext_ln1559' <Predicate = (icmp_ln27 & !empty_13)> <Delay = 0.00>
ST_7 : Operation 85 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 85 'mul' 'mul_ln1559' <Predicate = (icmp_ln27 & !empty_13)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %tmp_1, void %arrayidx13.0.0.0911.case.0, void %arrayidx13.0.0.0911.case.1" [loop_perfect.cpp:31]   --->   Operation 86 'br' 'br_ln31' <Predicate = (icmp_ln27 & empty_13)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.66ns)   --->   "%store_ln31 = store i6 0, i4 %B_0_addr" [loop_perfect.cpp:31]   --->   Operation 87 'store' 'store_ln31' <Predicate = (icmp_ln27 & empty_13 & !tmp_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx13.0.0.0911.exit" [loop_perfect.cpp:31]   --->   Operation 88 'br' 'br_ln31' <Predicate = (icmp_ln27 & empty_13 & !tmp_1)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.66ns)   --->   "%store_ln31 = store i6 0, i4 %B_1_addr" [loop_perfect.cpp:31]   --->   Operation 89 'store' 'store_ln31' <Predicate = (icmp_ln27 & empty_13 & tmp_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx13.0.0.0911.exit" [loop_perfect.cpp:31]   --->   Operation 90 'br' 'br_ln31' <Predicate = (icmp_ln27 & empty_13 & tmp_1)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end17"   --->   Operation 91 'br' 'br_ln0' <Predicate = (icmp_ln27 & empty_13)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.53>
ST_8 : Operation 92 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 92 'mul' 'mul_ln1559' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.53>
ST_9 : Operation 93 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 93 'mul' 'mul_ln1559' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.83>
ST_10 : Operation 94 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 94 'mul' 'mul_ln1559' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln1559 = trunc i26 %mul_ln1559"   --->   Operation 95 'trunc' 'trunc_ln1559' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.83ns)   --->   "%sub_ln1559 = sub i25 0, i25 %trunc_ln1559"   --->   Operation 96 'sub' 'sub_ln1559' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %acc_V_3, i32 11"   --->   Operation 97 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1559_1)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i25.i32.i32, i25 %sub_ln1559, i32 17, i32 22"   --->   Operation 98 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i6 @_ssdm_op_PartSelect.i6.i26.i32.i32, i26 %mul_ln1559, i32 17, i32 22"   --->   Operation 99 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1559_1)   --->   "%select_ln1559 = select i1 %tmp_3, i6 %tmp_4, i6 %tmp_5"   --->   Operation 100 'select' 'select_ln1559' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln1559_1 = sub i6 0, i6 %select_ln1559"   --->   Operation 101 'sub' 'sub_ln1559_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.29ns)   --->   "%select_ln1559_1 = select i1 %tmp_3, i6 %sub_ln1559_1, i6 %tmp_5"   --->   Operation 102 'select' 'select_ln1559_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %tmp_1, void %arrayidx13.0.0.0911.case.02, void %arrayidx13.0.0.0911.case.13" [loop_perfect.cpp:29]   --->   Operation 103 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.66>
ST_11 : Operation 104 [1/1] (0.66ns)   --->   "%store_ln29 = store i6 %select_ln1559_1, i4 %B_0_addr" [loop_perfect.cpp:29]   --->   Operation 104 'store' 'store_ln29' <Predicate = (icmp_ln27 & !empty_13 & !tmp_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx13.0.0.0911.exit1" [loop_perfect.cpp:29]   --->   Operation 105 'br' 'br_ln29' <Predicate = (icmp_ln27 & !empty_13 & !tmp_1)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.66ns)   --->   "%store_ln29 = store i6 %select_ln1559_1, i4 %B_1_addr" [loop_perfect.cpp:29]   --->   Operation 106 'store' 'store_ln29' <Predicate = (icmp_ln27 & !empty_13 & tmp_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx13.0.0.0911.exit1" [loop_perfect.cpp:29]   --->   Operation 107 'br' 'br_ln29' <Predicate = (icmp_ln27 & !empty_13 & tmp_1)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln29 = br void %if.end17" [loop_perfect.cpp:29]   --->   Operation 108 'br' 'br_ln29' <Predicate = (icmp_ln27 & !empty_13)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc" [loop_perfect.cpp:32]   --->   Operation 109 'br' 'br_ln32' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln24 = store i12 %acc_V_3, i12 %acc_V" [loop_perfect.cpp:24]   --->   Operation 110 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.body3" [loop_perfect.cpp:24]   --->   Operation 111 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul4           (alloca           ) [ 011111111111]
i                  (alloca           ) [ 011111111111]
acc_V              (alloca           ) [ 001111111111]
spectopmodule_ln19 (spectopmodule    ) [ 000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000]
store_ln23         (store            ) [ 000000000000]
store_ln23         (store            ) [ 000000000000]
br_ln23            (br               ) [ 000000000000]
phi_mul4_load      (load             ) [ 000000000000]
i_1                (load             ) [ 000000000000]
trunc_ln23         (trunc            ) [ 000000000000]
add_ln23_1         (add              ) [ 000111111111]
icmp_ln23          (icmp             ) [ 001111111111]
empty              (speclooptripcount) [ 000000000000]
add_ln23           (add              ) [ 000111111111]
br_ln23            (br               ) [ 000000000000]
specloopname_ln21  (specloopname     ) [ 000000000000]
empty_13           (trunc            ) [ 000111111111]
empty_14           (icmp             ) [ 000000000000]
empty_15           (add              ) [ 000000000000]
empty_16           (select           ) [ 000000000000]
p_cast1            (zext             ) [ 000000000000]
tmp_1              (bitselect        ) [ 000111111111]
B_1_addr           (getelementptr    ) [ 000111111111]
B_0_addr           (getelementptr    ) [ 000111111111]
br_ln24            (br               ) [ 001111111111]
ret_ln35           (ret              ) [ 000000000000]
j                  (phi              ) [ 000110000000]
phi_mul            (phi              ) [ 000100000000]
trunc_ln24         (trunc            ) [ 000000000000]
icmp_ln24          (icmp             ) [ 001111111111]
empty_17           (speclooptripcount) [ 000000000000]
add_ln24           (add              ) [ 001111111111]
br_ln24            (br               ) [ 000000000000]
add_ln232_1        (add              ) [ 001111111111]
tmp_2              (partselect       ) [ 000010000000]
icmp_ln232         (icmp             ) [ 000000000000]
add_ln232          (add              ) [ 000000000000]
select_ln232       (select           ) [ 000000000000]
zext_ln232         (zext             ) [ 000000000000]
A_0_addr           (getelementptr    ) [ 000010000000]
A_1_addr           (getelementptr    ) [ 000010000000]
store_ln23         (store            ) [ 000000000000]
store_ln23         (store            ) [ 000000000000]
br_ln23            (br               ) [ 000000000000]
icmp_ln25          (icmp             ) [ 000001100000]
A_0_load           (load             ) [ 000000000000]
A_1_load           (load             ) [ 000000000000]
tmp                (mux              ) [ 000000000000]
sext_ln886         (sext             ) [ 000001100000]
zext_ln886         (zext             ) [ 000001100000]
icmp_ln27          (icmp             ) [ 000001111111]
acc_V_load         (load             ) [ 000000000000]
acc_V_2            (select           ) [ 000000010000]
mul_ln886          (mul              ) [ 000000000000]
sext_ln886_1       (sext             ) [ 000000010000]
specloopname_ln21  (specloopname     ) [ 000000000000]
acc_V_3            (add              ) [ 000000001111]
br_ln27            (br               ) [ 000000000000]
br_ln28            (br               ) [ 000000000000]
sext_ln1559        (sext             ) [ 000000001110]
br_ln31            (br               ) [ 000000000000]
store_ln31         (store            ) [ 000000000000]
br_ln31            (br               ) [ 000000000000]
store_ln31         (store            ) [ 000000000000]
br_ln31            (br               ) [ 000000000000]
br_ln0             (br               ) [ 000000000000]
mul_ln1559         (mul              ) [ 000000000000]
trunc_ln1559       (trunc            ) [ 000000000000]
sub_ln1559         (sub              ) [ 000000000000]
tmp_3              (bitselect        ) [ 000000000000]
tmp_4              (partselect       ) [ 000000000000]
tmp_5              (partselect       ) [ 000000000000]
select_ln1559      (select           ) [ 000000000000]
sub_ln1559_1       (sub              ) [ 000000000000]
select_ln1559_1    (select           ) [ 001111110001]
br_ln29            (br               ) [ 000000000000]
store_ln29         (store            ) [ 000000000000]
br_ln29            (br               ) [ 000000000000]
store_ln29         (store            ) [ 000000000000]
br_ln29            (br               ) [ 000000000000]
br_ln29            (br               ) [ 000000000000]
br_ln32            (br               ) [ 000000000000]
store_ln24         (store            ) [ 000000000000]
br_ln24            (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i5.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="phi_mul4_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul4/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="acc_V_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="B_1_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_1_addr/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="B_0_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="4" slack="0"/>
<pin id="107" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_0_addr/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="A_0_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_0_load/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="A_1_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="4" slack="0"/>
<pin id="127" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_1_load/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="5"/>
<pin id="138" dir="0" index="1" bw="6" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/7 store_ln29/11 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="5"/>
<pin id="144" dir="0" index="1" bw="6" slack="0"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/7 store_ln29/11 "/>
</bind>
</comp>

<comp id="148" class="1005" name="j_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="1"/>
<pin id="150" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="j_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="5" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="160" class="1005" name="phi_mul_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="11" slack="1"/>
<pin id="162" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="phi_mul_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="11" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln23_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="5" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln23_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="11" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="phi_mul4_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="11" slack="1"/>
<pin id="183" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul4_load/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="i_1_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="1"/>
<pin id="186" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln23_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln23_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="11" slack="0"/>
<pin id="193" dir="0" index="1" bw="7" slack="0"/>
<pin id="194" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln23_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="0" index="1" bw="5" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln23_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="empty_13_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_13/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="empty_14_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="0" index="1" bw="5" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_14/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="empty_15_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="0" index="1" bw="4" slack="0"/>
<pin id="222" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_15/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="empty_16_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="0"/>
<pin id="228" dir="0" index="2" bw="4" slack="0"/>
<pin id="229" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_16/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_cast1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast1/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="11" slack="0"/>
<pin id="242" dir="0" index="2" bw="5" slack="0"/>
<pin id="243" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln24_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln24_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="0" index="1" bw="5" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln24_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln232_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="0"/>
<pin id="265" dir="0" index="1" bw="7" slack="0"/>
<pin id="266" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232_1/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="0"/>
<pin id="271" dir="0" index="1" bw="11" slack="0"/>
<pin id="272" dir="0" index="2" bw="5" slack="0"/>
<pin id="273" dir="0" index="3" bw="5" slack="0"/>
<pin id="274" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln232_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="0" index="1" bw="5" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln232/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln232_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="0" index="1" bw="4" slack="0"/>
<pin id="288" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="select_ln232_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="4" slack="0"/>
<pin id="294" dir="0" index="2" bw="4" slack="0"/>
<pin id="295" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln232/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln232_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln23_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="1"/>
<pin id="307" dir="0" index="1" bw="5" slack="2"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln23_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="11" slack="1"/>
<pin id="311" dir="0" index="1" bw="11" slack="2"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln25_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="1"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="0" index="1" bw="5" slack="0"/>
<pin id="322" dir="0" index="2" bw="5" slack="0"/>
<pin id="323" dir="0" index="3" bw="2" slack="1"/>
<pin id="324" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sext_ln886_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln886/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln886_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="1"/>
<pin id="334" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln886/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln27_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="1"/>
<pin id="338" dir="0" index="1" bw="5" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="acc_V_load_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="12" slack="5"/>
<pin id="344" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_V_load/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="acc_V_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="2"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="12" slack="0"/>
<pin id="349" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V_2/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sext_ln1559_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="12" slack="0"/>
<pin id="354" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1559/7 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln1559_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="26" slack="0"/>
<pin id="357" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1559/10 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sub_ln1559_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="25" slack="0"/>
<pin id="361" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1559/10 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="12" slack="3"/>
<pin id="367" dir="0" index="2" bw="5" slack="0"/>
<pin id="368" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_4_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="0"/>
<pin id="373" dir="0" index="1" bw="25" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="0"/>
<pin id="375" dir="0" index="3" bw="6" slack="0"/>
<pin id="376" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/10 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_5_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="0"/>
<pin id="383" dir="0" index="1" bw="26" slack="0"/>
<pin id="384" dir="0" index="2" bw="6" slack="0"/>
<pin id="385" dir="0" index="3" bw="6" slack="0"/>
<pin id="386" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="390" class="1004" name="select_ln1559_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="6" slack="0"/>
<pin id="393" dir="0" index="2" bw="6" slack="0"/>
<pin id="394" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1559/10 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sub_ln1559_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="6" slack="0"/>
<pin id="401" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1559_1/10 "/>
</bind>
</comp>

<comp id="404" class="1004" name="select_ln1559_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="6" slack="0"/>
<pin id="407" dir="0" index="2" bw="6" slack="0"/>
<pin id="408" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1559_1/10 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln24_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="12" slack="4"/>
<pin id="414" dir="0" index="1" bw="12" slack="10"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/11 "/>
</bind>
</comp>

<comp id="416" class="1007" name="grp_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="0"/>
<pin id="418" dir="0" index="1" bw="5" slack="0"/>
<pin id="419" dir="0" index="2" bw="12" slack="0"/>
<pin id="420" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln886/4 sext_ln886_1/6 acc_V_3/6 "/>
</bind>
</comp>

<comp id="425" class="1007" name="grp_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="12" slack="0"/>
<pin id="427" dir="0" index="1" bw="13" slack="0"/>
<pin id="428" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1559/7 "/>
</bind>
</comp>

<comp id="433" class="1005" name="phi_mul4_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="11" slack="0"/>
<pin id="435" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul4 "/>
</bind>
</comp>

<comp id="440" class="1005" name="i_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="0"/>
<pin id="442" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="447" class="1005" name="acc_V_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="12" slack="5"/>
<pin id="449" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="acc_V "/>
</bind>
</comp>

<comp id="453" class="1005" name="add_ln23_1_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="11" slack="1"/>
<pin id="455" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23_1 "/>
</bind>
</comp>

<comp id="461" class="1005" name="add_ln23_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="5" slack="1"/>
<pin id="463" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="466" class="1005" name="empty_13_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="5"/>
<pin id="468" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_13 "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_1_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="5"/>
<pin id="472" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="474" class="1005" name="B_1_addr_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="5"/>
<pin id="476" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="B_1_addr "/>
</bind>
</comp>

<comp id="479" class="1005" name="B_0_addr_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="5"/>
<pin id="481" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="B_0_addr "/>
</bind>
</comp>

<comp id="487" class="1005" name="add_ln24_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="5" slack="0"/>
<pin id="489" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="492" class="1005" name="add_ln232_1_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="11" slack="0"/>
<pin id="494" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln232_1 "/>
</bind>
</comp>

<comp id="497" class="1005" name="tmp_2_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="2" slack="1"/>
<pin id="499" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="502" class="1005" name="A_0_addr_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="4" slack="1"/>
<pin id="504" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_0_addr "/>
</bind>
</comp>

<comp id="507" class="1005" name="A_1_addr_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="4" slack="1"/>
<pin id="509" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr "/>
</bind>
</comp>

<comp id="512" class="1005" name="icmp_ln25_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="2"/>
<pin id="514" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="517" class="1005" name="sext_ln886_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="10" slack="1"/>
<pin id="519" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln886 "/>
</bind>
</comp>

<comp id="522" class="1005" name="zext_ln886_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="10" slack="1"/>
<pin id="524" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln886 "/>
</bind>
</comp>

<comp id="527" class="1005" name="icmp_ln27_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="3"/>
<pin id="529" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="531" class="1005" name="acc_V_2_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="12" slack="1"/>
<pin id="533" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_2 "/>
</bind>
</comp>

<comp id="536" class="1005" name="acc_V_3_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="12" slack="3"/>
<pin id="538" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="acc_V_3 "/>
</bind>
</comp>

<comp id="542" class="1005" name="sext_ln1559_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="26" slack="1"/>
<pin id="544" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1559 "/>
</bind>
</comp>

<comp id="547" class="1005" name="select_ln1559_1_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="6" slack="1"/>
<pin id="549" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1559_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="52" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="52" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="52" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="52" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="68" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="68" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="190"><net_src comp="184" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="181" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="30" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="184" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="184" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="38" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="184" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="184" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="187" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="213" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="187" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="219" pin="2"/><net_sink comp="225" pin=2"/></net>

<net id="236"><net_src comp="225" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="244"><net_src comp="48" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="181" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="50" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="250"><net_src comp="152" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="152" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="32" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="152" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="38" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="164" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="30" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="54" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="164" pin="4"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="50" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="56" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="283"><net_src comp="152" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="44" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="247" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="46" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="279" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="247" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="285" pin="2"/><net_sink comp="291" pin=2"/></net>

<net id="302"><net_src comp="291" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="317"><net_src comp="148" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="26" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="58" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="117" pin="3"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="130" pin="3"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="319" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="148" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="148" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="60" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="350"><net_src comp="62" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="351"><net_src comp="342" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="362"><net_src comp="70" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="355" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="72" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="74" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="377"><net_src comp="76" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="358" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="78" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="80" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="387"><net_src comp="82" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="78" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="389"><net_src comp="80" pin="0"/><net_sink comp="381" pin=3"/></net>

<net id="395"><net_src comp="364" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="371" pin="4"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="381" pin="4"/><net_sink comp="390" pin=2"/></net>

<net id="402"><net_src comp="68" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="390" pin="3"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="364" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="398" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="381" pin="4"/><net_sink comp="404" pin=2"/></net>

<net id="421"><net_src comp="332" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="328" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="345" pin="3"/><net_sink comp="416" pin=2"/></net>

<net id="424"><net_src comp="416" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="429"><net_src comp="352" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="66" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="431"><net_src comp="425" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="432"><net_src comp="425" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="436"><net_src comp="84" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="439"><net_src comp="433" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="443"><net_src comp="88" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="446"><net_src comp="440" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="450"><net_src comp="92" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="456"><net_src comp="191" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="464"><net_src comp="203" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="469"><net_src comp="209" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="239" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="96" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="482"><net_src comp="103" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="490"><net_src comp="257" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="495"><net_src comp="263" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="500"><net_src comp="269" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="319" pin=3"/></net>

<net id="505"><net_src comp="110" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="510"><net_src comp="123" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="515"><net_src comp="313" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="520"><net_src comp="328" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="525"><net_src comp="332" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="530"><net_src comp="336" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="345" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="539"><net_src comp="416" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="545"><net_src comp="352" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="550"><net_src comp="404" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="142" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B_0 | {7 11 }
	Port: B_1 | {7 11 }
 - Input state : 
	Port: loop_perfect : A_0 | {3 4 }
	Port: loop_perfect : A_1 | {3 4 }
  - Chain level:
	State 1
		store_ln23 : 1
		store_ln23 : 1
	State 2
		trunc_ln23 : 1
		add_ln23_1 : 1
		icmp_ln23 : 1
		add_ln23 : 1
		br_ln23 : 2
		empty_13 : 1
		empty_14 : 1
		empty_15 : 2
		empty_16 : 3
		p_cast1 : 4
		tmp_1 : 1
		B_1_addr : 5
		B_0_addr : 5
	State 3
		trunc_ln24 : 1
		icmp_ln24 : 1
		add_ln24 : 1
		br_ln24 : 2
		add_ln232_1 : 1
		tmp_2 : 1
		icmp_ln232 : 1
		add_ln232 : 2
		select_ln232 : 3
		zext_ln232 : 4
		A_0_addr : 5
		A_0_load : 6
		A_1_addr : 5
		A_1_load : 6
	State 4
		tmp : 1
		sext_ln886 : 2
		mul_ln886 : 3
	State 5
	State 6
		acc_V_2 : 1
		sext_ln886_1 : 1
		acc_V_3 : 2
	State 7
		sext_ln1559 : 1
		mul_ln1559 : 2
	State 8
	State 9
	State 10
		trunc_ln1559 : 1
		sub_ln1559 : 2
		tmp_4 : 3
		tmp_5 : 1
		select_ln1559 : 4
		sub_ln1559_1 : 5
		select_ln1559_1 : 6
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |    add_ln23_1_fu_191   |    0    |    0    |    18   |
|          |     add_ln23_fu_203    |    0    |    0    |    12   |
|    add   |     empty_15_fu_219    |    0    |    0    |    12   |
|          |     add_ln24_fu_257    |    0    |    0    |    12   |
|          |   add_ln232_1_fu_263   |    0    |    0    |    18   |
|          |    add_ln232_fu_285    |    0    |    0    |    12   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln23_fu_197    |    0    |    0    |    9    |
|          |     empty_14_fu_213    |    0    |    0    |    9    |
|   icmp   |    icmp_ln24_fu_251    |    0    |    0    |    9    |
|          |    icmp_ln232_fu_279   |    0    |    0    |    9    |
|          |    icmp_ln25_fu_313    |    0    |    0    |    9    |
|          |    icmp_ln27_fu_336    |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|    sub   |    sub_ln1559_fu_358   |    0    |    0    |    32   |
|          |   sub_ln1559_1_fu_398  |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|          |     empty_16_fu_225    |    0    |    0    |    4    |
|          |   select_ln232_fu_291  |    0    |    0    |    4    |
|  select  |     acc_V_2_fu_345     |    0    |    0    |    12   |
|          |  select_ln1559_fu_390  |    0    |    0    |    6    |
|          | select_ln1559_1_fu_404 |    0    |    0    |    6    |
|----------|------------------------|---------|---------|---------|
|    mux   |       tmp_fu_319       |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_416       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|    mul   |       grp_fu_425       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    trunc_ln23_fu_187   |    0    |    0    |    0    |
|   trunc  |     empty_13_fu_209    |    0    |    0    |    0    |
|          |    trunc_ln24_fu_247   |    0    |    0    |    0    |
|          |   trunc_ln1559_fu_355  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     p_cast1_fu_233     |    0    |    0    |    0    |
|   zext   |    zext_ln232_fu_299   |    0    |    0    |    0    |
|          |    zext_ln886_fu_332   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_1_fu_239      |    0    |    0    |    0    |
|          |      tmp_3_fu_364      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_2_fu_269      |    0    |    0    |    0    |
|partselect|      tmp_4_fu_371      |    0    |    0    |    0    |
|          |      tmp_5_fu_381      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |    sext_ln886_fu_328   |    0    |    0    |    0    |
|          |   sext_ln1559_fu_352   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    2    |    0    |   224   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    A_0_addr_reg_502   |    4   |
|    A_1_addr_reg_507   |    4   |
|    B_0_addr_reg_479   |    4   |
|    B_1_addr_reg_474   |    4   |
|    acc_V_2_reg_531    |   12   |
|    acc_V_3_reg_536    |   12   |
|     acc_V_reg_447     |   12   |
|  add_ln232_1_reg_492  |   11   |
|   add_ln23_1_reg_453  |   11   |
|    add_ln23_reg_461   |    5   |
|    add_ln24_reg_487   |    5   |
|    empty_13_reg_466   |    1   |
|       i_reg_440       |    5   |
|   icmp_ln25_reg_512   |    1   |
|   icmp_ln27_reg_527   |    1   |
|       j_reg_148       |    5   |
|    phi_mul4_reg_433   |   11   |
|    phi_mul_reg_160    |   11   |
|select_ln1559_1_reg_547|    6   |
|  sext_ln1559_reg_542  |   26   |
|   sext_ln886_reg_517  |   10   |
|     tmp_1_reg_470     |    1   |
|     tmp_2_reg_497     |    2   |
|   zext_ln886_reg_522  |   10   |
+-----------------------+--------+
|         Total         |   174  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_117 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_130 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_136 |  p1  |   2  |   6  |   12   ||    9    |
| grp_access_fu_142 |  p1  |   2  |   6  |   12   ||    9    |
|     j_reg_148     |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_416    |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_416    |  p1  |   3  |   5  |   15   ||    14   |
|     grp_fu_425    |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   99   || 3.12886 ||    77   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   224  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   77   |
|  Register |    -   |    -   |   174  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   174  |   301  |
+-----------+--------+--------+--------+--------+
