-- Copying fread.txt to /work2/10238/vineeth_architect/stampede3/drv_copy/drv/build_stampede/drvr/drvr-run-fread/fread.txt
-- Copying fscanf.txt to /work2/10238/vineeth_architect/stampede3/drv_copy/drv/build_stampede/drvr/drvr-run-fscanf/fscanf.txt
-- Copying A.bin to /work2/10238/vineeth_architect/stampede3/drv_copy/drv/build_stampede/drvr/drvr-run-gemm_int_deter/A.bin
-- Copying B.bin to /work2/10238/vineeth_architect/stampede3/drv_copy/drv/build_stampede/drvr/drvr-run-gemm_int_deter/B.bin
-- Copying read.txt to /work2/10238/vineeth_architect/stampede3/drv_copy/drv/build_stampede/drvr/drvr-run-read/read.txt
-- Configuring done (0.3s)
-- Generating done (1.7s)
-- Build files have been written to: /work2/10238/vineeth_architect/stampede3/drv_copy/drv/build_stampede
Building binary...
[ 12%] Performing build step for 'rv64'
-- Configuring done (0.1s)
-- Generating done (1.1s)
-- Build files have been written to: /work2/10238/vineeth_architect/stampede3/drv_copy/drv/build_stampede/rv64
[  3%] Built target drvr_add
[  4%] Built target drvr_exit
[  9%] Built target drvr_shift
[ 10%] Built target drvr_lsu
[ 11%] Built target pandohammer
[ 15%] Built target drvr_fma
[ 15%] Built target drvr_float_lsu
[ 29%] Built target drvr_addressmap
[ 29%] Built target drvr-example
[ 29%] Built target drvr_amoswap
[ 39%] Built target drvr_gups
[ 39%] Built target drvr_fence
[ 39%] Built target drvr_fread
[ 39%] Built target drvr_fma-multith
[ 39%] Built target drvr_cycle
[ 45%] Built target drvr_fscanf
[ 45%] Built target drvr_leiden_single
[ 45%] Built target drvr_fstat
[ 50%] Built target drvr_dense_gemm
[ 50%] Built target drvr_stream_bw_l2sp
[ 50%] Built target drvr_bfs_multi_sw
[ 50%] Built target drvr_fib
[ 55%] Built target drvr_shared_read_l2sp
[ 55%] Built target drvr_bfs_multi_sw_l2sp
[ 62%] Built target drvr_attn_fixed
[ 69%] Built target drvr_bfs_multi_sw_barrier
[ 69%] Built target drvr_malloc
[ 69%] Built target drvr_bfs_multihart
[ 69%] Built target drvr_bfs
[ 77%] Built target drvr_bfs-multith
[ 77%] Built target drvr_list_traverse
[ 77%] Built target drvr_ptr_chase
[ 77%] Built target drvr_tc
[ 77%] Built target drvr_multihart
[ 77%] Built target drvr_tc_larger
[ 82%] Built target drvr_ph_hello
[ 88%] Built target drvr_gemm_int_rand
[ 88%] Built target drvr_print_int
[ 88%] Built target drvr_poke
[ 88%] Built target drvr_gemm_int_deter
[ 95%] Built target drvr_puts
[ 95%] Built target drvr_printf
[ 95%] Built target drvr_read
[ 98%] Built target drvr_wait-with-sleep
[ 98%] Built target drvr_write
[ 99%] Built target drvr_simple
[ 99%] Built target drvr_wait-without-sleep
[100%] Built target drvr_vread
[100%] Built target drvr_snprintf
[ 25%] Performing install step for 'rv64'
[ 11%] Built target drvr_add
[ 11%] Built target drvr_exit
[ 13%] Built target drvr_lsu
[ 13%] Built target drvr_float_lsu
[ 15%] Built target pandohammer
[ 15%] Built target drvr_shift
[ 15%] Built target drvr_fma
[ 17%] Built target drvr-example
[ 21%] Built target drvr_addressmap
[ 22%] Built target drvr_cycle
[ 22%] Built target drvr_amoswap
[ 30%] Built target drvr_fence
[ 34%] Built target drvr_fma-multith
[ 37%] Built target drvr_fib
[ 37%] Built target drvr_gups
[ 37%] Built target drvr_fread
[ 37%] Built target drvr_fscanf
[ 42%] Built target drvr_fstat
[ 49%] Built target drvr_malloc
[ 49%] Built target drvr_bfs_multi_sw
[ 49%] Built target drvr_attn_fixed
[ 49%] Built target drvr_dense_gemm
[ 49%] Built target drvr_leiden_single
[ 49%] Built target drvr_stream_bw_l2sp
[ 52%] Built target drvr_shared_read_l2sp
[ 55%] Built target drvr_bfs_multi_sw_l2sp
[ 56%] Built target drvr_bfs_multi_sw_barrier
[ 62%] Built target drvr_bfs_multihart
[ 64%] Built target drvr_bfs
[ 68%] Built target drvr_bfs-multith
[ 70%] Built target drvr_tc
[ 70%] Built target drvr_tc_larger
[ 70%] Built target drvr_list_traverse
[ 81%] Built target drvr_ptr_chase
[ 81%] Built target drvr_gemm_int_deter
[ 81%] Built target drvr_gemm_int_rand
[ 81%] Built target drvr_multihart
[ 85%] Built target drvr_poke
[ 86%] Built target drvr_puts
[ 86%] Built target drvr_ph_hello
[ 86%] Built target drvr_printf
[ 87%] Built target drvr_print_int
[ 87%] Built target drvr_read
[ 94%] Built target drvr_simple
[ 98%] Built target drvr_snprintf
[ 99%] Built target drvr_vread
[100%] Built target drvr_wait-with-sleep
[100%] Built target drvr_write
[100%] Built target drvr_wait-without-sleep
Install the project...
-- Install configuration: ""
-- Up-to-date: /work/.local/rv64/lib/crt.S
-- Up-to-date: /work/.local/rv64/lib/lock.c
-- Up-to-date: /work/.local/rv64/include/pandohammer/address.h
-- Up-to-date: /work/.local/rv64/include/pandohammer/atomic.h
-- Up-to-date: /work/.local/rv64/include/pandohammer/cpuinfo.h
-- Up-to-date: /work/.local/rv64/include/pandohammer/mmio.h
-- Up-to-date: /work/.local/rv64/include/pandohammer/staticdecl.h
-- Up-to-date: /work/.local/rv64/include/pandohammer/stringify.h
-- Up-to-date: /work/.local/rv64/include/pandohammer/hartsleep.h
-- Up-to-date: /work/.local/rv64/include/pandohammer/register.h
-- Up-to-date: /work/.local/rv64/lib/bsg_link.ld
-- Up-to-date: /work/.local/rv64/cmake/FindDRV.cmake
-- Up-to-date: /work/.local/rv64/cmake/DRVInclude.cmake
[ 37%] Completed 'rv64'
[100%] Built target rv64
[ 12%] Built target riscvinterpreter
[ 52%] Built target drvapi
[100%] Built target Drv
[ 68%] Built target drvapi
[ 87%] Built target pandocommand
[100%] Built target pandocommand_loader
Build complete
==============================================
RUN: stream_c64_t16 (8x8 cores, 16 threads/core)
==============================================
Parsing arguments
Building system
Running simualation
STREAM_BW_L2SP: 1024 harts, 64 words/hart (512 B), 160 iters
Total footprint: 512 KB in L2SP
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Simulation is complete, simulated time: 68.8275 ms

--- Summary for stream_c64_t16 ---
==========================================================================================
MEMORY ACCESS SUMMARY (PANDOHammer)
==========================================================================================

Metric                                        Value           Details                  
------------------------------------------------------------------------------------------
L1 Scratchpad (L1SP) Accesses                 110097781       91.2% of all accesses
  - Loads                                        78053685       
  - Stores                                       32044096       

L2 Scratchpad (L2SP) Accesses                 10559488        8.8% of all accesses
  - Loads                                        10485760       
  - Stores                                       73728          

DRAM Address Space Accesses                   18934           0.0% of all accesses
  - Loads                                        16153          
  - Stores                                       2781           

--- Useful vs Total Accesses (stat_phase filtering) ---
L1SP Total                     110097781    Useful:    85051392     Overhead:  22.7%
  - Loads:  total=78053685   useful=63741952  
  - Stores: total=32044096   useful=21309440  
  - Atomic: total=0          useful=0         
L2SP Total                     10559488     Useful:    10485760     Overhead:  0.7%
  - Loads:  total=10485760   useful=10485760  
  - Stores: total=73728      useful=0         
  - Atomic: total=0          useful=0         
DRAM Total                     832099       Useful:    0            Overhead:  100.0%
  - Loads:  total=16153      useful=0         
  - Stores: total=2781       useful=0         
  - Atomic: total=813165     useful=0         

DRAM Cache Hits                               15510           81.9% hit rate
DRAM Cache Misses (actual DRAM accesses)      3426           

--- Core-Perspective Latencies (includes interconnect) ---
  Avg DRAM Load Latency (end-to-end)          2067.7 cycles
  Estimated Cache Hit Latency                 -885.9 cycles
  Estimated Cache Miss Latency                15438.6 cycles
  Interconnect Overhead (round-trip)          -1210.2 cycles

--- Cache-Local Latencies (excludes interconnect) ---
  Cache Hit Latency                           324.3 cycles
  Cache Miss Latency                          16648.8 cycles

--- Overall Memory Performance ---           
  Avg Load Latency (all memory types)         369.7 cycles

--- Useful Phase Memory Performance (stat_phase=1 only) ---
  Useful Phase Duration (max core)            4242562         cycles (4.243 ms)
  Total Simulation Duration (max core)        61936762        cycles (61.937 ms)
  Startup/Teardown Overhead                   93.2%
  Avg Load Latency (useful phase)             107.3 cycles

==========================================================================================================================================================================
PER-CORE STATISTICS (Total | Useful Phase)
==========================================================================================================================================================================
Core                      Busy %     MemWait %  Idle %     uBusy %    uMemW %    uIdle %    L1SP Ld      L2SP Ld      DRAM Ld      I-Miss    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pxn0_hostcore             100.0      0.0        0.0        0.0        0.0        0.0        0            0            0            0         
pxn0_pod00                98.2       1.8        0.0        86.3       13.7       0.0        1252171      163840       745          3035      
pxn0_pod010               99.0       1.0        0.0        86.4       13.6       0.0        1177392      163840       240          652       
pxn0_pod011               98.9       1.1        0.0        86.4       13.6       0.0        1215388      163840       240          652       
pxn0_pod012               98.9       1.1        0.0        86.5       13.5       0.0        1182935      163840       240          652       
pxn0_pod013               99.0       1.0        0.0        86.5       13.5       0.0        1196960      163840       240          652       
pxn0_pod014               98.8       1.2        0.0        86.4       13.6       0.0        1219638      163840       240          652       
pxn0_pod015               98.9       1.1        0.0        86.3       13.7       0.0        1170134      163840       240          652       
pxn0_pod016               98.9       1.1        0.0        86.6       13.4       0.0        1233646      163840       240          652       
pxn0_pod017               99.0       1.0        0.0        86.3       13.7       0.0        1212940      163840       240          652       
pxn0_pod018               98.9       1.1        0.0        86.9       13.1       0.0        1221202      163840       240          652       
pxn0_pod019               98.5       1.5        0.0        86.5       13.5       0.0        1262903      163840       240          652       
pxn0_pod01                98.5       1.5        0.0        86.4       13.6       0.0        1222953      163840       240          652       
pxn0_pod020               99.0       1.0        0.0        86.4       13.6       0.0        1219927      163840       240          652       
pxn0_pod021               98.1       1.9        0.0        86.4       13.6       0.0        1242911      163840       240          652       
pxn0_pod022               99.0       1.0        0.0        86.7       13.3       0.0        1211461      163840       240          652       
pxn0_pod023               97.6       2.4        0.0        86.6       13.4       0.0        1257701      163840       240          652       
pxn0_pod024               99.0       1.0        0.0        86.4       13.6       0.0        1240242      163840       240          652       
pxn0_pod025               98.9       1.1        0.0        86.4       13.6       0.0        1188460      163840       240          652       
pxn0_pod026               99.0       1.0        0.0        86.4       13.6       0.0        1206847      163840       260          745       
pxn0_pod027               98.9       1.1        0.0        86.3       13.7       0.0        1251700      163840       240          652       
pxn0_pod028               98.8       1.2        0.0        86.5       13.5       0.0        1206803      163840       240          652       
pxn0_pod029               99.0       1.0        0.0        86.3       13.7       0.0        1166054      163840       240          652       
pxn0_pod02                98.9       1.1        0.0        86.6       13.4       0.0        1235346      163840       240          652       
pxn0_pod030               98.7       1.3        0.0        86.3       13.7       0.0        1231623      163840       240          652       
pxn0_pod031               98.8       1.2        0.0        86.3       13.7       0.0        1225588      163840       240          652       
pxn0_pod032               98.5       1.5        0.0        86.6       13.4       0.0        1244951      163840       240          652       
pxn0_pod033               97.9       2.1        0.0        86.6       13.4       0.0        1261509      163840       240          652       
pxn0_pod034               99.0       1.0        0.0        87.0       13.0       0.0        1205460      163840       240          652       
pxn0_pod035               98.5       1.5        0.0        86.6       13.4       0.0        1180385      163840       240          652       
pxn0_pod036               98.7       1.3        0.0        86.2       13.8       0.0        1284238      163840       240          652       
pxn0_pod037               99.1       0.9        0.0        86.6       13.4       0.0        1207961      163840       250          711       
pxn0_pod038               97.9       2.1        0.0        86.5       13.5       0.0        1241602      163840       240          652       
pxn0_pod039               98.9       1.1        0.0        86.4       13.6       0.0        1201550      163840       240          652       
pxn0_pod03                99.0       1.0        0.0        86.6       13.4       0.0        1167618      163840       240          652       
pxn0_pod040               99.0       1.0        0.0        86.7       13.3       0.0        1255831      163840       240          652       
pxn0_pod041               99.0       1.0        0.0        86.3       13.7       0.0        1193339      163840       240          652       
pxn0_pod042               99.0       1.0        0.0        86.4       13.6       0.0        1247873      163840       260          745       
pxn0_pod043               99.0       1.0        0.0        86.4       13.6       0.0        1142374      163840       283          872       
pxn0_pod044               98.9       1.1        0.0        86.5       13.5       0.0        1209591      163840       240          652       
pxn0_pod045               98.8       1.2        0.0        86.5       13.5       0.0        1234224      163840       240          652       
pxn0_pod046               99.0       1.0        0.0        86.2       13.8       0.0        1201103      163840       263          803       
pxn0_pod047               99.0       1.0        0.0        86.4       13.6       0.0        1226564      163840       263          803       
pxn0_pod048               99.0       1.0        0.0        86.4       13.6       0.0        1209761      163840       240          652       
pxn0_pod049               98.5       1.5        0.0        86.7       13.3       0.0        1248028      163840       240          652       
pxn0_pod04                99.0       1.0        0.0        86.1       13.9       0.0        1167361      163840       289          934       
pxn0_pod050               98.8       1.2        0.0        86.3       13.7       0.0        1222375      163840       240          652       
pxn0_pod051               99.0       1.0        0.0        86.3       13.7       0.0        1186310      163840       250          711       
pxn0_pod052               98.6       1.4        0.0        86.5       13.5       0.0        1265096      163840       240          652       
pxn0_pod053               99.1       0.9        0.0        86.4       13.6       0.0        1185573      163840       280          911       
pxn0_pod054               98.7       1.3        0.0        86.6       13.4       0.0        1216544      163840       240          652       
pxn0_pod055               98.4       1.6        0.0        86.5       13.5       0.0        1254046      163840       240          652       
pxn0_pod056               99.0       1.0        0.0        86.4       13.6       0.0        1196178      163840       240          652       
pxn0_pod057               99.1       0.9        0.0        86.5       13.5       0.0        1219665      163840       250          711       
pxn0_pod058               98.7       1.3        0.0        86.4       13.6       0.0        1238508      163840       240          652       
pxn0_pod059               97.6       2.4        0.0        86.5       13.5       0.0        1288284      163840       240          652       
pxn0_pod05                99.0       1.0        0.0        86.3       13.7       0.0        1252204      163840       260          745       
pxn0_pod060               99.1       0.9        0.0        86.7       13.3       0.0        1212158      163840       240          652       
pxn0_pod061               98.8       1.2        0.0        86.4       13.6       0.0        1180504      163840       240          652       
pxn0_pod062               98.6       1.4        0.0        86.6       13.4       0.0        1243778      163840       240          652       
pxn0_pod063               97.6       2.4        0.0        86.7       13.3       0.0        1261135      163840       240          652       
pxn0_pod06                98.9       1.1        0.0        86.3       13.7       0.0        1199085      163840       240          652       
pxn0_pod07                99.1       0.9        0.0        86.4       13.6       0.0        1196226      163840       260          745       
pxn0_pod08                99.0       1.0        0.0        86.2       13.8       0.0        1227271      163840       240          652       
pxn0_pod09                99.0       1.0        0.0        86.3       13.7       0.0        1224497      163840       240          652       

====================================================================================================
PER-DRAM-CACHE STATISTICS (cache-local latencies, add ~-1210 cycles for core-perspective)
====================================================================================================
DRAM Cache           Hits         Misses       Hit %      Hit Lat (cyc)   Miss Lat (cyc) 
----------------------------------------------------------------------------------------------------
pxn0_dram0           15510        3426         81.9       324.3           16648.8        

==================================================================================================================================================================================================================
L2SP BANK STATISTICS (per-bank MemController) [uUtil/uIAT = core-side useful-phase estimate]
==================================================================================================================================================================================================================
Bank                         Reads      Writes     Util %   uUtil %  Rejected   Avg Queue  Max Queue  Queue SD   Avg Rd Lat Min Rd Lat Max Rd Lat Rd Lat SD  Avg Wr Lat Avg IAT    uIAT      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pxn0_pod0_l2sp0              10485760   73728      15.3     247.2    0          146.13     980        343.47     953.2      5          980        11.11      847.2      6.52       0.40      

==============================================
STREAM BW SWEEP COMPLETE
Results in: build_stampede/drvr/stream_bw_results_64_bank1/
==============================================
