<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/SBret20/hdla_gen_hierarchy.html'.
Starting: parse design source files
INFO - (VHDL-1504) The default vhdl library search path is now "C:/lscc/diamond/3.2_x64/cae_library/vhdl_packages/vdbs"
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.2_x64/cae_library/synthesis/vhdl/machxo.vhd
(VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_1164 from C:/lscc/diamond/3.2_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_1164.vdb
WARNING - (VBSR-1011) file C:/lscc/diamond/3.2_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_1164.vdb is not an encrypted database, turning off decryption before restoring it
(VHDL-1493) Restoring VHDL parse-tree std.standard from C:/lscc/diamond/3.2_x64/cae_library/vhdl_packages/vdbs/std/standard.vdb
WARNING - (VBSR-1011) file C:/lscc/diamond/3.2_x64/cae_library/vhdl_packages/vdbs/std/standard.vdb is not an encrypted database, turning off decryption before restoring it
(VHDL-1481) Analyzing VHDL file E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/wordRegister.vhd
(VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_arith from C:/lscc/diamond/3.2_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_arith.vdb
WARNING - (VBSR-1011) file C:/lscc/diamond/3.2_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_arith.vdb is not an encrypted database, turning off decryption before restoring it
(VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_unsigned from C:/lscc/diamond/3.2_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_unsigned.vdb
WARNING - (VBSR-1011) file C:/lscc/diamond/3.2_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_unsigned.vdb is not an encrypted database, turning off decryption before restoring it
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/wordRegister.vhd(30,8-30,20) (VHDL-1012) analyzing entity wordregister
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/wordRegister.vhd(41,14-41,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/AERfifo.vhd
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/AERfifo.vhd(14,8-14,15) (VHDL-1012) analyzing entity aerfifo
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/AERfifo.vhd(30,14-30,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/clockgen.vhd
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/clockgen.vhd(14,8-14,16) (VHDL-1012) analyzing entity clockgen
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/clockgen.vhd(24,14-24,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/earlyPaketTimer.vhd
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/earlyPaketTimer.vhd(25,8-25,23) (VHDL-1012) analyzing entity earlypakettimer
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/earlyPaketTimer.vhd(33,14-33,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/EventBeforeOverflow.vhd
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/EventBeforeOverflow.vhd(30,8-30,27) (VHDL-1012) analyzing entity eventbeforeoverflow
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/EventBeforeOverflow.vhd(39,14-39,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/eventCounter.vhd
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/eventCounter.vhd(26,8-26,20) (VHDL-1012) analyzing entity eventcounter
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/eventCounter.vhd(35,14-35,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/fifoStatemachine.vhd
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/fifoStatemachine.vhd(25,8-25,24) (VHDL-1012) analyzing entity fifostatemachine
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/fifoStatemachine.vhd(53,14-53,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/monitorStateMachine.vhd
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/monitorStateMachine.vhd(25,8-25,27) (VHDL-1012) analyzing entity monitorstatemachine
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/monitorStateMachine.vhd(68,14-68,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/synchronizerStateMachine.vhd
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/synchronizerStateMachine.vhd(19,8-19,32) (VHDL-1012) analyzing entity synchronizerstatemachine
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/synchronizerStateMachine.vhd(45,14-45,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/timestampCounter.vhd
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/timestampCounter.vhd(25,8-25,24) (VHDL-1012) analyzing entity timestampcounter
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/timestampCounter.vhd(36,14-36,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/USBAER_top_level.vhd
(VHDL-1493) Restoring VHDL parse-tree ieee.numeric_std from C:/lscc/diamond/3.2_x64/cae_library/vhdl_packages/vdbs/ieee/numeric_std.vdb
WARNING - (VBSR-1011) file C:/lscc/diamond/3.2_x64/cae_library/vhdl_packages/vdbs/ieee/numeric_std.vdb is not an encrypted database, turning off decryption before restoring it
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/USBAER_top_level.vhd(26,8-26,24) (VHDL-1012) analyzing entity usbaer_top_level
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/USBAER_top_level.vhd(102,14-102,24) (VHDL-1010) analyzing architecture structural
(VHDL-1481) Analyzing VHDL file E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/ADCvalueReady.vhd
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/ADCvalueReady.vhd(25,8-25,21) (VHDL-1012) analyzing entity adcvalueready
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/ADCvalueReady.vhd(36,14-36,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/cDVSResetStateMachine.vhd
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/cDVSResetStateMachine.vhd(25,8-25,29) (VHDL-1012) analyzing entity cdvsresetstatemachine
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/cDVSResetStateMachine.vhd(37,14-37,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/shiftRegister.vhd
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/shiftRegister.vhd(30,8-30,21) (VHDL-1012) analyzing entity shiftregister
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/shiftRegister.vhd(42,14-42,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/ADCStateMachine_tb.vhd
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/ADCStateMachine_tb.vhd(20,8-20,26) (VHDL-1012) analyzing entity adcstatemachine_tb
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/ADCStateMachine_tb.vhd(23,14-23,25) (VHDL-1010) analyzing architecture behavioural
(VHDL-1481) Analyzing VHDL file E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/ADCStateMachine.vhd
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/ADCStateMachine.vhd(25,8-25,23) (VHDL-1012) analyzing entity adcstatemachine
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/ADCStateMachine.vhd(55,14-55,24) (VHDL-1010) analyzing architecture behavioral
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/EventBeforeOverflow.vhd(30,8-30,27) (VHDL-1067) elaborating EventBeforeOverflow(Behavioral)
WARNING - ../vhdl_packages/numeric_std.vhd(878,26-878,36) (VHDL-1200) range is empty (null range)
WARNING - ../vhdl_packages/numeric_std.vhd(879,24-879,34) (VHDL-1200) range is empty (null range)
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/USBAER_top_level.vhd(26,8-26,24) (VHDL-1067) elaborating USBAER_top_level(Structural)
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/clockgen.vhd(14,8-14,16) (VHDL-1067) elaborating clockgen_uniq_0(Structure)
WARNING - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/clockgen.vhd(79,5-80,33) (VHDL-1250) vlo remains a black-box since it has no binding entity
WARNING - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/clockgen.vhd(82,5-92,54) (VHDL-1250) ehxpllc remains a black-box since it has no binding entity
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/shiftRegister.vhd(30,8-30,21) (VHDL-1067) elaborating shiftRegister_uniq_0(Behavioral)
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/AERfifo.vhd(14,8-14,15) (VHDL-1067) elaborating AERfifo_uniq_0(Structure)
WARNING - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/AERfifo.vhd(140,5-171,27) (VHDL-1250) fifo8ka remains a black-box since it has no binding entity
WARNING - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/AERfifo.vhd(173,5-174,33) (VHDL-1250) vhi remains a black-box since it has no binding entity
WARNING - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/AERfifo.vhd(176,5-177,33) (VHDL-1250) vlo remains a black-box since it has no binding entity
WARNING - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/AERfifo.vhd(179,5-209,67) (VHDL-1250) fifo8ka remains a black-box since it has no binding entity
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/wordRegister.vhd(30,8-30,20) (VHDL-1067) elaborating wordRegister_uniq_0(Behavioral)
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/wordRegister.vhd(30,8-30,20) (VHDL-1067) elaborating wordRegister_uniq_1(Behavioral)
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/wordRegister.vhd(30,8-30,20) (VHDL-1067) elaborating wordRegister_uniq_2(Behavioral)
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/earlyPaketTimer.vhd(25,8-25,23) (VHDL-1067) elaborating earlyPaketTimer_uniq_0(Behavioral)
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/eventCounter.vhd(26,8-26,20) (VHDL-1067) elaborating eventCounter_uniq_0(Behavioral)
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/timestampCounter.vhd(25,8-25,24) (VHDL-1067) elaborating timestampCounter_uniq_0(Behavioral)
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/synchronizerStateMachine.vhd(19,8-19,32) (VHDL-1067) elaborating synchronizerStateMachine_uniq_0(Behavioral)
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/fifoStatemachine.vhd(25,8-25,24) (VHDL-1067) elaborating fifoStatemachine_uniq_0(Behavioral)
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/monitorStateMachine.vhd(25,8-25,27) (VHDL-1067) elaborating monitorStateMachine_uniq_0(Behavioral)
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/ADCStateMachine.vhd(25,8-25,23) (VHDL-1067) elaborating ADCStateMachine_uniq_0(Behavioral)
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/ADCvalueReady.vhd(25,8-25,21) (VHDL-1067) elaborating ADCvalueReady_uniq_0(Behavioral)
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/cDVSResetStateMachine.vhd(25,8-25,29) (VHDL-1067) elaborating cDVSResetStateMachine_uniq_0(Behavioral)
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/ADCStateMachine_tb.vhd(20,8-20,26) (VHDL-1067) elaborating ADCStateMachine_tb(Behavioural)
ERROR - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/ADCStateMachine_tb.vhd(43,2-43,12) (VHDL-1324) binding entity adcstatemachine_uniq_1 does not have port sbret10xei
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/ADCStateMachine.vhd(25,8-25,23) (VHDL-1259) adcstatemachine_uniq_1 is declared here
ERROR - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/ADCStateMachine_tb.vhd(44,5-44,17) (VHDL-1324) binding entity adcstatemachine_uniq_1 does not have port testpixelxei
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/ADCStateMachine.vhd(25,8-25,23) (VHDL-1259) adcstatemachine_uniq_1 is declared here
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/ADCStateMachine.vhd(25,8-25,23) (VHDL-1067) elaborating ADCStateMachine_uniq_1(Behavioral)
INFO - E:/deviceFirmwarePCBLayout/LatticeMachXO/DAViS_V4_SBret20/sourcecode/ADCStateMachine.vhd(25,8-25,23) (VHDL-1068) elaboration of entity adcstatemachine_uniq_1 failed
Done: design load finished with (2) errors, and (13) warnings

</PRE></BODY></HTML>