<!--  IBM_PROLOG_BEGIN_TAG
     This is an automatically generated prolog.
   
     $Source: src/usr/hwpf/hwp/fapiHwpAttributeInfo.xml $
   
     IBM CONFIDENTIAL
   
     COPYRIGHT International Business Machines Corp. 2011
   
     p1
   
     Object Code Only (OCO) source materials
     Licensed Internal Code Source Materials
     IBM HostBoot Licensed Internal Code
   
     The source code for this program is not published or other-
     wise divested of its trade secrets, irrespective of what has
     been deposited with the U.S. Copyright Office.
   
     Origin: 30
   
     IBM_PROLOG_END -->
<!--
    XML file specifying HWPF attributes.
    These are platInit attributes associated with the system.
    These attributes are not associated with particular targets.
    Each execution platform must initialize.
-->

<attributes>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_EXECUTION_PLATFORM</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
        Which execution platform the HW Procedure is running on
        Some HWPs (e.g. special wakeup) use different registers for different
          platforms to avoid arbitration problems when multiple platforms do
          the same thing concurrently
    </description>
    <valueType>uint8</valueType>
    <enum>HOST = 0x01, FSP = 0x02, OCC = 0x03</enum>
    <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_IS_SIMULATION</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>env: 1 = Awan/HWSimulator. 0 = Simics/RealHW.</description>
    <valueType>uint8</valueType>
    <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PROC_EPS_TABLE_TYPE</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
      Processor epsilon table type. Used to calculate the processor nest
      epsilon register values.
      Provided by the Machine Readable Workbook.
    </description>
    <valueType>uint8</valueType>
    <enum>EPS_TYPE_LE = 0x01, EPS_TYPE_HE = 0x02</enum>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PROC_FABRIC_PUMP_MODE</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
      Processor SMP Fabric broadcast scope configuration.
      MODE1 = default = chip/group/system/remote group/foreign.
      MODE2 = group/system/remote group/foreign.
      Provided by the Machine Readable Workbook.
    </description>
    <valueType>uint8</valueType>
    <enum>MODE1 = 0x01, MODE2 = 0x02</enum>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PROC_X_BUS_WIDTH</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
      Processor SMP X bus width.
      Provided by the Machine Readable Workbook.
    </description>
    <valueType>uint8</valueType>
    <enum>W4BYTE = 0x01, W8BYTE = 0x02</enum>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_ALL_MCS_IN_INTERLEAVING_GROUP</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
      If all MCS chiplets are in an interleaving group (1=true, 0=false).
      If true the SMP fabric is setup in normal mode.
      If false the SMP fabric is setup in checkerboard mode.
      Provided by the Machine Readable Workbook.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
    <persistRuntime/>
  </attribute>
</attributes>
