Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri May 17 01:11:43 2024
| Host         : DESKTOP-TJMPVE6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file platfomer_top_timing_summary_routed.rpt -pb platfomer_top_timing_summary_routed.pb -rpx platfomer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : platfomer_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f1/x_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f1/x_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f1/x_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f1/x_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f1/x_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f1/x_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f1/x_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f1/x_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f1/x_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f1/y_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f1/y_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f1/y_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f1/y_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f1/y_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f1/y_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f1/y_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f1/y_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f1/y_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f1/y_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f2/x_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f2/x_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f2/x_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f2/x_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f2/x_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f2/x_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f2/x_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f2/x_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f2/x_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f2/y_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f2/y_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f2/y_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f2/y_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f2/y_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f2/y_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f2/y_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f2/y_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f2/y_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f2/y_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f3/x_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f3/x_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f3/x_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f3/x_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f3/x_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f3/x_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f3/x_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f3/x_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f3/x_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f3/y_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f3/y_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f3/y_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f3/y_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f3/y_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f3/y_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f3/y_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f3/y_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f3/y_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f3/y_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f4/x_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f4/x_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f4/x_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f4/x_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f4/x_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f4/x_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f4/x_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f4/x_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f4/x_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f4/y_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f4/y_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f4/y_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f4/y_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f4/y_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f4/y_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f4/y_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f4/y_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f4/y_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fruits_unit/f4/y_reg[9]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: menu_unit/paused_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: player_unit/player_pos_x_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: player_unit/player_pos_x_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: player_unit/player_pos_x_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: player_unit/player_pos_x_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: player_unit/player_pos_x_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: player_unit/player_pos_x_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: player_unit/player_pos_x_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: player_unit/player_pos_x_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: player_unit/player_pos_x_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: player_unit/player_pos_x_reg[9]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[7]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[8]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[9]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[7]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[8]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 322 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 10 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.073        0.000                      0                  833        0.089        0.000                      0                  833        3.000        0.000                       0                   330  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk_b                     {0.000 5.000}      10.000          100.000         
  clk_100mhz_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clk_25mhz_clk_wiz_0     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_100mhz_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clk_25mhz_clk_wiz_0_1   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_b                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_100mhz_clk_wiz_0          2.134        0.000                      0                  593        0.166        0.000                      0                  593        4.500        0.000                       0                   304  
  clk_25mhz_clk_wiz_0          35.667        0.000                      0                   30        0.243        0.000                      0                   30       19.500        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_100mhz_clk_wiz_0_1        2.135        0.000                      0                  593        0.166        0.000                      0                  593        4.500        0.000                       0                   304  
  clk_25mhz_clk_wiz_0_1        35.670        0.000                      0                   30        0.243        0.000                      0                   30       19.500        0.000                       0                    22  
  clkfbout_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25mhz_clk_wiz_0     clk_100mhz_clk_wiz_0          1.073        0.000                      0                  142        0.289        0.000                      0                  142  
clk_100mhz_clk_wiz_0_1  clk_100mhz_clk_wiz_0          2.134        0.000                      0                  593        0.089        0.000                      0                  593  
clk_25mhz_clk_wiz_0_1   clk_100mhz_clk_wiz_0          1.076        0.000                      0                  142        0.292        0.000                      0                  142  
clk_25mhz_clk_wiz_0_1   clk_25mhz_clk_wiz_0          35.667        0.000                      0                   30        0.145        0.000                      0                   30  
clk_100mhz_clk_wiz_0    clk_100mhz_clk_wiz_0_1        2.134        0.000                      0                  593        0.089        0.000                      0                  593  
clk_25mhz_clk_wiz_0     clk_100mhz_clk_wiz_0_1        1.073        0.000                      0                  142        0.289        0.000                      0                  142  
clk_25mhz_clk_wiz_0_1   clk_100mhz_clk_wiz_0_1        1.076        0.000                      0                  142        0.292        0.000                      0                  142  
clk_25mhz_clk_wiz_0     clk_25mhz_clk_wiz_0_1        35.667        0.000                      0                   30        0.145        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       clk_100mhz_clk_wiz_0    clk_100mhz_clk_wiz_0          3.996        0.000                      0                  178        0.682        0.000                      0                  178  
**async_default**       clk_100mhz_clk_wiz_0_1  clk_100mhz_clk_wiz_0          3.996        0.000                      0                  178        0.605        0.000                      0                  178  
**async_default**       clk_100mhz_clk_wiz_0    clk_100mhz_clk_wiz_0_1        3.996        0.000                      0                  178        0.605        0.000                      0                  178  
**async_default**       clk_100mhz_clk_wiz_0_1  clk_100mhz_clk_wiz_0_1        3.997        0.000                      0                  178        0.682        0.000                      0                  178  
**async_default**       clk_100mhz_clk_wiz_0    clk_25mhz_clk_wiz_0           5.014        0.000                      0                   20        0.191        0.000                      0                   20  
**async_default**       clk_100mhz_clk_wiz_0_1  clk_25mhz_clk_wiz_0           5.014        0.000                      0                   20        0.191        0.000                      0                   20  
**async_default**       clk_100mhz_clk_wiz_0    clk_25mhz_clk_wiz_0_1         5.017        0.000                      0                   20        0.194        0.000                      0                   20  
**async_default**       clk_100mhz_clk_wiz_0_1  clk_25mhz_clk_wiz_0_1         5.017        0.000                      0                   20        0.194        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_b
  To Clock:  clk_b

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_b
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_b }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 2.004ns (27.952%)  route 5.165ns (72.048%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.886     3.829    vga_timing_unit/sel_17
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     3.953 r  vga_timing_unit/sel_i_3__1/O
                         net (fo=1, routed)           0.825     4.778    fruits_unit/ADDRARDADDR[5]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.072ns  (logic 2.004ns (28.337%)  route 5.068ns (71.663%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.786     3.729    fruits_unit/h_pos_reg[9]_1
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     3.853 r  fruits_unit/sel_i_12__1/O
                         net (fo=1, routed)           0.827     4.680    fruits_unit/apple_col[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 2.004ns (28.664%)  route 4.987ns (71.336%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.855     3.799    vga_timing_unit/sel_17
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.923 r  vga_timing_unit/sel_i_4__1/O
                         net (fo=1, routed)           0.677     4.600    fruits_unit/ADDRARDADDR[4]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.600    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.979ns  (logic 2.004ns (28.715%)  route 4.975ns (71.285%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.839     3.783    fruits_unit/h_pos_reg[9]_1
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.907 r  fruits_unit/sel_i_2__1/O
                         net (fo=1, routed)           0.681     4.587    fruits_unit/apple_row[4]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.587    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.971ns  (logic 2.004ns (28.749%)  route 4.967ns (71.251%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.688     3.632    fruits_unit/h_pos_reg[9]_1
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124     3.756 r  fruits_unit/sel_i_1__1/O
                         net (fo=1, routed)           0.823     4.579    fruits_unit/apple_row[5]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 2.004ns (28.978%)  route 4.912ns (71.022%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.777     3.720    vga_timing_unit/sel_17
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.844 r  vga_timing_unit/sel_i_5__1/O
                         net (fo=1, routed)           0.680     4.524    fruits_unit/ADDRARDADDR[3]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.524    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.397ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel__0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.906ns  (logic 2.004ns (29.020%)  route 4.902ns (70.980%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.875     2.889    fruits_unit/h_pos_reg[9]_0
    SLICE_X9Y39          LUT5 (Prop_lut5_I0_O)        0.124     3.013 r  fruits_unit/sel__0_i_13/O
                         net (fo=12, routed)          0.499     3.512    fruits_unit/h_pos_reg[9]_2
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.636 r  fruits_unit/sel__0_i_1/O
                         net (fo=1, routed)           0.878     4.514    fruits_unit/cherry_row[5]
    RAMB18_X0Y16         RAMB18E1                                     r  fruits_unit/sel__0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.493     7.979    fruits_unit/clk_100mhz
    RAMB18_X0Y16         RAMB18E1                                     r  fruits_unit/sel__0/CLKARDCLK
                         clock pessimism             -0.425     7.554    
                         clock uncertainty           -0.077     7.477    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.911    fruits_unit/sel__0
  -------------------------------------------------------------------
                         required time                          6.911    
                         arrival time                          -4.514    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 2.004ns (29.308%)  route 4.834ns (70.692%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.685     3.629    fruits_unit/h_pos_reg[9]_1
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124     3.753 r  fruits_unit/sel_i_6__1/O
                         net (fo=1, routed)           0.693     4.446    fruits_unit/apple_row[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.446    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.496ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.424ns  (logic 2.128ns (28.665%)  route 5.296ns (71.335%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 8.002 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          1.069     4.012    vga_timing_unit/sel_17
    SLICE_X7Y43          LUT6 (Prop_lut6_I1_O)        0.124     4.136 r  vga_timing_unit/rgb_reg[7]_i_2/O
                         net (fo=4, routed)           0.772     4.908    vga_timing_unit/rgb_reg[7]_i_2_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124     5.032 r  vga_timing_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.032    vga_timing_unit_n_161
    SLICE_X5Y40          FDCE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.515     8.002    clk_100mhz
    SLICE_X5Y40          FDCE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.425     7.576    
                         clock uncertainty           -0.077     7.499    
    SLICE_X5Y40          FDCE (Setup_fdce_C_D)        0.029     7.528    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.528    
                         arrival time                          -5.032    
  -------------------------------------------------------------------
                         slack                                  2.496    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.802ns  (logic 2.004ns (29.460%)  route 4.798ns (70.540%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.733     3.677    vga_timing_unit/sel_17
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.801 r  vga_timing_unit/sel_i_11__1/O
                         net (fo=1, routed)           0.610     4.411    fruits_unit/ADDRARDADDR[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                  2.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 fruits_unit/f1/x_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  fruits_unit/f1/x_pos_reg[6]/Q
                         net (fo=1, routed)           0.112    -0.285    fruits_unit/f1/x_pos_reg_n_0_[6]
    SLICE_X3Y35          FDCE                                         r  fruits_unit/f1/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.861    -0.308    fruits_unit/f1/clk_100mhz
    SLICE_X3Y35          FDCE                                         r  fruits_unit/f1/x_reg[6]/C
                         clock pessimism             -0.216    -0.523    
    SLICE_X3Y35          FDCE (Hold_fdce_C_D)         0.072    -0.451    fruits_unit/f1/x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 fruits_unit/f2/x_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.227%)  route 0.113ns (40.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.593    -0.536    fruits_unit/f2/clk_100mhz
    SLICE_X2Y38          FDCE                                         r  fruits_unit/f2/x_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  fruits_unit/f2/x_pos_reg[7]/Q
                         net (fo=1, routed)           0.113    -0.259    fruits_unit/f2/x_pos_reg_n_0_[7]
    SLICE_X5Y38          FDCE                                         r  fruits_unit/f2/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.862    -0.307    fruits_unit/f2/clk_100mhz
    SLICE_X5Y38          FDCE                                         r  fruits_unit/f2/x_reg[7]/C
                         clock pessimism             -0.195    -0.501    
    SLICE_X5Y38          FDCE (Hold_fdce_C_D)         0.070    -0.431    fruits_unit/f2/x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 fruits_unit/f2/x_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    fruits_unit/f2/clk_100mhz
    SLICE_X1Y35          FDCE                                         r  fruits_unit/f2/x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  fruits_unit/f2/x_pos_reg[5]/Q
                         net (fo=1, routed)           0.118    -0.280    fruits_unit/f2/x_pos_reg_n_0_[5]
    SLICE_X0Y36          FDCE                                         r  fruits_unit/f2/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.861    -0.308    fruits_unit/f2/clk_100mhz
    SLICE_X0Y36          FDCE                                         r  fruits_unit/f2/x_reg[5]/C
                         clock pessimism             -0.216    -0.523    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.070    -0.453    fruits_unit/f2/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 fruits_unit/f3/x_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.929%)  route 0.147ns (51.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.564    -0.565    fruits_unit/f3/clk_100mhz
    SLICE_X13Y39         FDCE                                         r  fruits_unit/f3/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  fruits_unit/f3/x_pos_reg[3]/Q
                         net (fo=1, routed)           0.147    -0.277    fruits_unit/f3/x_pos_reg_n_0_[3]
    SLICE_X12Y40         FDCE                                         r  fruits_unit/f3/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.835    -0.334    fruits_unit/f3/clk_100mhz
    SLICE_X12Y40         FDCE                                         r  fruits_unit/f3/x_reg[3]/C
                         clock pessimism             -0.215    -0.548    
    SLICE_X12Y40         FDCE (Hold_fdce_C_D)         0.085    -0.463    fruits_unit/f3/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 fruits_unit/f3/x_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.894%)  route 0.147ns (51.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.564    -0.565    fruits_unit/f3/clk_100mhz
    SLICE_X13Y39         FDCE                                         r  fruits_unit/f3/x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  fruits_unit/f3/x_pos_reg[2]/Q
                         net (fo=1, routed)           0.147    -0.277    fruits_unit/f3/x_pos_reg_n_0_[2]
    SLICE_X12Y40         FDCE                                         r  fruits_unit/f3/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.835    -0.334    fruits_unit/f3/clk_100mhz
    SLICE_X12Y40         FDCE                                         r  fruits_unit/f3/x_reg[2]/C
                         clock pessimism             -0.215    -0.548    
    SLICE_X12Y40         FDCE (Hold_fdce_C_D)         0.085    -0.463    fruits_unit/f3/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 fruits_unit/f1/y_pos_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/y_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.671%)  route 0.149ns (51.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.590    -0.539    fruits_unit/f1/clk_100mhz
    SLICE_X1Y33          FDPE                                         r  fruits_unit/f1/y_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDPE (Prop_fdpe_C_Q)         0.141    -0.398 r  fruits_unit/f1/y_pos_reg[5]/Q
                         net (fo=7, routed)           0.149    -0.250    fruits_unit/f1/y_pos_reg[5]
    SLICE_X5Y33          FDPE                                         r  fruits_unit/f1/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.857    -0.312    fruits_unit/f1/clk_100mhz
    SLICE_X5Y33          FDPE                                         r  fruits_unit/f1/y_reg[5]/C
                         clock pessimism             -0.195    -0.506    
    SLICE_X5Y33          FDPE (Hold_fdpe_C_D)         0.070    -0.436    fruits_unit/f1/y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 fruits_unit/f3/x_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.564    -0.565    fruits_unit/f3/clk_100mhz
    SLICE_X13Y39         FDCE                                         r  fruits_unit/f3/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  fruits_unit/f3/x_pos_reg[6]/Q
                         net (fo=1, routed)           0.145    -0.279    fruits_unit/f3/x_pos_reg_n_0_[6]
    SLICE_X13Y41         FDCE                                         r  fruits_unit/f3/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.835    -0.334    fruits_unit/f3/clk_100mhz
    SLICE_X13Y41         FDCE                                         r  fruits_unit/f3/x_reg[6]/C
                         clock pessimism             -0.215    -0.548    
    SLICE_X13Y41         FDCE (Hold_fdce_C_D)         0.070    -0.478    fruits_unit/f3/x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 fruits_unit/f1/x_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  fruits_unit/f1/x_pos_reg[2]/Q
                         net (fo=1, routed)           0.144    -0.253    fruits_unit/f1/x_pos_reg_n_0_[2]
    SLICE_X3Y35          FDCE                                         r  fruits_unit/f1/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.861    -0.308    fruits_unit/f1/clk_100mhz
    SLICE_X3Y35          FDCE                                         r  fruits_unit/f1/x_reg[2]/C
                         clock pessimism             -0.216    -0.523    
    SLICE_X3Y35          FDCE (Hold_fdce_C_D)         0.070    -0.453    fruits_unit/f1/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 fruits_unit/f3/y_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.967%)  route 0.141ns (50.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.565    -0.564    fruits_unit/f3/clk_100mhz
    SLICE_X15Y40         FDCE                                         r  fruits_unit/f3/y_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  fruits_unit/f3/y_pos_reg[4]/Q
                         net (fo=4, routed)           0.141    -0.282    fruits_unit/f3/y_pos_reg[4]
    SLICE_X15Y41         FDCE                                         r  fruits_unit/f3/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.835    -0.334    fruits_unit/f3/clk_100mhz
    SLICE_X15Y41         FDCE                                         r  fruits_unit/f3/y_reg[4]/C
                         clock pessimism             -0.215    -0.548    
    SLICE_X15Y41         FDCE (Hold_fdce_C_D)         0.066    -0.482    fruits_unit/f3/y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 fruits_unit/f4/y_pos_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/y_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.142%)  route 0.123ns (42.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.595    -0.534    fruits_unit/f4/clk_100mhz
    SLICE_X2Y45          FDPE                                         r  fruits_unit/f4/y_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDPE (Prop_fdpe_C_Q)         0.164    -0.370 r  fruits_unit/f4/y_pos_reg[7]/Q
                         net (fo=5, routed)           0.123    -0.247    fruits_unit/f4/y_pos_reg[7]
    SLICE_X1Y45          FDPE                                         r  fruits_unit/f4/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.303    fruits_unit/f4/clk_100mhz
    SLICE_X1Y45          FDPE                                         r  fruits_unit/f4/y_reg[7]/C
                         clock pessimism             -0.216    -0.518    
    SLICE_X1Y45          FDPE (Hold_fdpe_C_D)         0.070    -0.448    fruits_unit/f4/y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16    fruits_unit/sel__0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12    menu_unit/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y17    fruits_unit/sel__1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y20    score_unit/sel/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7     fruits_unit/sel__2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9     fruits_unit/sel/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6     player_unit/sel/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11    menu_unit/sel/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clock_instance/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT0
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X3Y43     player_unit/player_pos_x_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X3Y43     player_unit/player_pos_x_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X3Y43     player_unit/player_pos_x_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y43     player_unit/player_pos_x_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X4Y34     fruits_unit/f1/y_pos_reg[6]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X4Y34     fruits_unit/f1/y_pos_reg[7]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X4Y34     fruits_unit/f1/y_pos_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y34     fruits_unit/f1/y_pos_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y51     menu_unit/b1/sync_buffer_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y52     menu_unit/b1/sync_buffer_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y34     fruits_unit/f1/x_pos_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y35     fruits_unit/f1/x_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y35     fruits_unit/f1/x_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y35     fruits_unit/f1/x_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y35     fruits_unit/f1/x_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y35     fruits_unit/f1/x_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y35     fruits_unit/f1/x_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y35     fruits_unit/f1/x_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y36     fruits_unit/f1/x_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y36     fruits_unit/f1/x_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.667ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.934ns (23.392%)  route 3.059ns (76.608%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 38.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.740     1.610    vga_timing_unit/v_pos
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.519    38.006    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.425    37.580    
                         clock uncertainty           -0.098    37.482    
    SLICE_X3Y46          FDCE (Setup_fdce_C_CE)      -0.205    37.277    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         37.277    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                 35.667    

Slack (MET) :             35.667ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.934ns (23.392%)  route 3.059ns (76.608%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 38.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.740     1.610    vga_timing_unit/v_pos
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.519    38.006    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.425    37.580    
                         clock uncertainty           -0.098    37.482    
    SLICE_X3Y46          FDCE (Setup_fdce_C_CE)      -0.205    37.277    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.277    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                 35.667    

Slack (MET) :             35.667ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.934ns (23.392%)  route 3.059ns (76.608%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 38.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.740     1.610    vga_timing_unit/v_pos
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.519    38.006    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.425    37.580    
                         clock uncertainty           -0.098    37.482    
    SLICE_X3Y46          FDCE (Setup_fdce_C_CE)      -0.205    37.277    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.277    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                 35.667    

Slack (MET) :             35.808ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.934ns (24.242%)  route 2.919ns (75.758%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.600     1.470    vga_timing_unit/v_pos
    SLICE_X3Y47          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y47          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.425    37.581    
                         clock uncertainty           -0.098    37.483    
    SLICE_X3Y47          FDCE (Setup_fdce_C_CE)      -0.205    37.278    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.278    
                         arrival time                          -1.470    
  -------------------------------------------------------------------
                         slack                                 35.808    

Slack (MET) :             35.867ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.934ns (24.622%)  route 2.859ns (75.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.541     1.411    vga_timing_unit/v_pos
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.425    37.581    
                         clock uncertainty           -0.098    37.483    
    SLICE_X3Y48          FDCE (Setup_fdce_C_CE)      -0.205    37.278    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.278    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 35.867    

Slack (MET) :             35.867ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.934ns (24.622%)  route 2.859ns (75.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.541     1.411    vga_timing_unit/v_pos
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.425    37.581    
                         clock uncertainty           -0.098    37.483    
    SLICE_X3Y48          FDCE (Setup_fdce_C_CE)      -0.205    37.278    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         37.278    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 35.867    

Slack (MET) :             35.867ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.934ns (24.622%)  route 2.859ns (75.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.541     1.411    vga_timing_unit/v_pos
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.425    37.581    
                         clock uncertainty           -0.098    37.483    
    SLICE_X3Y48          FDCE (Setup_fdce_C_CE)      -0.205    37.278    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         37.278    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 35.867    

Slack (MET) :             35.867ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.934ns (24.622%)  route 2.859ns (75.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.541     1.411    vga_timing_unit/v_pos
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.425    37.581    
                         clock uncertainty           -0.098    37.483    
    SLICE_X3Y48          FDCE (Setup_fdce_C_CE)      -0.205    37.278    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         37.278    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 35.867    

Slack (MET) :             35.867ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.934ns (24.622%)  route 2.859ns (75.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.541     1.411    vga_timing_unit/v_pos
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.425    37.581    
                         clock uncertainty           -0.098    37.483    
    SLICE_X3Y48          FDCE (Setup_fdce_C_CE)      -0.205    37.278    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         37.278    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 35.867    

Slack (MET) :             36.079ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 0.934ns (25.976%)  route 2.662ns (74.024%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 38.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.343     1.213    vga_timing_unit/v_pos
    SLICE_X4Y49          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.518    38.005    vga_timing_unit/CLK
    SLICE_X4Y49          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.409    37.595    
                         clock uncertainty           -0.098    37.497    
    SLICE_X4Y49          FDCE (Setup_fdce_C_CE)      -0.205    37.292    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         37.292    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                 36.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.790%)  route 0.418ns (69.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          0.418     0.024    vga_timing_unit/x[0]
    SLICE_X5Y51          LUT4 (Prop_lut4_I1_O)        0.045     0.069 r  vga_timing_unit/h_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     0.069    vga_timing_unit/h_pos[3]
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.039    -0.266    
    SLICE_X5Y51          FDCE (Hold_fdce_C_D)         0.092    -0.174    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.473%)  route 0.223ns (54.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=44, routed)          0.223    -0.171    vga_timing_unit/x[6]
    SLICE_X6Y48          LUT6 (Prop_lut6_I2_O)        0.045    -0.126 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    vga_timing_unit/h_pos[9]
    SLICE_X6Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X6Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.216    -0.519    
    SLICE_X6Y48          FDCE (Hold_fdce_C_D)         0.120    -0.399    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.469%)  route 0.206ns (52.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.592    -0.537    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=50, routed)          0.206    -0.190    vga_timing_unit/x[1]
    SLICE_X5Y50          LUT5 (Prop_lut5_I1_O)        0.045    -0.145 r  vga_timing_unit/h_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    vga_timing_unit/h_pos[4]
    SLICE_X5Y50          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y50          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism             -0.215    -0.521    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.091    -0.430    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.096%)  route 0.209ns (52.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.592    -0.537    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=50, routed)          0.209    -0.187    vga_timing_unit/x[1]
    SLICE_X5Y51          LUT3 (Prop_lut3_I0_O)        0.045    -0.142 r  vga_timing_unit/h_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    vga_timing_unit/h_pos[2]
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism             -0.231    -0.537    
    SLICE_X5Y51          FDCE (Hold_fdce_C_D)         0.092    -0.445    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.885%)  route 0.228ns (55.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.596    -0.533    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=53, routed)          0.228    -0.164    vga_timing_unit/y[0]
    SLICE_X3Y47          LUT6 (Prop_lut6_I4_O)        0.045    -0.119 r  vga_timing_unit/v_pos[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.119    vga_timing_unit/v_pos[9]_i_2_n_0
    SLICE_X3Y47          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867    -0.302    vga_timing_unit/CLK
    SLICE_X3Y47          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.216    -0.517    
    SLICE_X3Y47          FDCE (Hold_fdce_C_D)         0.091    -0.426    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.421%)  route 0.274ns (59.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.596    -0.533    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          0.274    -0.118    vga_timing_unit/y[5]
    SLICE_X4Y49          LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  vga_timing_unit/v_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    vga_timing_unit/v_pos[6]_i_1_n_0
    SLICE_X4Y49          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X4Y49          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.195    -0.498    
    SLICE_X4Y49          FDCE (Hold_fdce_C_D)         0.092    -0.406    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.507%)  route 0.242ns (56.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=43, routed)          0.242    -0.153    vga_timing_unit/x[5]
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.045    -0.108 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    vga_timing_unit/h_pos[5]
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.232    -0.535    
    SLICE_X4Y48          FDCE (Hold_fdce_C_D)         0.092    -0.443    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.226ns (52.513%)  route 0.204ns (47.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.596    -0.533    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.128    -0.405 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          0.204    -0.201    vga_timing_unit/y[3]
    SLICE_X3Y48          LUT6 (Prop_lut6_I3_O)        0.098    -0.103 r  vga_timing_unit/v_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    vga_timing_unit/v_pos[5]_i_1_n_0
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867    -0.302    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.232    -0.533    
    SLICE_X3Y48          FDCE (Hold_fdce_C_D)         0.092    -0.441    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.183ns (40.299%)  route 0.271ns (59.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=44, routed)          0.271    -0.123    vga_timing_unit/x[6]
    SLICE_X4Y48          LUT4 (Prop_lut4_I2_O)        0.042    -0.081 r  vga_timing_unit/h_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.081    vga_timing_unit/h_pos[7]
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism             -0.232    -0.535    
    SLICE_X4Y48          FDCE (Hold_fdce_C_D)         0.107    -0.428    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.686%)  route 0.260ns (58.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=44, routed)          0.260    -0.134    vga_timing_unit/x[6]
    SLICE_X4Y48          LUT6 (Prop_lut6_I3_O)        0.045    -0.089 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    vga_timing_unit/h_pos[8]
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.232    -0.535    
    SLICE_X4Y48          FDCE (Hold_fdce_C_D)         0.092    -0.443    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.354    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   clock_instance/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X5Y49     vga_timing_unit/h_pos_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X5Y51     vga_timing_unit/h_pos_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X5Y51     vga_timing_unit/h_pos_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X5Y51     vga_timing_unit/h_pos_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X5Y50     vga_timing_unit/h_pos_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X4Y48     vga_timing_unit/h_pos_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X4Y48     vga_timing_unit/h_pos_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X4Y48     vga_timing_unit/h_pos_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y46     vga_timing_unit/v_pos_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y46     vga_timing_unit/v_pos_reg[7]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y46     vga_timing_unit/v_pos_reg[8]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y49     vga_timing_unit/h_pos_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y51     vga_timing_unit/h_pos_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y51     vga_timing_unit/h_pos_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y51     vga_timing_unit/h_pos_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y50     vga_timing_unit/h_pos_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y48     vga_timing_unit/h_pos_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y48     vga_timing_unit/h_pos_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y49     vga_timing_unit/h_pos_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y48     vga_timing_unit/h_pos_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y48     vga_timing_unit/h_pos_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y48     vga_timing_unit/h_pos_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y48     vga_timing_unit/h_pos_reg[8]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y48     vga_timing_unit/h_pos_reg[9]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y49     vga_timing_unit/v_pos_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y51     vga_timing_unit/h_pos_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y51     vga_timing_unit/h_pos_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y51     vga_timing_unit/h_pos_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   clock_instance/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_b }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.135ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 2.004ns (27.952%)  route 5.165ns (72.048%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.886     3.829    vga_timing_unit/sel_17
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     3.953 r  vga_timing_unit/sel_i_3__1/O
                         net (fo=1, routed)           0.825     4.778    fruits_unit/ADDRARDADDR[5]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.072ns  (logic 2.004ns (28.337%)  route 5.068ns (71.663%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.786     3.729    fruits_unit/h_pos_reg[9]_1
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     3.853 r  fruits_unit/sel_i_12__1/O
                         net (fo=1, routed)           0.827     4.680    fruits_unit/apple_col[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.313ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 2.004ns (28.664%)  route 4.987ns (71.336%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.855     3.799    vga_timing_unit/sel_17
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.923 r  vga_timing_unit/sel_i_4__1/O
                         net (fo=1, routed)           0.677     4.600    fruits_unit/ADDRARDADDR[4]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.600    
  -------------------------------------------------------------------
                         slack                                  2.313    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.979ns  (logic 2.004ns (28.715%)  route 4.975ns (71.285%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.839     3.783    fruits_unit/h_pos_reg[9]_1
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.907 r  fruits_unit/sel_i_2__1/O
                         net (fo=1, routed)           0.681     4.587    fruits_unit/apple_row[4]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.587    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.971ns  (logic 2.004ns (28.749%)  route 4.967ns (71.251%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.688     3.632    fruits_unit/h_pos_reg[9]_1
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124     3.756 r  fruits_unit/sel_i_1__1/O
                         net (fo=1, routed)           0.823     4.579    fruits_unit/apple_row[5]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 2.004ns (28.978%)  route 4.912ns (71.022%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.777     3.720    vga_timing_unit/sel_17
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.844 r  vga_timing_unit/sel_i_5__1/O
                         net (fo=1, routed)           0.680     4.524    fruits_unit/ADDRARDADDR[3]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.524    
  -------------------------------------------------------------------
                         slack                                  2.388    

Slack (MET) :             2.397ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel__0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.906ns  (logic 2.004ns (29.020%)  route 4.902ns (70.980%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.875     2.889    fruits_unit/h_pos_reg[9]_0
    SLICE_X9Y39          LUT5 (Prop_lut5_I0_O)        0.124     3.013 r  fruits_unit/sel__0_i_13/O
                         net (fo=12, routed)          0.499     3.512    fruits_unit/h_pos_reg[9]_2
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.636 r  fruits_unit/sel__0_i_1/O
                         net (fo=1, routed)           0.878     4.514    fruits_unit/cherry_row[5]
    RAMB18_X0Y16         RAMB18E1                                     r  fruits_unit/sel__0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.493     7.979    fruits_unit/clk_100mhz
    RAMB18_X0Y16         RAMB18E1                                     r  fruits_unit/sel__0/CLKARDCLK
                         clock pessimism             -0.425     7.554    
                         clock uncertainty           -0.077     7.477    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.911    fruits_unit/sel__0
  -------------------------------------------------------------------
                         required time                          6.911    
                         arrival time                          -4.514    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 2.004ns (29.308%)  route 4.834ns (70.692%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.685     3.629    fruits_unit/h_pos_reg[9]_1
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124     3.753 r  fruits_unit/sel_i_6__1/O
                         net (fo=1, routed)           0.693     4.446    fruits_unit/apple_row[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.446    
  -------------------------------------------------------------------
                         slack                                  2.466    

Slack (MET) :             2.497ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.424ns  (logic 2.128ns (28.665%)  route 5.296ns (71.335%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 8.002 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          1.069     4.012    vga_timing_unit/sel_17
    SLICE_X7Y43          LUT6 (Prop_lut6_I1_O)        0.124     4.136 r  vga_timing_unit/rgb_reg[7]_i_2/O
                         net (fo=4, routed)           0.772     4.908    vga_timing_unit/rgb_reg[7]_i_2_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124     5.032 r  vga_timing_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.032    vga_timing_unit_n_161
    SLICE_X5Y40          FDCE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.515     8.002    clk_100mhz
    SLICE_X5Y40          FDCE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.425     7.576    
                         clock uncertainty           -0.077     7.500    
    SLICE_X5Y40          FDCE (Setup_fdce_C_D)        0.029     7.529    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.529    
                         arrival time                          -5.032    
  -------------------------------------------------------------------
                         slack                                  2.497    

Slack (MET) :             2.502ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.802ns  (logic 2.004ns (29.460%)  route 4.798ns (70.540%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.733     3.677    vga_timing_unit/sel_17
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.801 r  vga_timing_unit/sel_i_11__1/O
                         net (fo=1, routed)           0.610     4.411    fruits_unit/ADDRARDADDR[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                  2.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 fruits_unit/f1/x_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  fruits_unit/f1/x_pos_reg[6]/Q
                         net (fo=1, routed)           0.112    -0.285    fruits_unit/f1/x_pos_reg_n_0_[6]
    SLICE_X3Y35          FDCE                                         r  fruits_unit/f1/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.861    -0.308    fruits_unit/f1/clk_100mhz
    SLICE_X3Y35          FDCE                                         r  fruits_unit/f1/x_reg[6]/C
                         clock pessimism             -0.216    -0.523    
    SLICE_X3Y35          FDCE (Hold_fdce_C_D)         0.072    -0.451    fruits_unit/f1/x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 fruits_unit/f2/x_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.227%)  route 0.113ns (40.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.593    -0.536    fruits_unit/f2/clk_100mhz
    SLICE_X2Y38          FDCE                                         r  fruits_unit/f2/x_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  fruits_unit/f2/x_pos_reg[7]/Q
                         net (fo=1, routed)           0.113    -0.259    fruits_unit/f2/x_pos_reg_n_0_[7]
    SLICE_X5Y38          FDCE                                         r  fruits_unit/f2/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.862    -0.307    fruits_unit/f2/clk_100mhz
    SLICE_X5Y38          FDCE                                         r  fruits_unit/f2/x_reg[7]/C
                         clock pessimism             -0.195    -0.501    
    SLICE_X5Y38          FDCE (Hold_fdce_C_D)         0.070    -0.431    fruits_unit/f2/x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 fruits_unit/f2/x_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    fruits_unit/f2/clk_100mhz
    SLICE_X1Y35          FDCE                                         r  fruits_unit/f2/x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  fruits_unit/f2/x_pos_reg[5]/Q
                         net (fo=1, routed)           0.118    -0.280    fruits_unit/f2/x_pos_reg_n_0_[5]
    SLICE_X0Y36          FDCE                                         r  fruits_unit/f2/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.861    -0.308    fruits_unit/f2/clk_100mhz
    SLICE_X0Y36          FDCE                                         r  fruits_unit/f2/x_reg[5]/C
                         clock pessimism             -0.216    -0.523    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.070    -0.453    fruits_unit/f2/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 fruits_unit/f3/x_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.929%)  route 0.147ns (51.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.564    -0.565    fruits_unit/f3/clk_100mhz
    SLICE_X13Y39         FDCE                                         r  fruits_unit/f3/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  fruits_unit/f3/x_pos_reg[3]/Q
                         net (fo=1, routed)           0.147    -0.277    fruits_unit/f3/x_pos_reg_n_0_[3]
    SLICE_X12Y40         FDCE                                         r  fruits_unit/f3/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.835    -0.334    fruits_unit/f3/clk_100mhz
    SLICE_X12Y40         FDCE                                         r  fruits_unit/f3/x_reg[3]/C
                         clock pessimism             -0.215    -0.548    
    SLICE_X12Y40         FDCE (Hold_fdce_C_D)         0.085    -0.463    fruits_unit/f3/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 fruits_unit/f3/x_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.894%)  route 0.147ns (51.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.564    -0.565    fruits_unit/f3/clk_100mhz
    SLICE_X13Y39         FDCE                                         r  fruits_unit/f3/x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  fruits_unit/f3/x_pos_reg[2]/Q
                         net (fo=1, routed)           0.147    -0.277    fruits_unit/f3/x_pos_reg_n_0_[2]
    SLICE_X12Y40         FDCE                                         r  fruits_unit/f3/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.835    -0.334    fruits_unit/f3/clk_100mhz
    SLICE_X12Y40         FDCE                                         r  fruits_unit/f3/x_reg[2]/C
                         clock pessimism             -0.215    -0.548    
    SLICE_X12Y40         FDCE (Hold_fdce_C_D)         0.085    -0.463    fruits_unit/f3/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 fruits_unit/f1/y_pos_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/y_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.671%)  route 0.149ns (51.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.590    -0.539    fruits_unit/f1/clk_100mhz
    SLICE_X1Y33          FDPE                                         r  fruits_unit/f1/y_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDPE (Prop_fdpe_C_Q)         0.141    -0.398 r  fruits_unit/f1/y_pos_reg[5]/Q
                         net (fo=7, routed)           0.149    -0.250    fruits_unit/f1/y_pos_reg[5]
    SLICE_X5Y33          FDPE                                         r  fruits_unit/f1/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.857    -0.312    fruits_unit/f1/clk_100mhz
    SLICE_X5Y33          FDPE                                         r  fruits_unit/f1/y_reg[5]/C
                         clock pessimism             -0.195    -0.506    
    SLICE_X5Y33          FDPE (Hold_fdpe_C_D)         0.070    -0.436    fruits_unit/f1/y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 fruits_unit/f3/x_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.564    -0.565    fruits_unit/f3/clk_100mhz
    SLICE_X13Y39         FDCE                                         r  fruits_unit/f3/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  fruits_unit/f3/x_pos_reg[6]/Q
                         net (fo=1, routed)           0.145    -0.279    fruits_unit/f3/x_pos_reg_n_0_[6]
    SLICE_X13Y41         FDCE                                         r  fruits_unit/f3/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.835    -0.334    fruits_unit/f3/clk_100mhz
    SLICE_X13Y41         FDCE                                         r  fruits_unit/f3/x_reg[6]/C
                         clock pessimism             -0.215    -0.548    
    SLICE_X13Y41         FDCE (Hold_fdce_C_D)         0.070    -0.478    fruits_unit/f3/x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 fruits_unit/f1/x_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  fruits_unit/f1/x_pos_reg[2]/Q
                         net (fo=1, routed)           0.144    -0.253    fruits_unit/f1/x_pos_reg_n_0_[2]
    SLICE_X3Y35          FDCE                                         r  fruits_unit/f1/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.861    -0.308    fruits_unit/f1/clk_100mhz
    SLICE_X3Y35          FDCE                                         r  fruits_unit/f1/x_reg[2]/C
                         clock pessimism             -0.216    -0.523    
    SLICE_X3Y35          FDCE (Hold_fdce_C_D)         0.070    -0.453    fruits_unit/f1/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 fruits_unit/f3/y_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.967%)  route 0.141ns (50.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.565    -0.564    fruits_unit/f3/clk_100mhz
    SLICE_X15Y40         FDCE                                         r  fruits_unit/f3/y_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  fruits_unit/f3/y_pos_reg[4]/Q
                         net (fo=4, routed)           0.141    -0.282    fruits_unit/f3/y_pos_reg[4]
    SLICE_X15Y41         FDCE                                         r  fruits_unit/f3/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.835    -0.334    fruits_unit/f3/clk_100mhz
    SLICE_X15Y41         FDCE                                         r  fruits_unit/f3/y_reg[4]/C
                         clock pessimism             -0.215    -0.548    
    SLICE_X15Y41         FDCE (Hold_fdce_C_D)         0.066    -0.482    fruits_unit/f3/y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 fruits_unit/f4/y_pos_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/y_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.142%)  route 0.123ns (42.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.595    -0.534    fruits_unit/f4/clk_100mhz
    SLICE_X2Y45          FDPE                                         r  fruits_unit/f4/y_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDPE (Prop_fdpe_C_Q)         0.164    -0.370 r  fruits_unit/f4/y_pos_reg[7]/Q
                         net (fo=5, routed)           0.123    -0.247    fruits_unit/f4/y_pos_reg[7]
    SLICE_X1Y45          FDPE                                         r  fruits_unit/f4/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.303    fruits_unit/f4/clk_100mhz
    SLICE_X1Y45          FDPE                                         r  fruits_unit/f4/y_reg[7]/C
                         clock pessimism             -0.216    -0.518    
    SLICE_X1Y45          FDPE (Hold_fdpe_C_D)         0.070    -0.448    fruits_unit/f4/y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16    fruits_unit/sel__0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12    menu_unit/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y17    fruits_unit/sel__1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y20    score_unit/sel/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7     fruits_unit/sel__2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9     fruits_unit/sel/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6     player_unit/sel/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11    menu_unit/sel/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clock_instance/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT0
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X3Y43     player_unit/player_pos_x_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X3Y43     player_unit/player_pos_x_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X3Y43     player_unit/player_pos_x_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y43     player_unit/player_pos_x_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X4Y34     fruits_unit/f1/y_pos_reg[6]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X4Y34     fruits_unit/f1/y_pos_reg[7]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X4Y34     fruits_unit/f1/y_pos_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y34     fruits_unit/f1/y_pos_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y51     menu_unit/b1/sync_buffer_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y52     menu_unit/b1/sync_buffer_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y34     fruits_unit/f1/x_pos_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y35     fruits_unit/f1/x_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y35     fruits_unit/f1/x_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y35     fruits_unit/f1/x_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y35     fruits_unit/f1/x_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y35     fruits_unit/f1/x_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y35     fruits_unit/f1/x_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y35     fruits_unit/f1/x_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y36     fruits_unit/f1/x_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y36     fruits_unit/f1/x_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.670ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.934ns (23.392%)  route 3.059ns (76.608%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 38.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.740     1.610    vga_timing_unit/v_pos
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.519    38.006    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.425    37.580    
                         clock uncertainty           -0.095    37.485    
    SLICE_X3Y46          FDCE (Setup_fdce_C_CE)      -0.205    37.280    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         37.280    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                 35.670    

Slack (MET) :             35.670ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.934ns (23.392%)  route 3.059ns (76.608%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 38.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.740     1.610    vga_timing_unit/v_pos
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.519    38.006    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.425    37.580    
                         clock uncertainty           -0.095    37.485    
    SLICE_X3Y46          FDCE (Setup_fdce_C_CE)      -0.205    37.280    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.280    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                 35.670    

Slack (MET) :             35.670ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.934ns (23.392%)  route 3.059ns (76.608%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 38.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.740     1.610    vga_timing_unit/v_pos
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.519    38.006    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.425    37.580    
                         clock uncertainty           -0.095    37.485    
    SLICE_X3Y46          FDCE (Setup_fdce_C_CE)      -0.205    37.280    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.280    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                 35.670    

Slack (MET) :             35.811ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.934ns (24.242%)  route 2.919ns (75.758%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.600     1.470    vga_timing_unit/v_pos
    SLICE_X3Y47          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y47          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.425    37.581    
                         clock uncertainty           -0.095    37.486    
    SLICE_X3Y47          FDCE (Setup_fdce_C_CE)      -0.205    37.281    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.281    
                         arrival time                          -1.470    
  -------------------------------------------------------------------
                         slack                                 35.811    

Slack (MET) :             35.870ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.934ns (24.622%)  route 2.859ns (75.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.541     1.411    vga_timing_unit/v_pos
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.425    37.581    
                         clock uncertainty           -0.095    37.486    
    SLICE_X3Y48          FDCE (Setup_fdce_C_CE)      -0.205    37.281    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.281    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 35.870    

Slack (MET) :             35.870ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.934ns (24.622%)  route 2.859ns (75.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.541     1.411    vga_timing_unit/v_pos
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.425    37.581    
                         clock uncertainty           -0.095    37.486    
    SLICE_X3Y48          FDCE (Setup_fdce_C_CE)      -0.205    37.281    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         37.281    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 35.870    

Slack (MET) :             35.870ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.934ns (24.622%)  route 2.859ns (75.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.541     1.411    vga_timing_unit/v_pos
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.425    37.581    
                         clock uncertainty           -0.095    37.486    
    SLICE_X3Y48          FDCE (Setup_fdce_C_CE)      -0.205    37.281    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         37.281    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 35.870    

Slack (MET) :             35.870ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.934ns (24.622%)  route 2.859ns (75.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.541     1.411    vga_timing_unit/v_pos
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.425    37.581    
                         clock uncertainty           -0.095    37.486    
    SLICE_X3Y48          FDCE (Setup_fdce_C_CE)      -0.205    37.281    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         37.281    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 35.870    

Slack (MET) :             35.870ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.934ns (24.622%)  route 2.859ns (75.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.541     1.411    vga_timing_unit/v_pos
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.425    37.581    
                         clock uncertainty           -0.095    37.486    
    SLICE_X3Y48          FDCE (Setup_fdce_C_CE)      -0.205    37.281    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         37.281    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 35.870    

Slack (MET) :             36.082ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 0.934ns (25.976%)  route 2.662ns (74.024%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 38.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.343     1.213    vga_timing_unit/v_pos
    SLICE_X4Y49          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.518    38.005    vga_timing_unit/CLK
    SLICE_X4Y49          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.409    37.595    
                         clock uncertainty           -0.095    37.500    
    SLICE_X4Y49          FDCE (Setup_fdce_C_CE)      -0.205    37.295    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         37.295    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                 36.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.790%)  route 0.418ns (69.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          0.418     0.024    vga_timing_unit/x[0]
    SLICE_X5Y51          LUT4 (Prop_lut4_I1_O)        0.045     0.069 r  vga_timing_unit/h_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     0.069    vga_timing_unit/h_pos[3]
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.039    -0.266    
    SLICE_X5Y51          FDCE (Hold_fdce_C_D)         0.092    -0.174    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.473%)  route 0.223ns (54.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=44, routed)          0.223    -0.171    vga_timing_unit/x[6]
    SLICE_X6Y48          LUT6 (Prop_lut6_I2_O)        0.045    -0.126 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    vga_timing_unit/h_pos[9]
    SLICE_X6Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X6Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.216    -0.519    
    SLICE_X6Y48          FDCE (Hold_fdce_C_D)         0.120    -0.399    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.469%)  route 0.206ns (52.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.592    -0.537    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=50, routed)          0.206    -0.190    vga_timing_unit/x[1]
    SLICE_X5Y50          LUT5 (Prop_lut5_I1_O)        0.045    -0.145 r  vga_timing_unit/h_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    vga_timing_unit/h_pos[4]
    SLICE_X5Y50          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y50          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism             -0.215    -0.521    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.091    -0.430    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.096%)  route 0.209ns (52.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.592    -0.537    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=50, routed)          0.209    -0.187    vga_timing_unit/x[1]
    SLICE_X5Y51          LUT3 (Prop_lut3_I0_O)        0.045    -0.142 r  vga_timing_unit/h_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    vga_timing_unit/h_pos[2]
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism             -0.231    -0.537    
    SLICE_X5Y51          FDCE (Hold_fdce_C_D)         0.092    -0.445    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.885%)  route 0.228ns (55.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.596    -0.533    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=53, routed)          0.228    -0.164    vga_timing_unit/y[0]
    SLICE_X3Y47          LUT6 (Prop_lut6_I4_O)        0.045    -0.119 r  vga_timing_unit/v_pos[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.119    vga_timing_unit/v_pos[9]_i_2_n_0
    SLICE_X3Y47          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867    -0.302    vga_timing_unit/CLK
    SLICE_X3Y47          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.216    -0.517    
    SLICE_X3Y47          FDCE (Hold_fdce_C_D)         0.091    -0.426    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.421%)  route 0.274ns (59.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.596    -0.533    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          0.274    -0.118    vga_timing_unit/y[5]
    SLICE_X4Y49          LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  vga_timing_unit/v_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    vga_timing_unit/v_pos[6]_i_1_n_0
    SLICE_X4Y49          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X4Y49          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.195    -0.498    
    SLICE_X4Y49          FDCE (Hold_fdce_C_D)         0.092    -0.406    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.507%)  route 0.242ns (56.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=43, routed)          0.242    -0.153    vga_timing_unit/x[5]
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.045    -0.108 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    vga_timing_unit/h_pos[5]
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.232    -0.535    
    SLICE_X4Y48          FDCE (Hold_fdce_C_D)         0.092    -0.443    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.226ns (52.513%)  route 0.204ns (47.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.596    -0.533    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.128    -0.405 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          0.204    -0.201    vga_timing_unit/y[3]
    SLICE_X3Y48          LUT6 (Prop_lut6_I3_O)        0.098    -0.103 r  vga_timing_unit/v_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    vga_timing_unit/v_pos[5]_i_1_n_0
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867    -0.302    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.232    -0.533    
    SLICE_X3Y48          FDCE (Hold_fdce_C_D)         0.092    -0.441    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.183ns (40.299%)  route 0.271ns (59.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=44, routed)          0.271    -0.123    vga_timing_unit/x[6]
    SLICE_X4Y48          LUT4 (Prop_lut4_I2_O)        0.042    -0.081 r  vga_timing_unit/h_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.081    vga_timing_unit/h_pos[7]
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism             -0.232    -0.535    
    SLICE_X4Y48          FDCE (Hold_fdce_C_D)         0.107    -0.428    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.686%)  route 0.260ns (58.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=44, routed)          0.260    -0.134    vga_timing_unit/x[6]
    SLICE_X4Y48          LUT6 (Prop_lut6_I3_O)        0.045    -0.089 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    vga_timing_unit/h_pos[8]
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.232    -0.535    
    SLICE_X4Y48          FDCE (Hold_fdce_C_D)         0.092    -0.443    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.354    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   clock_instance/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X5Y49     vga_timing_unit/h_pos_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X5Y51     vga_timing_unit/h_pos_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X5Y51     vga_timing_unit/h_pos_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X5Y51     vga_timing_unit/h_pos_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X5Y50     vga_timing_unit/h_pos_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X4Y48     vga_timing_unit/h_pos_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X4Y48     vga_timing_unit/h_pos_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X4Y48     vga_timing_unit/h_pos_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y46     vga_timing_unit/v_pos_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y46     vga_timing_unit/v_pos_reg[7]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y46     vga_timing_unit/v_pos_reg[8]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y49     vga_timing_unit/h_pos_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y51     vga_timing_unit/h_pos_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y51     vga_timing_unit/h_pos_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y51     vga_timing_unit/h_pos_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y50     vga_timing_unit/h_pos_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y48     vga_timing_unit/h_pos_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y48     vga_timing_unit/h_pos_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y49     vga_timing_unit/h_pos_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y48     vga_timing_unit/h_pos_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y48     vga_timing_unit/h_pos_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y48     vga_timing_unit/h_pos_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y48     vga_timing_unit/h_pos_reg[8]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y48     vga_timing_unit/h_pos_reg[9]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y49     vga_timing_unit/v_pos_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y51     vga_timing_unit/h_pos_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y51     vga_timing_unit/h_pos_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y51     vga_timing_unit/h_pos_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   clock_instance/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.157ns (27.260%)  route 5.756ns (72.740%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.886     4.585    vga_timing_unit/sel_17
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     4.709 r  vga_timing_unit/sel_i_3__1/O
                         net (fo=1, routed)           0.825     5.533    fruits_unit/ADDRARDADDR[5]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.218     7.172    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     6.606    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -5.533    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.815ns  (logic 2.157ns (27.599%)  route 5.658ns (72.401%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.786     4.485    fruits_unit/h_pos_reg[9]_1
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     4.609 r  fruits_unit/sel_i_12__1/O
                         net (fo=1, routed)           0.827     5.436    fruits_unit/apple_col[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.218     7.172    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     6.606    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.735ns  (logic 2.157ns (27.887%)  route 5.578ns (72.113%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.855     4.554    vga_timing_unit/sel_17
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124     4.678 r  vga_timing_unit/sel_i_4__1/O
                         net (fo=1, routed)           0.677     5.355    fruits_unit/ADDRARDADDR[4]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.218     7.172    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.606    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 2.157ns (27.932%)  route 5.565ns (72.068%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.839     4.538    fruits_unit/h_pos_reg[9]_1
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     4.662 r  fruits_unit/sel_i_2__1/O
                         net (fo=1, routed)           0.681     5.343    fruits_unit/apple_row[4]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.218     7.172    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.606    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -5.343    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 2.157ns (27.961%)  route 5.557ns (72.039%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.688     4.387    fruits_unit/h_pos_reg[9]_1
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124     4.511 r  fruits_unit/sel_i_1__1/O
                         net (fo=1, routed)           0.823     5.335    fruits_unit/apple_row[5]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.218     7.172    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.606    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -5.335    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 2.157ns (28.163%)  route 5.502ns (71.837%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.777     4.476    vga_timing_unit/sel_17
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124     4.600 r  vga_timing_unit/sel_i_5__1/O
                         net (fo=1, routed)           0.680     5.280    fruits_unit/ADDRARDADDR[3]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.218     7.172    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.606    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -5.280    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel__0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.649ns  (logic 2.157ns (28.200%)  route 5.492ns (71.800%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.875     3.644    fruits_unit/h_pos_reg[9]_0
    SLICE_X9Y39          LUT5 (Prop_lut5_I0_O)        0.124     3.768 r  fruits_unit/sel__0_i_13/O
                         net (fo=12, routed)          0.499     4.267    fruits_unit/h_pos_reg[9]_2
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.391 r  fruits_unit/sel__0_i_1/O
                         net (fo=1, routed)           0.878     5.269    fruits_unit/cherry_row[5]
    RAMB18_X0Y16         RAMB18E1                                     r  fruits_unit/sel__0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.493     7.979    fruits_unit/clk_100mhz
    RAMB18_X0Y16         RAMB18E1                                     r  fruits_unit/sel__0/CLKARDCLK
                         clock pessimism             -0.590     7.390    
                         clock uncertainty           -0.218     7.171    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.605    fruits_unit/sel__0
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.581ns  (logic 2.157ns (28.452%)  route 5.424ns (71.548%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.685     4.384    fruits_unit/h_pos_reg[9]_1
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124     4.508 r  fruits_unit/sel_i_6__1/O
                         net (fo=1, routed)           0.693     5.202    fruits_unit/apple_row[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.218     7.172    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.606    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.167ns  (logic 2.281ns (27.929%)  route 5.886ns (72.071%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 8.002 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          1.069     4.768    vga_timing_unit/sel_17
    SLICE_X7Y43          LUT6 (Prop_lut6_I1_O)        0.124     4.892 r  vga_timing_unit/rgb_reg[7]_i_2/O
                         net (fo=4, routed)           0.772     5.664    vga_timing_unit/rgb_reg[7]_i_2_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124     5.788 r  vga_timing_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.788    vga_timing_unit_n_161
    SLICE_X5Y40          FDCE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.515     8.002    clk_100mhz
    SLICE_X5Y40          FDCE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.590     7.412    
                         clock uncertainty           -0.218     7.194    
    SLICE_X5Y40          FDCE (Setup_fdce_C_D)        0.029     7.223    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.223    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.546ns  (logic 2.157ns (28.585%)  route 5.389ns (71.415%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.733     4.432    vga_timing_unit/sel_17
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124     4.556 r  vga_timing_unit/sel_i_11__1/O
                         net (fo=1, routed)           0.610     5.166    fruits_unit/ADDRARDADDR[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.218     7.172    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.606    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -5.166    
  -------------------------------------------------------------------
                         slack                                  1.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.188ns (19.826%)  route 0.760ns (80.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.592    -0.537    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          0.493     0.097    vga_timing_unit/x[3]
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.047     0.144 r  vga_timing_unit/sel_i_9/O
                         net (fo=1, routed)           0.267     0.411    score_unit/ADDRARDADDR[3]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.218     0.013    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.109     0.122    score_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.298ns (27.618%)  route 0.781ns (72.382%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.592    -0.537    vga_timing_unit/CLK
    SLICE_X5Y50          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=54, routed)          0.257    -0.139    vga_timing_unit/x[4]
    SLICE_X6Y50          LUT4 (Prop_lut4_I2_O)        0.046    -0.093 r  vga_timing_unit/sel_i_19/O
                         net (fo=4, routed)           0.299     0.206    vga_timing_unit/sel_i_19_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.111     0.317 r  vga_timing_unit/sel_i_2/O
                         net (fo=1, routed)           0.225     0.542    score_unit/ADDRARDADDR[10]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.218     0.013    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.196    score_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.301ns (30.021%)  route 0.702ns (69.979%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 f  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=47, routed)          0.378    -0.017    vga_timing_unit/x[8]
    SLICE_X3Y49          LUT6 (Prop_lut6_I2_O)        0.045     0.028 r  vga_timing_unit/player_pos_x[9]_i_6/O
                         net (fo=2, routed)           0.324     0.352    player_unit/player_pos_x_reg[9]_10
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.045     0.397 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.397    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.467 r  player_unit/player_pos_x_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.467    player_unit/player_pos_x_reg[4]_i_1_n_7
    SLICE_X3Y43          FDPE                                         r  player_unit/player_pos_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.303    player_unit/CLK
    SLICE_X3Y43          FDPE                                         r  player_unit/player_pos_x_reg[1]/C
                         clock pessimism              0.087    -0.216    
                         clock uncertainty            0.218     0.003    
    SLICE_X3Y43          FDPE (Hold_fdpe_C_D)         0.105     0.108    player_unit/player_pos_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.186ns (16.838%)  route 0.919ns (83.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.595    -0.534    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=64, routed)          0.718     0.325    vga_timing_unit/y[4]
    SLICE_X8Y51          LUT5 (Prop_lut5_I4_O)        0.045     0.370 r  vga_timing_unit/sel_i_4/O
                         net (fo=1, routed)           0.201     0.570    score_unit/ADDRARDADDR[8]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.218     0.013    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.196    score_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.363ns (32.410%)  route 0.757ns (67.590%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          0.226    -0.169    fruits_unit/f4/sel_i_18__0[0]
    SLICE_X5Y47          LUT2 (Prop_lut2_I1_O)        0.045    -0.124 r  fruits_unit/f4/sel_i_68__0/O
                         net (fo=1, routed)           0.000    -0.124    vga_timing_unit/sel_18[0]
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.054 r  vga_timing_unit/sel_i_23__1/O[0]
                         net (fo=1, routed)           0.158     0.104    fruits_unit/sel_1[0]
    SLICE_X6Y45          LUT6 (Prop_lut6_I1_O)        0.107     0.211 r  fruits_unit/sel_i_12__1/O
                         net (fo=1, routed)           0.373     0.585    fruits_unit/apple_col[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.879    -0.289    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.202    
                         clock uncertainty            0.218     0.016    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.199    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.585    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.337ns (32.446%)  route 0.702ns (67.554%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 f  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=47, routed)          0.378    -0.017    vga_timing_unit/x[8]
    SLICE_X3Y49          LUT6 (Prop_lut6_I2_O)        0.045     0.028 r  vga_timing_unit/player_pos_x[9]_i_6/O
                         net (fo=2, routed)           0.324     0.352    player_unit/player_pos_x_reg[9]_10
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.045     0.397 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.397    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.503 r  player_unit/player_pos_x_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.503    player_unit/player_pos_x_reg[4]_i_1_n_6
    SLICE_X3Y43          FDPE                                         r  player_unit/player_pos_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.303    player_unit/CLK
    SLICE_X3Y43          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
                         clock pessimism              0.087    -0.216    
                         clock uncertainty            0.218     0.003    
    SLICE_X3Y43          FDPE (Hold_fdpe_C_D)         0.105     0.108    player_unit/player_pos_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.377ns (34.951%)  route 0.702ns (65.049%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 f  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=47, routed)          0.378    -0.017    vga_timing_unit/x[8]
    SLICE_X3Y49          LUT6 (Prop_lut6_I2_O)        0.045     0.028 r  vga_timing_unit/player_pos_x[9]_i_6/O
                         net (fo=2, routed)           0.324     0.352    player_unit/player_pos_x_reg[9]_10
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.045     0.397 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.397    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.543 r  player_unit/player_pos_x_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.543    player_unit/player_pos_x_reg[4]_i_1_n_5
    SLICE_X3Y43          FDCE                                         r  player_unit/player_pos_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.303    player_unit/CLK
    SLICE_X3Y43          FDCE                                         r  player_unit/player_pos_x_reg[3]/C
                         clock pessimism              0.087    -0.216    
                         clock uncertainty            0.218     0.003    
    SLICE_X3Y43          FDCE (Hold_fdce_C_D)         0.105     0.108    player_unit/player_pos_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.378ns (32.180%)  route 0.797ns (67.820%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.596    -0.533    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=53, routed)          0.202    -0.190    vga_timing_unit/y[0]
    SLICE_X2Y47          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.061 r  vga_timing_unit/sel_i_19__1/O[1]
                         net (fo=1, routed)           0.282     0.221    vga_timing_unit/sel_i_19__1_n_6
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.108     0.329 r  vga_timing_unit/sel_i_5__1/O
                         net (fo=1, routed)           0.313     0.641    fruits_unit/ADDRARDADDR[3]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.879    -0.289    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.202    
                         clock uncertainty            0.218     0.016    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.199    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.360ns (30.624%)  route 0.816ns (69.376%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.596    -0.533    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          0.139    -0.254    fruits_unit/f4/sel_i_17__1[5]
    SLICE_X2Y48          LUT2 (Prop_lut2_I1_O)        0.045    -0.209 r  fruits_unit/f4/sel_i_25__0/O
                         net (fo=1, routed)           0.000    -0.209    vga_timing_unit/sel_24[0]
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.143 r  vga_timing_unit/sel_i_14__1/O[1]
                         net (fo=1, routed)           0.303     0.160    fruits_unit/sel_8[1]
    SLICE_X7Y45          LUT6 (Prop_lut6_I1_O)        0.108     0.268 r  fruits_unit/sel_i_1__1/O
                         net (fo=1, routed)           0.374     0.642    fruits_unit/apple_row[5]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.879    -0.289    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.202    
                         clock uncertainty            0.218     0.016    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.199    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.642    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.397ns (36.136%)  route 0.702ns (63.864%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 f  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=47, routed)          0.378    -0.017    vga_timing_unit/x[8]
    SLICE_X3Y49          LUT6 (Prop_lut6_I2_O)        0.045     0.028 r  vga_timing_unit/player_pos_x[9]_i_6/O
                         net (fo=2, routed)           0.324     0.352    player_unit/player_pos_x_reg[9]_10
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.045     0.397 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.397    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     0.563 r  player_unit/player_pos_x_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.563    player_unit/player_pos_x_reg[4]_i_1_n_4
    SLICE_X3Y43          FDCE                                         r  player_unit/player_pos_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.303    player_unit/CLK
    SLICE_X3Y43          FDCE                                         r  player_unit/player_pos_x_reg[4]/C
                         clock pessimism              0.087    -0.216    
                         clock uncertainty            0.218     0.003    
    SLICE_X3Y43          FDCE (Hold_fdce_C_D)         0.105     0.108    player_unit/player_pos_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.456    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 2.004ns (27.952%)  route 5.165ns (72.048%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.886     3.829    vga_timing_unit/sel_17
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     3.953 r  vga_timing_unit/sel_i_3__1/O
                         net (fo=1, routed)           0.825     4.778    fruits_unit/ADDRARDADDR[5]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.072ns  (logic 2.004ns (28.337%)  route 5.068ns (71.663%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.786     3.729    fruits_unit/h_pos_reg[9]_1
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     3.853 r  fruits_unit/sel_i_12__1/O
                         net (fo=1, routed)           0.827     4.680    fruits_unit/apple_col[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 2.004ns (28.664%)  route 4.987ns (71.336%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.855     3.799    vga_timing_unit/sel_17
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.923 r  vga_timing_unit/sel_i_4__1/O
                         net (fo=1, routed)           0.677     4.600    fruits_unit/ADDRARDADDR[4]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.600    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.979ns  (logic 2.004ns (28.715%)  route 4.975ns (71.285%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.839     3.783    fruits_unit/h_pos_reg[9]_1
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.907 r  fruits_unit/sel_i_2__1/O
                         net (fo=1, routed)           0.681     4.587    fruits_unit/apple_row[4]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.587    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.971ns  (logic 2.004ns (28.749%)  route 4.967ns (71.251%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.688     3.632    fruits_unit/h_pos_reg[9]_1
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124     3.756 r  fruits_unit/sel_i_1__1/O
                         net (fo=1, routed)           0.823     4.579    fruits_unit/apple_row[5]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 2.004ns (28.978%)  route 4.912ns (71.022%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.777     3.720    vga_timing_unit/sel_17
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.844 r  vga_timing_unit/sel_i_5__1/O
                         net (fo=1, routed)           0.680     4.524    fruits_unit/ADDRARDADDR[3]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.524    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.397ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel__0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.906ns  (logic 2.004ns (29.020%)  route 4.902ns (70.980%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.875     2.889    fruits_unit/h_pos_reg[9]_0
    SLICE_X9Y39          LUT5 (Prop_lut5_I0_O)        0.124     3.013 r  fruits_unit/sel__0_i_13/O
                         net (fo=12, routed)          0.499     3.512    fruits_unit/h_pos_reg[9]_2
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.636 r  fruits_unit/sel__0_i_1/O
                         net (fo=1, routed)           0.878     4.514    fruits_unit/cherry_row[5]
    RAMB18_X0Y16         RAMB18E1                                     r  fruits_unit/sel__0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.493     7.979    fruits_unit/clk_100mhz
    RAMB18_X0Y16         RAMB18E1                                     r  fruits_unit/sel__0/CLKARDCLK
                         clock pessimism             -0.425     7.554    
                         clock uncertainty           -0.077     7.477    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.911    fruits_unit/sel__0
  -------------------------------------------------------------------
                         required time                          6.911    
                         arrival time                          -4.514    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 2.004ns (29.308%)  route 4.834ns (70.692%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.685     3.629    fruits_unit/h_pos_reg[9]_1
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124     3.753 r  fruits_unit/sel_i_6__1/O
                         net (fo=1, routed)           0.693     4.446    fruits_unit/apple_row[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.446    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.496ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.424ns  (logic 2.128ns (28.665%)  route 5.296ns (71.335%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 8.002 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          1.069     4.012    vga_timing_unit/sel_17
    SLICE_X7Y43          LUT6 (Prop_lut6_I1_O)        0.124     4.136 r  vga_timing_unit/rgb_reg[7]_i_2/O
                         net (fo=4, routed)           0.772     4.908    vga_timing_unit/rgb_reg[7]_i_2_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124     5.032 r  vga_timing_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.032    vga_timing_unit_n_161
    SLICE_X5Y40          FDCE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.515     8.002    clk_100mhz
    SLICE_X5Y40          FDCE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.425     7.576    
                         clock uncertainty           -0.077     7.499    
    SLICE_X5Y40          FDCE (Setup_fdce_C_D)        0.029     7.528    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.528    
                         arrival time                          -5.032    
  -------------------------------------------------------------------
                         slack                                  2.496    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.802ns  (logic 2.004ns (29.460%)  route 4.798ns (70.540%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.733     3.677    vga_timing_unit/sel_17
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.801 r  vga_timing_unit/sel_i_11__1/O
                         net (fo=1, routed)           0.610     4.411    fruits_unit/ADDRARDADDR[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                  2.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fruits_unit/f1/x_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  fruits_unit/f1/x_pos_reg[6]/Q
                         net (fo=1, routed)           0.112    -0.285    fruits_unit/f1/x_pos_reg_n_0_[6]
    SLICE_X3Y35          FDCE                                         r  fruits_unit/f1/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.861    -0.308    fruits_unit/f1/clk_100mhz
    SLICE_X3Y35          FDCE                                         r  fruits_unit/f1/x_reg[6]/C
                         clock pessimism             -0.216    -0.523    
                         clock uncertainty            0.077    -0.446    
    SLICE_X3Y35          FDCE (Hold_fdce_C_D)         0.072    -0.374    fruits_unit/f1/x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fruits_unit/f2/x_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.227%)  route 0.113ns (40.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.593    -0.536    fruits_unit/f2/clk_100mhz
    SLICE_X2Y38          FDCE                                         r  fruits_unit/f2/x_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  fruits_unit/f2/x_pos_reg[7]/Q
                         net (fo=1, routed)           0.113    -0.259    fruits_unit/f2/x_pos_reg_n_0_[7]
    SLICE_X5Y38          FDCE                                         r  fruits_unit/f2/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.862    -0.307    fruits_unit/f2/clk_100mhz
    SLICE_X5Y38          FDCE                                         r  fruits_unit/f2/x_reg[7]/C
                         clock pessimism             -0.195    -0.501    
                         clock uncertainty            0.077    -0.424    
    SLICE_X5Y38          FDCE (Hold_fdce_C_D)         0.070    -0.354    fruits_unit/f2/x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fruits_unit/f2/x_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    fruits_unit/f2/clk_100mhz
    SLICE_X1Y35          FDCE                                         r  fruits_unit/f2/x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  fruits_unit/f2/x_pos_reg[5]/Q
                         net (fo=1, routed)           0.118    -0.280    fruits_unit/f2/x_pos_reg_n_0_[5]
    SLICE_X0Y36          FDCE                                         r  fruits_unit/f2/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.861    -0.308    fruits_unit/f2/clk_100mhz
    SLICE_X0Y36          FDCE                                         r  fruits_unit/f2/x_reg[5]/C
                         clock pessimism             -0.216    -0.523    
                         clock uncertainty            0.077    -0.446    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.070    -0.376    fruits_unit/f2/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 fruits_unit/f3/x_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.929%)  route 0.147ns (51.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.564    -0.565    fruits_unit/f3/clk_100mhz
    SLICE_X13Y39         FDCE                                         r  fruits_unit/f3/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  fruits_unit/f3/x_pos_reg[3]/Q
                         net (fo=1, routed)           0.147    -0.277    fruits_unit/f3/x_pos_reg_n_0_[3]
    SLICE_X12Y40         FDCE                                         r  fruits_unit/f3/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.835    -0.334    fruits_unit/f3/clk_100mhz
    SLICE_X12Y40         FDCE                                         r  fruits_unit/f3/x_reg[3]/C
                         clock pessimism             -0.215    -0.548    
                         clock uncertainty            0.077    -0.471    
    SLICE_X12Y40         FDCE (Hold_fdce_C_D)         0.085    -0.386    fruits_unit/f3/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 fruits_unit/f3/x_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.894%)  route 0.147ns (51.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.564    -0.565    fruits_unit/f3/clk_100mhz
    SLICE_X13Y39         FDCE                                         r  fruits_unit/f3/x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  fruits_unit/f3/x_pos_reg[2]/Q
                         net (fo=1, routed)           0.147    -0.277    fruits_unit/f3/x_pos_reg_n_0_[2]
    SLICE_X12Y40         FDCE                                         r  fruits_unit/f3/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.835    -0.334    fruits_unit/f3/clk_100mhz
    SLICE_X12Y40         FDCE                                         r  fruits_unit/f3/x_reg[2]/C
                         clock pessimism             -0.215    -0.548    
                         clock uncertainty            0.077    -0.471    
    SLICE_X12Y40         FDCE (Hold_fdce_C_D)         0.085    -0.386    fruits_unit/f3/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 fruits_unit/f1/y_pos_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/y_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.671%)  route 0.149ns (51.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.590    -0.539    fruits_unit/f1/clk_100mhz
    SLICE_X1Y33          FDPE                                         r  fruits_unit/f1/y_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDPE (Prop_fdpe_C_Q)         0.141    -0.398 r  fruits_unit/f1/y_pos_reg[5]/Q
                         net (fo=7, routed)           0.149    -0.250    fruits_unit/f1/y_pos_reg[5]
    SLICE_X5Y33          FDPE                                         r  fruits_unit/f1/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.857    -0.312    fruits_unit/f1/clk_100mhz
    SLICE_X5Y33          FDPE                                         r  fruits_unit/f1/y_reg[5]/C
                         clock pessimism             -0.195    -0.506    
                         clock uncertainty            0.077    -0.429    
    SLICE_X5Y33          FDPE (Hold_fdpe_C_D)         0.070    -0.359    fruits_unit/f1/y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fruits_unit/f3/x_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.564    -0.565    fruits_unit/f3/clk_100mhz
    SLICE_X13Y39         FDCE                                         r  fruits_unit/f3/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  fruits_unit/f3/x_pos_reg[6]/Q
                         net (fo=1, routed)           0.145    -0.279    fruits_unit/f3/x_pos_reg_n_0_[6]
    SLICE_X13Y41         FDCE                                         r  fruits_unit/f3/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.835    -0.334    fruits_unit/f3/clk_100mhz
    SLICE_X13Y41         FDCE                                         r  fruits_unit/f3/x_reg[6]/C
                         clock pessimism             -0.215    -0.548    
                         clock uncertainty            0.077    -0.471    
    SLICE_X13Y41         FDCE (Hold_fdce_C_D)         0.070    -0.401    fruits_unit/f3/x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 fruits_unit/f1/x_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  fruits_unit/f1/x_pos_reg[2]/Q
                         net (fo=1, routed)           0.144    -0.253    fruits_unit/f1/x_pos_reg_n_0_[2]
    SLICE_X3Y35          FDCE                                         r  fruits_unit/f1/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.861    -0.308    fruits_unit/f1/clk_100mhz
    SLICE_X3Y35          FDCE                                         r  fruits_unit/f1/x_reg[2]/C
                         clock pessimism             -0.216    -0.523    
                         clock uncertainty            0.077    -0.446    
    SLICE_X3Y35          FDCE (Hold_fdce_C_D)         0.070    -0.376    fruits_unit/f1/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 fruits_unit/f3/y_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.967%)  route 0.141ns (50.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.565    -0.564    fruits_unit/f3/clk_100mhz
    SLICE_X15Y40         FDCE                                         r  fruits_unit/f3/y_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  fruits_unit/f3/y_pos_reg[4]/Q
                         net (fo=4, routed)           0.141    -0.282    fruits_unit/f3/y_pos_reg[4]
    SLICE_X15Y41         FDCE                                         r  fruits_unit/f3/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.835    -0.334    fruits_unit/f3/clk_100mhz
    SLICE_X15Y41         FDCE                                         r  fruits_unit/f3/y_reg[4]/C
                         clock pessimism             -0.215    -0.548    
                         clock uncertainty            0.077    -0.471    
    SLICE_X15Y41         FDCE (Hold_fdce_C_D)         0.066    -0.405    fruits_unit/f3/y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 fruits_unit/f4/y_pos_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/y_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.142%)  route 0.123ns (42.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.595    -0.534    fruits_unit/f4/clk_100mhz
    SLICE_X2Y45          FDPE                                         r  fruits_unit/f4/y_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDPE (Prop_fdpe_C_Q)         0.164    -0.370 r  fruits_unit/f4/y_pos_reg[7]/Q
                         net (fo=5, routed)           0.123    -0.247    fruits_unit/f4/y_pos_reg[7]
    SLICE_X1Y45          FDPE                                         r  fruits_unit/f4/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.303    fruits_unit/f4/clk_100mhz
    SLICE_X1Y45          FDPE                                         r  fruits_unit/f4/y_reg[7]/C
                         clock pessimism             -0.216    -0.518    
                         clock uncertainty            0.077    -0.441    
    SLICE_X1Y45          FDPE (Hold_fdpe_C_D)         0.070    -0.371    fruits_unit/f4/y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.157ns (27.260%)  route 5.756ns (72.740%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.886     4.585    vga_timing_unit/sel_17
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     4.709 r  vga_timing_unit/sel_i_3__1/O
                         net (fo=1, routed)           0.825     5.533    fruits_unit/ADDRARDADDR[5]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.215     7.175    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     6.609    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.609    
                         arrival time                          -5.533    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.815ns  (logic 2.157ns (27.599%)  route 5.658ns (72.401%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.786     4.485    fruits_unit/h_pos_reg[9]_1
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     4.609 r  fruits_unit/sel_i_12__1/O
                         net (fo=1, routed)           0.827     5.436    fruits_unit/apple_col[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.215     7.175    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     6.609    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.609    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.735ns  (logic 2.157ns (27.887%)  route 5.578ns (72.113%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.855     4.554    vga_timing_unit/sel_17
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124     4.678 r  vga_timing_unit/sel_i_4__1/O
                         net (fo=1, routed)           0.677     5.355    fruits_unit/ADDRARDADDR[4]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.215     7.175    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.609    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.609    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 2.157ns (27.932%)  route 5.565ns (72.068%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.839     4.538    fruits_unit/h_pos_reg[9]_1
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     4.662 r  fruits_unit/sel_i_2__1/O
                         net (fo=1, routed)           0.681     5.343    fruits_unit/apple_row[4]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.215     7.175    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.609    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.609    
                         arrival time                          -5.343    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 2.157ns (27.961%)  route 5.557ns (72.039%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.688     4.387    fruits_unit/h_pos_reg[9]_1
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124     4.511 r  fruits_unit/sel_i_1__1/O
                         net (fo=1, routed)           0.823     5.335    fruits_unit/apple_row[5]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.215     7.175    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.609    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.609    
                         arrival time                          -5.335    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 2.157ns (28.163%)  route 5.502ns (71.837%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.777     4.476    vga_timing_unit/sel_17
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124     4.600 r  vga_timing_unit/sel_i_5__1/O
                         net (fo=1, routed)           0.680     5.280    fruits_unit/ADDRARDADDR[3]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.215     7.175    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.609    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.609    
                         arrival time                          -5.280    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel__0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.649ns  (logic 2.157ns (28.200%)  route 5.492ns (71.800%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.875     3.644    fruits_unit/h_pos_reg[9]_0
    SLICE_X9Y39          LUT5 (Prop_lut5_I0_O)        0.124     3.768 r  fruits_unit/sel__0_i_13/O
                         net (fo=12, routed)          0.499     4.267    fruits_unit/h_pos_reg[9]_2
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.391 r  fruits_unit/sel__0_i_1/O
                         net (fo=1, routed)           0.878     5.269    fruits_unit/cherry_row[5]
    RAMB18_X0Y16         RAMB18E1                                     r  fruits_unit/sel__0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.493     7.979    fruits_unit/clk_100mhz
    RAMB18_X0Y16         RAMB18E1                                     r  fruits_unit/sel__0/CLKARDCLK
                         clock pessimism             -0.590     7.390    
                         clock uncertainty           -0.215     7.174    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.608    fruits_unit/sel__0
  -------------------------------------------------------------------
                         required time                          6.608    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.581ns  (logic 2.157ns (28.452%)  route 5.424ns (71.548%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.685     4.384    fruits_unit/h_pos_reg[9]_1
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124     4.508 r  fruits_unit/sel_i_6__1/O
                         net (fo=1, routed)           0.693     5.202    fruits_unit/apple_row[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.215     7.175    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.609    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.609    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.167ns  (logic 2.281ns (27.929%)  route 5.886ns (72.071%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 8.002 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          1.069     4.768    vga_timing_unit/sel_17
    SLICE_X7Y43          LUT6 (Prop_lut6_I1_O)        0.124     4.892 r  vga_timing_unit/rgb_reg[7]_i_2/O
                         net (fo=4, routed)           0.772     5.664    vga_timing_unit/rgb_reg[7]_i_2_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124     5.788 r  vga_timing_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.788    vga_timing_unit_n_161
    SLICE_X5Y40          FDCE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.515     8.002    clk_100mhz
    SLICE_X5Y40          FDCE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.590     7.412    
                         clock uncertainty           -0.215     7.197    
    SLICE_X5Y40          FDCE (Setup_fdce_C_D)        0.029     7.226    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.226    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.546ns  (logic 2.157ns (28.585%)  route 5.389ns (71.415%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.733     4.432    vga_timing_unit/sel_17
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124     4.556 r  vga_timing_unit/sel_i_11__1/O
                         net (fo=1, routed)           0.610     5.166    fruits_unit/ADDRARDADDR[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.215     7.175    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.609    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.609    
                         arrival time                          -5.166    
  -------------------------------------------------------------------
                         slack                                  1.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.188ns (19.826%)  route 0.760ns (80.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.592    -0.537    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          0.493     0.097    vga_timing_unit/x[3]
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.047     0.144 r  vga_timing_unit/sel_i_9/O
                         net (fo=1, routed)           0.267     0.411    score_unit/ADDRARDADDR[3]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.215     0.010    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.109     0.119    score_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.298ns (27.618%)  route 0.781ns (72.382%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.592    -0.537    vga_timing_unit/CLK
    SLICE_X5Y50          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=54, routed)          0.257    -0.139    vga_timing_unit/x[4]
    SLICE_X6Y50          LUT4 (Prop_lut4_I2_O)        0.046    -0.093 r  vga_timing_unit/sel_i_19/O
                         net (fo=4, routed)           0.299     0.206    vga_timing_unit/sel_i_19_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.111     0.317 r  vga_timing_unit/sel_i_2/O
                         net (fo=1, routed)           0.225     0.542    score_unit/ADDRARDADDR[10]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.215     0.010    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.193    score_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.301ns (30.021%)  route 0.702ns (69.979%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 f  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=47, routed)          0.378    -0.017    vga_timing_unit/x[8]
    SLICE_X3Y49          LUT6 (Prop_lut6_I2_O)        0.045     0.028 r  vga_timing_unit/player_pos_x[9]_i_6/O
                         net (fo=2, routed)           0.324     0.352    player_unit/player_pos_x_reg[9]_10
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.045     0.397 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.397    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.467 r  player_unit/player_pos_x_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.467    player_unit/player_pos_x_reg[4]_i_1_n_7
    SLICE_X3Y43          FDPE                                         r  player_unit/player_pos_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.303    player_unit/CLK
    SLICE_X3Y43          FDPE                                         r  player_unit/player_pos_x_reg[1]/C
                         clock pessimism              0.087    -0.216    
                         clock uncertainty            0.215    -0.000    
    SLICE_X3Y43          FDPE (Hold_fdpe_C_D)         0.105     0.105    player_unit/player_pos_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.186ns (16.838%)  route 0.919ns (83.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.595    -0.534    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=64, routed)          0.718     0.325    vga_timing_unit/y[4]
    SLICE_X8Y51          LUT5 (Prop_lut5_I4_O)        0.045     0.370 r  vga_timing_unit/sel_i_4/O
                         net (fo=1, routed)           0.201     0.570    score_unit/ADDRARDADDR[8]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.215     0.010    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.193    score_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.363ns (32.410%)  route 0.757ns (67.590%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          0.226    -0.169    fruits_unit/f4/sel_i_18__0[0]
    SLICE_X5Y47          LUT2 (Prop_lut2_I1_O)        0.045    -0.124 r  fruits_unit/f4/sel_i_68__0/O
                         net (fo=1, routed)           0.000    -0.124    vga_timing_unit/sel_18[0]
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.054 r  vga_timing_unit/sel_i_23__1/O[0]
                         net (fo=1, routed)           0.158     0.104    fruits_unit/sel_1[0]
    SLICE_X6Y45          LUT6 (Prop_lut6_I1_O)        0.107     0.211 r  fruits_unit/sel_i_12__1/O
                         net (fo=1, routed)           0.373     0.585    fruits_unit/apple_col[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.879    -0.289    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.202    
                         clock uncertainty            0.215     0.013    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.196    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.585    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.337ns (32.446%)  route 0.702ns (67.554%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 f  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=47, routed)          0.378    -0.017    vga_timing_unit/x[8]
    SLICE_X3Y49          LUT6 (Prop_lut6_I2_O)        0.045     0.028 r  vga_timing_unit/player_pos_x[9]_i_6/O
                         net (fo=2, routed)           0.324     0.352    player_unit/player_pos_x_reg[9]_10
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.045     0.397 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.397    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.503 r  player_unit/player_pos_x_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.503    player_unit/player_pos_x_reg[4]_i_1_n_6
    SLICE_X3Y43          FDPE                                         r  player_unit/player_pos_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.303    player_unit/CLK
    SLICE_X3Y43          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
                         clock pessimism              0.087    -0.216    
                         clock uncertainty            0.215    -0.000    
    SLICE_X3Y43          FDPE (Hold_fdpe_C_D)         0.105     0.105    player_unit/player_pos_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.377ns (34.951%)  route 0.702ns (65.049%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 f  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=47, routed)          0.378    -0.017    vga_timing_unit/x[8]
    SLICE_X3Y49          LUT6 (Prop_lut6_I2_O)        0.045     0.028 r  vga_timing_unit/player_pos_x[9]_i_6/O
                         net (fo=2, routed)           0.324     0.352    player_unit/player_pos_x_reg[9]_10
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.045     0.397 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.397    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.543 r  player_unit/player_pos_x_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.543    player_unit/player_pos_x_reg[4]_i_1_n_5
    SLICE_X3Y43          FDCE                                         r  player_unit/player_pos_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.303    player_unit/CLK
    SLICE_X3Y43          FDCE                                         r  player_unit/player_pos_x_reg[3]/C
                         clock pessimism              0.087    -0.216    
                         clock uncertainty            0.215    -0.000    
    SLICE_X3Y43          FDCE (Hold_fdce_C_D)         0.105     0.105    player_unit/player_pos_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.378ns (32.180%)  route 0.797ns (67.820%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.596    -0.533    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=53, routed)          0.202    -0.190    vga_timing_unit/y[0]
    SLICE_X2Y47          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.061 r  vga_timing_unit/sel_i_19__1/O[1]
                         net (fo=1, routed)           0.282     0.221    vga_timing_unit/sel_i_19__1_n_6
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.108     0.329 r  vga_timing_unit/sel_i_5__1/O
                         net (fo=1, routed)           0.313     0.641    fruits_unit/ADDRARDADDR[3]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.879    -0.289    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.202    
                         clock uncertainty            0.215     0.013    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.196    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.360ns (30.624%)  route 0.816ns (69.376%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.596    -0.533    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          0.139    -0.254    fruits_unit/f4/sel_i_17__1[5]
    SLICE_X2Y48          LUT2 (Prop_lut2_I1_O)        0.045    -0.209 r  fruits_unit/f4/sel_i_25__0/O
                         net (fo=1, routed)           0.000    -0.209    vga_timing_unit/sel_24[0]
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.143 r  vga_timing_unit/sel_i_14__1/O[1]
                         net (fo=1, routed)           0.303     0.160    fruits_unit/sel_8[1]
    SLICE_X7Y45          LUT6 (Prop_lut6_I1_O)        0.108     0.268 r  fruits_unit/sel_i_1__1/O
                         net (fo=1, routed)           0.374     0.642    fruits_unit/apple_row[5]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.879    -0.289    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.202    
                         clock uncertainty            0.215     0.013    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.196    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.642    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.397ns (36.136%)  route 0.702ns (63.864%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 f  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=47, routed)          0.378    -0.017    vga_timing_unit/x[8]
    SLICE_X3Y49          LUT6 (Prop_lut6_I2_O)        0.045     0.028 r  vga_timing_unit/player_pos_x[9]_i_6/O
                         net (fo=2, routed)           0.324     0.352    player_unit/player_pos_x_reg[9]_10
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.045     0.397 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.397    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     0.563 r  player_unit/player_pos_x_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.563    player_unit/player_pos_x_reg[4]_i_1_n_4
    SLICE_X3Y43          FDCE                                         r  player_unit/player_pos_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.303    player_unit/CLK
    SLICE_X3Y43          FDCE                                         r  player_unit/player_pos_x_reg[4]/C
                         clock pessimism              0.087    -0.216    
                         clock uncertainty            0.215    -0.000    
    SLICE_X3Y43          FDCE (Hold_fdce_C_D)         0.105     0.105    player_unit/player_pos_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.459    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.667ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.934ns (23.392%)  route 3.059ns (76.608%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 38.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.740     1.610    vga_timing_unit/v_pos
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.519    38.006    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.425    37.580    
                         clock uncertainty           -0.098    37.482    
    SLICE_X3Y46          FDCE (Setup_fdce_C_CE)      -0.205    37.277    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         37.277    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                 35.667    

Slack (MET) :             35.667ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.934ns (23.392%)  route 3.059ns (76.608%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 38.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.740     1.610    vga_timing_unit/v_pos
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.519    38.006    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.425    37.580    
                         clock uncertainty           -0.098    37.482    
    SLICE_X3Y46          FDCE (Setup_fdce_C_CE)      -0.205    37.277    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.277    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                 35.667    

Slack (MET) :             35.667ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.934ns (23.392%)  route 3.059ns (76.608%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 38.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.740     1.610    vga_timing_unit/v_pos
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.519    38.006    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.425    37.580    
                         clock uncertainty           -0.098    37.482    
    SLICE_X3Y46          FDCE (Setup_fdce_C_CE)      -0.205    37.277    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.277    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                 35.667    

Slack (MET) :             35.808ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.934ns (24.242%)  route 2.919ns (75.758%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.600     1.470    vga_timing_unit/v_pos
    SLICE_X3Y47          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y47          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.425    37.581    
                         clock uncertainty           -0.098    37.483    
    SLICE_X3Y47          FDCE (Setup_fdce_C_CE)      -0.205    37.278    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.278    
                         arrival time                          -1.470    
  -------------------------------------------------------------------
                         slack                                 35.808    

Slack (MET) :             35.867ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.934ns (24.622%)  route 2.859ns (75.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.541     1.411    vga_timing_unit/v_pos
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.425    37.581    
                         clock uncertainty           -0.098    37.483    
    SLICE_X3Y48          FDCE (Setup_fdce_C_CE)      -0.205    37.278    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.278    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 35.867    

Slack (MET) :             35.867ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.934ns (24.622%)  route 2.859ns (75.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.541     1.411    vga_timing_unit/v_pos
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.425    37.581    
                         clock uncertainty           -0.098    37.483    
    SLICE_X3Y48          FDCE (Setup_fdce_C_CE)      -0.205    37.278    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         37.278    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 35.867    

Slack (MET) :             35.867ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.934ns (24.622%)  route 2.859ns (75.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.541     1.411    vga_timing_unit/v_pos
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.425    37.581    
                         clock uncertainty           -0.098    37.483    
    SLICE_X3Y48          FDCE (Setup_fdce_C_CE)      -0.205    37.278    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         37.278    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 35.867    

Slack (MET) :             35.867ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.934ns (24.622%)  route 2.859ns (75.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.541     1.411    vga_timing_unit/v_pos
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.425    37.581    
                         clock uncertainty           -0.098    37.483    
    SLICE_X3Y48          FDCE (Setup_fdce_C_CE)      -0.205    37.278    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         37.278    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 35.867    

Slack (MET) :             35.867ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.934ns (24.622%)  route 2.859ns (75.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.541     1.411    vga_timing_unit/v_pos
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.425    37.581    
                         clock uncertainty           -0.098    37.483    
    SLICE_X3Y48          FDCE (Setup_fdce_C_CE)      -0.205    37.278    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         37.278    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 35.867    

Slack (MET) :             36.079ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 0.934ns (25.976%)  route 2.662ns (74.024%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 38.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.343     1.213    vga_timing_unit/v_pos
    SLICE_X4Y49          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.518    38.005    vga_timing_unit/CLK
    SLICE_X4Y49          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.409    37.595    
                         clock uncertainty           -0.098    37.497    
    SLICE_X4Y49          FDCE (Setup_fdce_C_CE)      -0.205    37.292    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         37.292    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                 36.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.790%)  route 0.418ns (69.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          0.418     0.024    vga_timing_unit/x[0]
    SLICE_X5Y51          LUT4 (Prop_lut4_I1_O)        0.045     0.069 r  vga_timing_unit/h_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     0.069    vga_timing_unit/h_pos[3]
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.039    -0.266    
                         clock uncertainty            0.098    -0.168    
    SLICE_X5Y51          FDCE (Hold_fdce_C_D)         0.092    -0.076    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.473%)  route 0.223ns (54.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=44, routed)          0.223    -0.171    vga_timing_unit/x[6]
    SLICE_X6Y48          LUT6 (Prop_lut6_I2_O)        0.045    -0.126 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    vga_timing_unit/h_pos[9]
    SLICE_X6Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X6Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.216    -0.519    
                         clock uncertainty            0.098    -0.421    
    SLICE_X6Y48          FDCE (Hold_fdce_C_D)         0.120    -0.301    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.469%)  route 0.206ns (52.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.592    -0.537    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=50, routed)          0.206    -0.190    vga_timing_unit/x[1]
    SLICE_X5Y50          LUT5 (Prop_lut5_I1_O)        0.045    -0.145 r  vga_timing_unit/h_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    vga_timing_unit/h_pos[4]
    SLICE_X5Y50          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y50          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism             -0.215    -0.521    
                         clock uncertainty            0.098    -0.423    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.091    -0.332    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.096%)  route 0.209ns (52.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.592    -0.537    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=50, routed)          0.209    -0.187    vga_timing_unit/x[1]
    SLICE_X5Y51          LUT3 (Prop_lut3_I0_O)        0.045    -0.142 r  vga_timing_unit/h_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    vga_timing_unit/h_pos[2]
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism             -0.231    -0.537    
                         clock uncertainty            0.098    -0.439    
    SLICE_X5Y51          FDCE (Hold_fdce_C_D)         0.092    -0.347    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.885%)  route 0.228ns (55.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.596    -0.533    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=53, routed)          0.228    -0.164    vga_timing_unit/y[0]
    SLICE_X3Y47          LUT6 (Prop_lut6_I4_O)        0.045    -0.119 r  vga_timing_unit/v_pos[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.119    vga_timing_unit/v_pos[9]_i_2_n_0
    SLICE_X3Y47          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867    -0.302    vga_timing_unit/CLK
    SLICE_X3Y47          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.216    -0.517    
                         clock uncertainty            0.098    -0.419    
    SLICE_X3Y47          FDCE (Hold_fdce_C_D)         0.091    -0.328    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.421%)  route 0.274ns (59.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.596    -0.533    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          0.274    -0.118    vga_timing_unit/y[5]
    SLICE_X4Y49          LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  vga_timing_unit/v_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    vga_timing_unit/v_pos[6]_i_1_n_0
    SLICE_X4Y49          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X4Y49          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.195    -0.498    
                         clock uncertainty            0.098    -0.400    
    SLICE_X4Y49          FDCE (Hold_fdce_C_D)         0.092    -0.308    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.507%)  route 0.242ns (56.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=43, routed)          0.242    -0.153    vga_timing_unit/x[5]
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.045    -0.108 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    vga_timing_unit/h_pos[5]
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.232    -0.535    
                         clock uncertainty            0.098    -0.437    
    SLICE_X4Y48          FDCE (Hold_fdce_C_D)         0.092    -0.345    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.226ns (52.513%)  route 0.204ns (47.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.596    -0.533    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.128    -0.405 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          0.204    -0.201    vga_timing_unit/y[3]
    SLICE_X3Y48          LUT6 (Prop_lut6_I3_O)        0.098    -0.103 r  vga_timing_unit/v_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    vga_timing_unit/v_pos[5]_i_1_n_0
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867    -0.302    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.232    -0.533    
                         clock uncertainty            0.098    -0.435    
    SLICE_X3Y48          FDCE (Hold_fdce_C_D)         0.092    -0.343    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.183ns (40.299%)  route 0.271ns (59.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=44, routed)          0.271    -0.123    vga_timing_unit/x[6]
    SLICE_X4Y48          LUT4 (Prop_lut4_I2_O)        0.042    -0.081 r  vga_timing_unit/h_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.081    vga_timing_unit/h_pos[7]
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism             -0.232    -0.535    
                         clock uncertainty            0.098    -0.437    
    SLICE_X4Y48          FDCE (Hold_fdce_C_D)         0.107    -0.330    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.686%)  route 0.260ns (58.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=44, routed)          0.260    -0.134    vga_timing_unit/x[6]
    SLICE_X4Y48          LUT6 (Prop_lut6_I3_O)        0.045    -0.089 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    vga_timing_unit/h_pos[8]
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.232    -0.535    
                         clock uncertainty            0.098    -0.437    
    SLICE_X4Y48          FDCE (Hold_fdce_C_D)         0.092    -0.345    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.256    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 2.004ns (27.952%)  route 5.165ns (72.048%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.886     3.829    vga_timing_unit/sel_17
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     3.953 r  vga_timing_unit/sel_i_3__1/O
                         net (fo=1, routed)           0.825     4.778    fruits_unit/ADDRARDADDR[5]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.072ns  (logic 2.004ns (28.337%)  route 5.068ns (71.663%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.786     3.729    fruits_unit/h_pos_reg[9]_1
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     3.853 r  fruits_unit/sel_i_12__1/O
                         net (fo=1, routed)           0.827     4.680    fruits_unit/apple_col[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 2.004ns (28.664%)  route 4.987ns (71.336%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.855     3.799    vga_timing_unit/sel_17
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.923 r  vga_timing_unit/sel_i_4__1/O
                         net (fo=1, routed)           0.677     4.600    fruits_unit/ADDRARDADDR[4]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.600    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.979ns  (logic 2.004ns (28.715%)  route 4.975ns (71.285%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.839     3.783    fruits_unit/h_pos_reg[9]_1
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.907 r  fruits_unit/sel_i_2__1/O
                         net (fo=1, routed)           0.681     4.587    fruits_unit/apple_row[4]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.587    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.971ns  (logic 2.004ns (28.749%)  route 4.967ns (71.251%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.688     3.632    fruits_unit/h_pos_reg[9]_1
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124     3.756 r  fruits_unit/sel_i_1__1/O
                         net (fo=1, routed)           0.823     4.579    fruits_unit/apple_row[5]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 2.004ns (28.978%)  route 4.912ns (71.022%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.777     3.720    vga_timing_unit/sel_17
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.844 r  vga_timing_unit/sel_i_5__1/O
                         net (fo=1, routed)           0.680     4.524    fruits_unit/ADDRARDADDR[3]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.524    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.397ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel__0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.906ns  (logic 2.004ns (29.020%)  route 4.902ns (70.980%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.875     2.889    fruits_unit/h_pos_reg[9]_0
    SLICE_X9Y39          LUT5 (Prop_lut5_I0_O)        0.124     3.013 r  fruits_unit/sel__0_i_13/O
                         net (fo=12, routed)          0.499     3.512    fruits_unit/h_pos_reg[9]_2
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.636 r  fruits_unit/sel__0_i_1/O
                         net (fo=1, routed)           0.878     4.514    fruits_unit/cherry_row[5]
    RAMB18_X0Y16         RAMB18E1                                     r  fruits_unit/sel__0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.493     7.979    fruits_unit/clk_100mhz
    RAMB18_X0Y16         RAMB18E1                                     r  fruits_unit/sel__0/CLKARDCLK
                         clock pessimism             -0.425     7.554    
                         clock uncertainty           -0.077     7.477    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.911    fruits_unit/sel__0
  -------------------------------------------------------------------
                         required time                          6.911    
                         arrival time                          -4.514    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 2.004ns (29.308%)  route 4.834ns (70.692%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.685     3.629    fruits_unit/h_pos_reg[9]_1
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124     3.753 r  fruits_unit/sel_i_6__1/O
                         net (fo=1, routed)           0.693     4.446    fruits_unit/apple_row[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.446    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.496ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.424ns  (logic 2.128ns (28.665%)  route 5.296ns (71.335%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 8.002 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          1.069     4.012    vga_timing_unit/sel_17
    SLICE_X7Y43          LUT6 (Prop_lut6_I1_O)        0.124     4.136 r  vga_timing_unit/rgb_reg[7]_i_2/O
                         net (fo=4, routed)           0.772     4.908    vga_timing_unit/rgb_reg[7]_i_2_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124     5.032 r  vga_timing_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.032    vga_timing_unit_n_161
    SLICE_X5Y40          FDCE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.515     8.002    clk_100mhz
    SLICE_X5Y40          FDCE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.425     7.576    
                         clock uncertainty           -0.077     7.499    
    SLICE_X5Y40          FDCE (Setup_fdce_C_D)        0.029     7.528    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.528    
                         arrival time                          -5.032    
  -------------------------------------------------------------------
                         slack                                  2.496    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 fruits_unit/f1/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.802ns  (logic 2.004ns (29.460%)  route 4.798ns (70.540%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.627    -2.392    fruits_unit/f1/clk_100mhz
    SLICE_X3Y31          FDCE                                         r  fruits_unit/f1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  fruits_unit/f1/y_reg[1]/Q
                         net (fo=12, routed)          1.005    -0.931    fruits_unit/f1/Q[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    -0.807 r  fruits_unit/f1/sel__2_i_90/O
                         net (fo=1, routed)           0.000    -0.807    vga_timing_unit/sel__2_i_16_0[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.275 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.275    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.004 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     1.641    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.014 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     2.819    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.733     3.677    vga_timing_unit/sel_17
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.801 r  vga_timing_unit/sel_i_11__1/O
                         net (fo=1, routed)           0.610     4.411    fruits_unit/ADDRARDADDR[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.912    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                  2.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fruits_unit/f1/x_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  fruits_unit/f1/x_pos_reg[6]/Q
                         net (fo=1, routed)           0.112    -0.285    fruits_unit/f1/x_pos_reg_n_0_[6]
    SLICE_X3Y35          FDCE                                         r  fruits_unit/f1/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.861    -0.308    fruits_unit/f1/clk_100mhz
    SLICE_X3Y35          FDCE                                         r  fruits_unit/f1/x_reg[6]/C
                         clock pessimism             -0.216    -0.523    
                         clock uncertainty            0.077    -0.446    
    SLICE_X3Y35          FDCE (Hold_fdce_C_D)         0.072    -0.374    fruits_unit/f1/x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fruits_unit/f2/x_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.227%)  route 0.113ns (40.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.593    -0.536    fruits_unit/f2/clk_100mhz
    SLICE_X2Y38          FDCE                                         r  fruits_unit/f2/x_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  fruits_unit/f2/x_pos_reg[7]/Q
                         net (fo=1, routed)           0.113    -0.259    fruits_unit/f2/x_pos_reg_n_0_[7]
    SLICE_X5Y38          FDCE                                         r  fruits_unit/f2/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.862    -0.307    fruits_unit/f2/clk_100mhz
    SLICE_X5Y38          FDCE                                         r  fruits_unit/f2/x_reg[7]/C
                         clock pessimism             -0.195    -0.501    
                         clock uncertainty            0.077    -0.424    
    SLICE_X5Y38          FDCE (Hold_fdce_C_D)         0.070    -0.354    fruits_unit/f2/x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fruits_unit/f2/x_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    fruits_unit/f2/clk_100mhz
    SLICE_X1Y35          FDCE                                         r  fruits_unit/f2/x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  fruits_unit/f2/x_pos_reg[5]/Q
                         net (fo=1, routed)           0.118    -0.280    fruits_unit/f2/x_pos_reg_n_0_[5]
    SLICE_X0Y36          FDCE                                         r  fruits_unit/f2/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.861    -0.308    fruits_unit/f2/clk_100mhz
    SLICE_X0Y36          FDCE                                         r  fruits_unit/f2/x_reg[5]/C
                         clock pessimism             -0.216    -0.523    
                         clock uncertainty            0.077    -0.446    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.070    -0.376    fruits_unit/f2/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 fruits_unit/f3/x_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.929%)  route 0.147ns (51.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.564    -0.565    fruits_unit/f3/clk_100mhz
    SLICE_X13Y39         FDCE                                         r  fruits_unit/f3/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  fruits_unit/f3/x_pos_reg[3]/Q
                         net (fo=1, routed)           0.147    -0.277    fruits_unit/f3/x_pos_reg_n_0_[3]
    SLICE_X12Y40         FDCE                                         r  fruits_unit/f3/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.835    -0.334    fruits_unit/f3/clk_100mhz
    SLICE_X12Y40         FDCE                                         r  fruits_unit/f3/x_reg[3]/C
                         clock pessimism             -0.215    -0.548    
                         clock uncertainty            0.077    -0.471    
    SLICE_X12Y40         FDCE (Hold_fdce_C_D)         0.085    -0.386    fruits_unit/f3/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 fruits_unit/f3/x_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.894%)  route 0.147ns (51.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.564    -0.565    fruits_unit/f3/clk_100mhz
    SLICE_X13Y39         FDCE                                         r  fruits_unit/f3/x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  fruits_unit/f3/x_pos_reg[2]/Q
                         net (fo=1, routed)           0.147    -0.277    fruits_unit/f3/x_pos_reg_n_0_[2]
    SLICE_X12Y40         FDCE                                         r  fruits_unit/f3/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.835    -0.334    fruits_unit/f3/clk_100mhz
    SLICE_X12Y40         FDCE                                         r  fruits_unit/f3/x_reg[2]/C
                         clock pessimism             -0.215    -0.548    
                         clock uncertainty            0.077    -0.471    
    SLICE_X12Y40         FDCE (Hold_fdce_C_D)         0.085    -0.386    fruits_unit/f3/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 fruits_unit/f1/y_pos_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/y_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.671%)  route 0.149ns (51.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.590    -0.539    fruits_unit/f1/clk_100mhz
    SLICE_X1Y33          FDPE                                         r  fruits_unit/f1/y_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDPE (Prop_fdpe_C_Q)         0.141    -0.398 r  fruits_unit/f1/y_pos_reg[5]/Q
                         net (fo=7, routed)           0.149    -0.250    fruits_unit/f1/y_pos_reg[5]
    SLICE_X5Y33          FDPE                                         r  fruits_unit/f1/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.857    -0.312    fruits_unit/f1/clk_100mhz
    SLICE_X5Y33          FDPE                                         r  fruits_unit/f1/y_reg[5]/C
                         clock pessimism             -0.195    -0.506    
                         clock uncertainty            0.077    -0.429    
    SLICE_X5Y33          FDPE (Hold_fdpe_C_D)         0.070    -0.359    fruits_unit/f1/y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fruits_unit/f3/x_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.564    -0.565    fruits_unit/f3/clk_100mhz
    SLICE_X13Y39         FDCE                                         r  fruits_unit/f3/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  fruits_unit/f3/x_pos_reg[6]/Q
                         net (fo=1, routed)           0.145    -0.279    fruits_unit/f3/x_pos_reg_n_0_[6]
    SLICE_X13Y41         FDCE                                         r  fruits_unit/f3/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.835    -0.334    fruits_unit/f3/clk_100mhz
    SLICE_X13Y41         FDCE                                         r  fruits_unit/f3/x_reg[6]/C
                         clock pessimism             -0.215    -0.548    
                         clock uncertainty            0.077    -0.471    
    SLICE_X13Y41         FDCE (Hold_fdce_C_D)         0.070    -0.401    fruits_unit/f3/x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 fruits_unit/f1/x_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  fruits_unit/f1/x_pos_reg[2]/Q
                         net (fo=1, routed)           0.144    -0.253    fruits_unit/f1/x_pos_reg_n_0_[2]
    SLICE_X3Y35          FDCE                                         r  fruits_unit/f1/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.861    -0.308    fruits_unit/f1/clk_100mhz
    SLICE_X3Y35          FDCE                                         r  fruits_unit/f1/x_reg[2]/C
                         clock pessimism             -0.216    -0.523    
                         clock uncertainty            0.077    -0.446    
    SLICE_X3Y35          FDCE (Hold_fdce_C_D)         0.070    -0.376    fruits_unit/f1/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 fruits_unit/f3/y_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.967%)  route 0.141ns (50.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.565    -0.564    fruits_unit/f3/clk_100mhz
    SLICE_X15Y40         FDCE                                         r  fruits_unit/f3/y_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  fruits_unit/f3/y_pos_reg[4]/Q
                         net (fo=4, routed)           0.141    -0.282    fruits_unit/f3/y_pos_reg[4]
    SLICE_X15Y41         FDCE                                         r  fruits_unit/f3/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.835    -0.334    fruits_unit/f3/clk_100mhz
    SLICE_X15Y41         FDCE                                         r  fruits_unit/f3/y_reg[4]/C
                         clock pessimism             -0.215    -0.548    
                         clock uncertainty            0.077    -0.471    
    SLICE_X15Y41         FDCE (Hold_fdce_C_D)         0.066    -0.405    fruits_unit/f3/y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 fruits_unit/f4/y_pos_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/y_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.142%)  route 0.123ns (42.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.595    -0.534    fruits_unit/f4/clk_100mhz
    SLICE_X2Y45          FDPE                                         r  fruits_unit/f4/y_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDPE (Prop_fdpe_C_Q)         0.164    -0.370 r  fruits_unit/f4/y_pos_reg[7]/Q
                         net (fo=5, routed)           0.123    -0.247    fruits_unit/f4/y_pos_reg[7]
    SLICE_X1Y45          FDPE                                         r  fruits_unit/f4/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.303    fruits_unit/f4/clk_100mhz
    SLICE_X1Y45          FDPE                                         r  fruits_unit/f4/y_reg[7]/C
                         clock pessimism             -0.216    -0.518    
                         clock uncertainty            0.077    -0.441    
    SLICE_X1Y45          FDPE (Hold_fdpe_C_D)         0.070    -0.371    fruits_unit/f4/y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.157ns (27.260%)  route 5.756ns (72.740%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.886     4.585    vga_timing_unit/sel_17
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     4.709 r  vga_timing_unit/sel_i_3__1/O
                         net (fo=1, routed)           0.825     5.533    fruits_unit/ADDRARDADDR[5]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.218     7.172    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     6.606    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -5.533    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.815ns  (logic 2.157ns (27.599%)  route 5.658ns (72.401%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.786     4.485    fruits_unit/h_pos_reg[9]_1
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     4.609 r  fruits_unit/sel_i_12__1/O
                         net (fo=1, routed)           0.827     5.436    fruits_unit/apple_col[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.218     7.172    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     6.606    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.735ns  (logic 2.157ns (27.887%)  route 5.578ns (72.113%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.855     4.554    vga_timing_unit/sel_17
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124     4.678 r  vga_timing_unit/sel_i_4__1/O
                         net (fo=1, routed)           0.677     5.355    fruits_unit/ADDRARDADDR[4]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.218     7.172    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.606    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 2.157ns (27.932%)  route 5.565ns (72.068%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.839     4.538    fruits_unit/h_pos_reg[9]_1
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     4.662 r  fruits_unit/sel_i_2__1/O
                         net (fo=1, routed)           0.681     5.343    fruits_unit/apple_row[4]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.218     7.172    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.606    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -5.343    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 2.157ns (27.961%)  route 5.557ns (72.039%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.688     4.387    fruits_unit/h_pos_reg[9]_1
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124     4.511 r  fruits_unit/sel_i_1__1/O
                         net (fo=1, routed)           0.823     5.335    fruits_unit/apple_row[5]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.218     7.172    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.606    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -5.335    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 2.157ns (28.163%)  route 5.502ns (71.837%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.777     4.476    vga_timing_unit/sel_17
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124     4.600 r  vga_timing_unit/sel_i_5__1/O
                         net (fo=1, routed)           0.680     5.280    fruits_unit/ADDRARDADDR[3]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.218     7.172    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.606    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -5.280    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel__0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.649ns  (logic 2.157ns (28.200%)  route 5.492ns (71.800%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.875     3.644    fruits_unit/h_pos_reg[9]_0
    SLICE_X9Y39          LUT5 (Prop_lut5_I0_O)        0.124     3.768 r  fruits_unit/sel__0_i_13/O
                         net (fo=12, routed)          0.499     4.267    fruits_unit/h_pos_reg[9]_2
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.391 r  fruits_unit/sel__0_i_1/O
                         net (fo=1, routed)           0.878     5.269    fruits_unit/cherry_row[5]
    RAMB18_X0Y16         RAMB18E1                                     r  fruits_unit/sel__0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.493     7.979    fruits_unit/clk_100mhz
    RAMB18_X0Y16         RAMB18E1                                     r  fruits_unit/sel__0/CLKARDCLK
                         clock pessimism             -0.590     7.390    
                         clock uncertainty           -0.218     7.171    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.605    fruits_unit/sel__0
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.581ns  (logic 2.157ns (28.452%)  route 5.424ns (71.548%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.685     4.384    fruits_unit/h_pos_reg[9]_1
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124     4.508 r  fruits_unit/sel_i_6__1/O
                         net (fo=1, routed)           0.693     5.202    fruits_unit/apple_row[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.218     7.172    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.606    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.167ns  (logic 2.281ns (27.929%)  route 5.886ns (72.071%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 8.002 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          1.069     4.768    vga_timing_unit/sel_17
    SLICE_X7Y43          LUT6 (Prop_lut6_I1_O)        0.124     4.892 r  vga_timing_unit/rgb_reg[7]_i_2/O
                         net (fo=4, routed)           0.772     5.664    vga_timing_unit/rgb_reg[7]_i_2_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124     5.788 r  vga_timing_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.788    vga_timing_unit_n_161
    SLICE_X5Y40          FDCE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.515     8.002    clk_100mhz
    SLICE_X5Y40          FDCE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.590     7.412    
                         clock uncertainty           -0.218     7.194    
    SLICE_X5Y40          FDCE (Setup_fdce_C_D)        0.029     7.223    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.223    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.546ns  (logic 2.157ns (28.585%)  route 5.389ns (71.415%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.733     4.432    vga_timing_unit/sel_17
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124     4.556 r  vga_timing_unit/sel_i_11__1/O
                         net (fo=1, routed)           0.610     5.166    fruits_unit/ADDRARDADDR[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.218     7.172    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.606    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -5.166    
  -------------------------------------------------------------------
                         slack                                  1.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.188ns (19.826%)  route 0.760ns (80.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.592    -0.537    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          0.493     0.097    vga_timing_unit/x[3]
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.047     0.144 r  vga_timing_unit/sel_i_9/O
                         net (fo=1, routed)           0.267     0.411    score_unit/ADDRARDADDR[3]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.218     0.013    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.109     0.122    score_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.298ns (27.618%)  route 0.781ns (72.382%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.592    -0.537    vga_timing_unit/CLK
    SLICE_X5Y50          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=54, routed)          0.257    -0.139    vga_timing_unit/x[4]
    SLICE_X6Y50          LUT4 (Prop_lut4_I2_O)        0.046    -0.093 r  vga_timing_unit/sel_i_19/O
                         net (fo=4, routed)           0.299     0.206    vga_timing_unit/sel_i_19_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.111     0.317 r  vga_timing_unit/sel_i_2/O
                         net (fo=1, routed)           0.225     0.542    score_unit/ADDRARDADDR[10]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.218     0.013    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.196    score_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.301ns (30.021%)  route 0.702ns (69.979%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 f  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=47, routed)          0.378    -0.017    vga_timing_unit/x[8]
    SLICE_X3Y49          LUT6 (Prop_lut6_I2_O)        0.045     0.028 r  vga_timing_unit/player_pos_x[9]_i_6/O
                         net (fo=2, routed)           0.324     0.352    player_unit/player_pos_x_reg[9]_10
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.045     0.397 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.397    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.467 r  player_unit/player_pos_x_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.467    player_unit/player_pos_x_reg[4]_i_1_n_7
    SLICE_X3Y43          FDPE                                         r  player_unit/player_pos_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.303    player_unit/CLK
    SLICE_X3Y43          FDPE                                         r  player_unit/player_pos_x_reg[1]/C
                         clock pessimism              0.087    -0.216    
                         clock uncertainty            0.218     0.003    
    SLICE_X3Y43          FDPE (Hold_fdpe_C_D)         0.105     0.108    player_unit/player_pos_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.186ns (16.838%)  route 0.919ns (83.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.595    -0.534    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=64, routed)          0.718     0.325    vga_timing_unit/y[4]
    SLICE_X8Y51          LUT5 (Prop_lut5_I4_O)        0.045     0.370 r  vga_timing_unit/sel_i_4/O
                         net (fo=1, routed)           0.201     0.570    score_unit/ADDRARDADDR[8]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.218     0.013    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.196    score_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.363ns (32.410%)  route 0.757ns (67.590%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          0.226    -0.169    fruits_unit/f4/sel_i_18__0[0]
    SLICE_X5Y47          LUT2 (Prop_lut2_I1_O)        0.045    -0.124 r  fruits_unit/f4/sel_i_68__0/O
                         net (fo=1, routed)           0.000    -0.124    vga_timing_unit/sel_18[0]
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.054 r  vga_timing_unit/sel_i_23__1/O[0]
                         net (fo=1, routed)           0.158     0.104    fruits_unit/sel_1[0]
    SLICE_X6Y45          LUT6 (Prop_lut6_I1_O)        0.107     0.211 r  fruits_unit/sel_i_12__1/O
                         net (fo=1, routed)           0.373     0.585    fruits_unit/apple_col[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.879    -0.289    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.202    
                         clock uncertainty            0.218     0.016    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.199    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.585    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.337ns (32.446%)  route 0.702ns (67.554%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 f  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=47, routed)          0.378    -0.017    vga_timing_unit/x[8]
    SLICE_X3Y49          LUT6 (Prop_lut6_I2_O)        0.045     0.028 r  vga_timing_unit/player_pos_x[9]_i_6/O
                         net (fo=2, routed)           0.324     0.352    player_unit/player_pos_x_reg[9]_10
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.045     0.397 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.397    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.503 r  player_unit/player_pos_x_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.503    player_unit/player_pos_x_reg[4]_i_1_n_6
    SLICE_X3Y43          FDPE                                         r  player_unit/player_pos_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.303    player_unit/CLK
    SLICE_X3Y43          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
                         clock pessimism              0.087    -0.216    
                         clock uncertainty            0.218     0.003    
    SLICE_X3Y43          FDPE (Hold_fdpe_C_D)         0.105     0.108    player_unit/player_pos_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.377ns (34.951%)  route 0.702ns (65.049%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 f  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=47, routed)          0.378    -0.017    vga_timing_unit/x[8]
    SLICE_X3Y49          LUT6 (Prop_lut6_I2_O)        0.045     0.028 r  vga_timing_unit/player_pos_x[9]_i_6/O
                         net (fo=2, routed)           0.324     0.352    player_unit/player_pos_x_reg[9]_10
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.045     0.397 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.397    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.543 r  player_unit/player_pos_x_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.543    player_unit/player_pos_x_reg[4]_i_1_n_5
    SLICE_X3Y43          FDCE                                         r  player_unit/player_pos_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.303    player_unit/CLK
    SLICE_X3Y43          FDCE                                         r  player_unit/player_pos_x_reg[3]/C
                         clock pessimism              0.087    -0.216    
                         clock uncertainty            0.218     0.003    
    SLICE_X3Y43          FDCE (Hold_fdce_C_D)         0.105     0.108    player_unit/player_pos_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.378ns (32.180%)  route 0.797ns (67.820%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.596    -0.533    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=53, routed)          0.202    -0.190    vga_timing_unit/y[0]
    SLICE_X2Y47          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.061 r  vga_timing_unit/sel_i_19__1/O[1]
                         net (fo=1, routed)           0.282     0.221    vga_timing_unit/sel_i_19__1_n_6
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.108     0.329 r  vga_timing_unit/sel_i_5__1/O
                         net (fo=1, routed)           0.313     0.641    fruits_unit/ADDRARDADDR[3]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.879    -0.289    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.202    
                         clock uncertainty            0.218     0.016    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.199    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.360ns (30.624%)  route 0.816ns (69.376%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.596    -0.533    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          0.139    -0.254    fruits_unit/f4/sel_i_17__1[5]
    SLICE_X2Y48          LUT2 (Prop_lut2_I1_O)        0.045    -0.209 r  fruits_unit/f4/sel_i_25__0/O
                         net (fo=1, routed)           0.000    -0.209    vga_timing_unit/sel_24[0]
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.143 r  vga_timing_unit/sel_i_14__1/O[1]
                         net (fo=1, routed)           0.303     0.160    fruits_unit/sel_8[1]
    SLICE_X7Y45          LUT6 (Prop_lut6_I1_O)        0.108     0.268 r  fruits_unit/sel_i_1__1/O
                         net (fo=1, routed)           0.374     0.642    fruits_unit/apple_row[5]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.879    -0.289    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.202    
                         clock uncertainty            0.218     0.016    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.199    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.642    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.397ns (36.136%)  route 0.702ns (63.864%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 f  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=47, routed)          0.378    -0.017    vga_timing_unit/x[8]
    SLICE_X3Y49          LUT6 (Prop_lut6_I2_O)        0.045     0.028 r  vga_timing_unit/player_pos_x[9]_i_6/O
                         net (fo=2, routed)           0.324     0.352    player_unit/player_pos_x_reg[9]_10
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.045     0.397 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.397    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     0.563 r  player_unit/player_pos_x_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.563    player_unit/player_pos_x_reg[4]_i_1_n_4
    SLICE_X3Y43          FDCE                                         r  player_unit/player_pos_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.303    player_unit/CLK
    SLICE_X3Y43          FDCE                                         r  player_unit/player_pos_x_reg[4]/C
                         clock pessimism              0.087    -0.216    
                         clock uncertainty            0.218     0.003    
    SLICE_X3Y43          FDCE (Hold_fdce_C_D)         0.105     0.108    player_unit/player_pos_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.456    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.157ns (27.260%)  route 5.756ns (72.740%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.886     4.585    vga_timing_unit/sel_17
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     4.709 r  vga_timing_unit/sel_i_3__1/O
                         net (fo=1, routed)           0.825     5.533    fruits_unit/ADDRARDADDR[5]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.215     7.175    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     6.609    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.609    
                         arrival time                          -5.533    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.815ns  (logic 2.157ns (27.599%)  route 5.658ns (72.401%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.786     4.485    fruits_unit/h_pos_reg[9]_1
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     4.609 r  fruits_unit/sel_i_12__1/O
                         net (fo=1, routed)           0.827     5.436    fruits_unit/apple_col[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.215     7.175    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     6.609    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.609    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.735ns  (logic 2.157ns (27.887%)  route 5.578ns (72.113%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.855     4.554    vga_timing_unit/sel_17
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124     4.678 r  vga_timing_unit/sel_i_4__1/O
                         net (fo=1, routed)           0.677     5.355    fruits_unit/ADDRARDADDR[4]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.215     7.175    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.609    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.609    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 2.157ns (27.932%)  route 5.565ns (72.068%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.839     4.538    fruits_unit/h_pos_reg[9]_1
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     4.662 r  fruits_unit/sel_i_2__1/O
                         net (fo=1, routed)           0.681     5.343    fruits_unit/apple_row[4]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.215     7.175    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.609    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.609    
                         arrival time                          -5.343    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 2.157ns (27.961%)  route 5.557ns (72.039%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.688     4.387    fruits_unit/h_pos_reg[9]_1
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124     4.511 r  fruits_unit/sel_i_1__1/O
                         net (fo=1, routed)           0.823     5.335    fruits_unit/apple_row[5]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.215     7.175    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.609    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.609    
                         arrival time                          -5.335    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 2.157ns (28.163%)  route 5.502ns (71.837%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.777     4.476    vga_timing_unit/sel_17
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124     4.600 r  vga_timing_unit/sel_i_5__1/O
                         net (fo=1, routed)           0.680     5.280    fruits_unit/ADDRARDADDR[3]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.215     7.175    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.609    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.609    
                         arrival time                          -5.280    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel__0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.649ns  (logic 2.157ns (28.200%)  route 5.492ns (71.800%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.875     3.644    fruits_unit/h_pos_reg[9]_0
    SLICE_X9Y39          LUT5 (Prop_lut5_I0_O)        0.124     3.768 r  fruits_unit/sel__0_i_13/O
                         net (fo=12, routed)          0.499     4.267    fruits_unit/h_pos_reg[9]_2
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.391 r  fruits_unit/sel__0_i_1/O
                         net (fo=1, routed)           0.878     5.269    fruits_unit/cherry_row[5]
    RAMB18_X0Y16         RAMB18E1                                     r  fruits_unit/sel__0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.493     7.979    fruits_unit/clk_100mhz
    RAMB18_X0Y16         RAMB18E1                                     r  fruits_unit/sel__0/CLKARDCLK
                         clock pessimism             -0.590     7.390    
                         clock uncertainty           -0.215     7.174    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.608    fruits_unit/sel__0
  -------------------------------------------------------------------
                         required time                          6.608    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.581ns  (logic 2.157ns (28.452%)  route 5.424ns (71.548%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.685     4.384    fruits_unit/h_pos_reg[9]_1
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124     4.508 r  fruits_unit/sel_i_6__1/O
                         net (fo=1, routed)           0.693     5.202    fruits_unit/apple_row[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.215     7.175    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.609    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.609    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.167ns  (logic 2.281ns (27.929%)  route 5.886ns (72.071%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 8.002 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          1.069     4.768    vga_timing_unit/sel_17
    SLICE_X7Y43          LUT6 (Prop_lut6_I1_O)        0.124     4.892 r  vga_timing_unit/rgb_reg[7]_i_2/O
                         net (fo=4, routed)           0.772     5.664    vga_timing_unit/rgb_reg[7]_i_2_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124     5.788 r  vga_timing_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.788    vga_timing_unit_n_161
    SLICE_X5Y40          FDCE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.515     8.002    clk_100mhz
    SLICE_X5Y40          FDCE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.590     7.412    
                         clock uncertainty           -0.215     7.197    
    SLICE_X5Y40          FDCE (Setup_fdce_C_D)        0.029     7.226    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.226    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.546ns  (logic 2.157ns (28.585%)  route 5.389ns (71.415%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.639    -2.380    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.419    -1.961 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          1.595    -0.365    vga_timing_unit/y[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.296    -0.069 r  vga_timing_unit/sel__2_i_89/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/sel__2_i_89_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.481 r  vga_timing_unit/sel__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.481    vga_timing_unit/sel__2_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.752 f  vga_timing_unit/sel__2_i_16/CO[0]
                         net (fo=16, routed)          1.645     2.397    fruits_unit/sel__2_4[0]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.373     2.770 f  fruits_unit/sel__1_i_13/O
                         net (fo=29, routed)          0.805     3.575    fruits_unit/h_pos_reg[9]_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.699 r  fruits_unit/sel_i_13__1/O
                         net (fo=15, routed)          0.733     4.432    vga_timing_unit/sel_17
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124     4.556 r  vga_timing_unit/sel_i_11__1/O
                         net (fo=1, routed)           0.610     5.166    fruits_unit/ADDRARDADDR[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.494     7.980    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.391    
                         clock uncertainty           -0.215     7.175    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.609    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.609    
                         arrival time                          -5.166    
  -------------------------------------------------------------------
                         slack                                  1.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.188ns (19.826%)  route 0.760ns (80.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.592    -0.537    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          0.493     0.097    vga_timing_unit/x[3]
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.047     0.144 r  vga_timing_unit/sel_i_9/O
                         net (fo=1, routed)           0.267     0.411    score_unit/ADDRARDADDR[3]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.215     0.010    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.109     0.119    score_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.298ns (27.618%)  route 0.781ns (72.382%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.592    -0.537    vga_timing_unit/CLK
    SLICE_X5Y50          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=54, routed)          0.257    -0.139    vga_timing_unit/x[4]
    SLICE_X6Y50          LUT4 (Prop_lut4_I2_O)        0.046    -0.093 r  vga_timing_unit/sel_i_19/O
                         net (fo=4, routed)           0.299     0.206    vga_timing_unit/sel_i_19_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.111     0.317 r  vga_timing_unit/sel_i_2/O
                         net (fo=1, routed)           0.225     0.542    score_unit/ADDRARDADDR[10]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.215     0.010    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.193    score_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.301ns (30.021%)  route 0.702ns (69.979%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 f  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=47, routed)          0.378    -0.017    vga_timing_unit/x[8]
    SLICE_X3Y49          LUT6 (Prop_lut6_I2_O)        0.045     0.028 r  vga_timing_unit/player_pos_x[9]_i_6/O
                         net (fo=2, routed)           0.324     0.352    player_unit/player_pos_x_reg[9]_10
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.045     0.397 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.397    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.467 r  player_unit/player_pos_x_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.467    player_unit/player_pos_x_reg[4]_i_1_n_7
    SLICE_X3Y43          FDPE                                         r  player_unit/player_pos_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.303    player_unit/CLK
    SLICE_X3Y43          FDPE                                         r  player_unit/player_pos_x_reg[1]/C
                         clock pessimism              0.087    -0.216    
                         clock uncertainty            0.215    -0.000    
    SLICE_X3Y43          FDPE (Hold_fdpe_C_D)         0.105     0.105    player_unit/player_pos_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.186ns (16.838%)  route 0.919ns (83.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.595    -0.534    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=64, routed)          0.718     0.325    vga_timing_unit/y[4]
    SLICE_X8Y51          LUT5 (Prop_lut5_I4_O)        0.045     0.370 r  vga_timing_unit/sel_i_4/O
                         net (fo=1, routed)           0.201     0.570    score_unit/ADDRARDADDR[8]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.215     0.010    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.193    score_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.363ns (32.410%)  route 0.757ns (67.590%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          0.226    -0.169    fruits_unit/f4/sel_i_18__0[0]
    SLICE_X5Y47          LUT2 (Prop_lut2_I1_O)        0.045    -0.124 r  fruits_unit/f4/sel_i_68__0/O
                         net (fo=1, routed)           0.000    -0.124    vga_timing_unit/sel_18[0]
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.054 r  vga_timing_unit/sel_i_23__1/O[0]
                         net (fo=1, routed)           0.158     0.104    fruits_unit/sel_1[0]
    SLICE_X6Y45          LUT6 (Prop_lut6_I1_O)        0.107     0.211 r  fruits_unit/sel_i_12__1/O
                         net (fo=1, routed)           0.373     0.585    fruits_unit/apple_col[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.879    -0.289    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.202    
                         clock uncertainty            0.215     0.013    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.196    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.585    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.337ns (32.446%)  route 0.702ns (67.554%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 f  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=47, routed)          0.378    -0.017    vga_timing_unit/x[8]
    SLICE_X3Y49          LUT6 (Prop_lut6_I2_O)        0.045     0.028 r  vga_timing_unit/player_pos_x[9]_i_6/O
                         net (fo=2, routed)           0.324     0.352    player_unit/player_pos_x_reg[9]_10
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.045     0.397 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.397    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.503 r  player_unit/player_pos_x_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.503    player_unit/player_pos_x_reg[4]_i_1_n_6
    SLICE_X3Y43          FDPE                                         r  player_unit/player_pos_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.303    player_unit/CLK
    SLICE_X3Y43          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
                         clock pessimism              0.087    -0.216    
                         clock uncertainty            0.215    -0.000    
    SLICE_X3Y43          FDPE (Hold_fdpe_C_D)         0.105     0.105    player_unit/player_pos_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.377ns (34.951%)  route 0.702ns (65.049%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 f  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=47, routed)          0.378    -0.017    vga_timing_unit/x[8]
    SLICE_X3Y49          LUT6 (Prop_lut6_I2_O)        0.045     0.028 r  vga_timing_unit/player_pos_x[9]_i_6/O
                         net (fo=2, routed)           0.324     0.352    player_unit/player_pos_x_reg[9]_10
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.045     0.397 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.397    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.543 r  player_unit/player_pos_x_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.543    player_unit/player_pos_x_reg[4]_i_1_n_5
    SLICE_X3Y43          FDCE                                         r  player_unit/player_pos_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.303    player_unit/CLK
    SLICE_X3Y43          FDCE                                         r  player_unit/player_pos_x_reg[3]/C
                         clock pessimism              0.087    -0.216    
                         clock uncertainty            0.215    -0.000    
    SLICE_X3Y43          FDCE (Hold_fdce_C_D)         0.105     0.105    player_unit/player_pos_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.378ns (32.180%)  route 0.797ns (67.820%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.596    -0.533    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=53, routed)          0.202    -0.190    vga_timing_unit/y[0]
    SLICE_X2Y47          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.061 r  vga_timing_unit/sel_i_19__1/O[1]
                         net (fo=1, routed)           0.282     0.221    vga_timing_unit/sel_i_19__1_n_6
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.108     0.329 r  vga_timing_unit/sel_i_5__1/O
                         net (fo=1, routed)           0.313     0.641    fruits_unit/ADDRARDADDR[3]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.879    -0.289    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.202    
                         clock uncertainty            0.215     0.013    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.196    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.360ns (30.624%)  route 0.816ns (69.376%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.596    -0.533    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          0.139    -0.254    fruits_unit/f4/sel_i_17__1[5]
    SLICE_X2Y48          LUT2 (Prop_lut2_I1_O)        0.045    -0.209 r  fruits_unit/f4/sel_i_25__0/O
                         net (fo=1, routed)           0.000    -0.209    vga_timing_unit/sel_24[0]
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.143 r  vga_timing_unit/sel_i_14__1/O[1]
                         net (fo=1, routed)           0.303     0.160    fruits_unit/sel_8[1]
    SLICE_X7Y45          LUT6 (Prop_lut6_I1_O)        0.108     0.268 r  fruits_unit/sel_i_1__1/O
                         net (fo=1, routed)           0.374     0.642    fruits_unit/apple_row[5]
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.879    -0.289    fruits_unit/clk_100mhz
    RAMB36_X0Y9          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.202    
                         clock uncertainty            0.215     0.013    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.196    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.642    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.397ns (36.136%)  route 0.702ns (63.864%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 f  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=47, routed)          0.378    -0.017    vga_timing_unit/x[8]
    SLICE_X3Y49          LUT6 (Prop_lut6_I2_O)        0.045     0.028 r  vga_timing_unit/player_pos_x[9]_i_6/O
                         net (fo=2, routed)           0.324     0.352    player_unit/player_pos_x_reg[9]_10
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.045     0.397 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.397    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     0.563 r  player_unit/player_pos_x_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.563    player_unit/player_pos_x_reg[4]_i_1_n_4
    SLICE_X3Y43          FDCE                                         r  player_unit/player_pos_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.303    player_unit/CLK
    SLICE_X3Y43          FDCE                                         r  player_unit/player_pos_x_reg[4]/C
                         clock pessimism              0.087    -0.216    
                         clock uncertainty            0.215    -0.000    
    SLICE_X3Y43          FDCE (Hold_fdce_C_D)         0.105     0.105    player_unit/player_pos_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.459    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.667ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.934ns (23.392%)  route 3.059ns (76.608%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 38.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.740     1.610    vga_timing_unit/v_pos
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.519    38.006    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.425    37.580    
                         clock uncertainty           -0.098    37.482    
    SLICE_X3Y46          FDCE (Setup_fdce_C_CE)      -0.205    37.277    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         37.277    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                 35.667    

Slack (MET) :             35.667ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.934ns (23.392%)  route 3.059ns (76.608%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 38.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.740     1.610    vga_timing_unit/v_pos
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.519    38.006    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.425    37.580    
                         clock uncertainty           -0.098    37.482    
    SLICE_X3Y46          FDCE (Setup_fdce_C_CE)      -0.205    37.277    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.277    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                 35.667    

Slack (MET) :             35.667ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.934ns (23.392%)  route 3.059ns (76.608%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 38.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.740     1.610    vga_timing_unit/v_pos
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.519    38.006    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.425    37.580    
                         clock uncertainty           -0.098    37.482    
    SLICE_X3Y46          FDCE (Setup_fdce_C_CE)      -0.205    37.277    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.277    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                 35.667    

Slack (MET) :             35.808ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.934ns (24.242%)  route 2.919ns (75.758%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.600     1.470    vga_timing_unit/v_pos
    SLICE_X3Y47          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y47          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.425    37.581    
                         clock uncertainty           -0.098    37.483    
    SLICE_X3Y47          FDCE (Setup_fdce_C_CE)      -0.205    37.278    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.278    
                         arrival time                          -1.470    
  -------------------------------------------------------------------
                         slack                                 35.808    

Slack (MET) :             35.867ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.934ns (24.622%)  route 2.859ns (75.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.541     1.411    vga_timing_unit/v_pos
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.425    37.581    
                         clock uncertainty           -0.098    37.483    
    SLICE_X3Y48          FDCE (Setup_fdce_C_CE)      -0.205    37.278    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.278    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 35.867    

Slack (MET) :             35.867ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.934ns (24.622%)  route 2.859ns (75.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.541     1.411    vga_timing_unit/v_pos
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.425    37.581    
                         clock uncertainty           -0.098    37.483    
    SLICE_X3Y48          FDCE (Setup_fdce_C_CE)      -0.205    37.278    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         37.278    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 35.867    

Slack (MET) :             35.867ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.934ns (24.622%)  route 2.859ns (75.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.541     1.411    vga_timing_unit/v_pos
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.425    37.581    
                         clock uncertainty           -0.098    37.483    
    SLICE_X3Y48          FDCE (Setup_fdce_C_CE)      -0.205    37.278    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         37.278    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 35.867    

Slack (MET) :             35.867ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.934ns (24.622%)  route 2.859ns (75.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.541     1.411    vga_timing_unit/v_pos
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.425    37.581    
                         clock uncertainty           -0.098    37.483    
    SLICE_X3Y48          FDCE (Setup_fdce_C_CE)      -0.205    37.278    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         37.278    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 35.867    

Slack (MET) :             35.867ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.934ns (24.622%)  route 2.859ns (75.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.541     1.411    vga_timing_unit/v_pos
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.425    37.581    
                         clock uncertainty           -0.098    37.483    
    SLICE_X3Y48          FDCE (Setup_fdce_C_CE)      -0.205    37.278    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         37.278    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 35.867    

Slack (MET) :             36.079ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 0.934ns (25.976%)  route 2.662ns (74.024%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 38.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.636    -2.383    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          1.668    -0.258    vga_timing_unit/x[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.152    -0.106 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=6, routed)           0.650     0.544    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.870 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.343     1.213    vga_timing_unit/v_pos
    SLICE_X4Y49          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.518    38.005    vga_timing_unit/CLK
    SLICE_X4Y49          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.409    37.595    
                         clock uncertainty           -0.098    37.497    
    SLICE_X4Y49          FDCE (Setup_fdce_C_CE)      -0.205    37.292    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         37.292    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                 36.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.790%)  route 0.418ns (69.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          0.418     0.024    vga_timing_unit/x[0]
    SLICE_X5Y51          LUT4 (Prop_lut4_I1_O)        0.045     0.069 r  vga_timing_unit/h_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     0.069    vga_timing_unit/h_pos[3]
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.039    -0.266    
                         clock uncertainty            0.098    -0.168    
    SLICE_X5Y51          FDCE (Hold_fdce_C_D)         0.092    -0.076    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.473%)  route 0.223ns (54.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=44, routed)          0.223    -0.171    vga_timing_unit/x[6]
    SLICE_X6Y48          LUT6 (Prop_lut6_I2_O)        0.045    -0.126 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    vga_timing_unit/h_pos[9]
    SLICE_X6Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X6Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.216    -0.519    
                         clock uncertainty            0.098    -0.421    
    SLICE_X6Y48          FDCE (Hold_fdce_C_D)         0.120    -0.301    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.469%)  route 0.206ns (52.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.592    -0.537    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=50, routed)          0.206    -0.190    vga_timing_unit/x[1]
    SLICE_X5Y50          LUT5 (Prop_lut5_I1_O)        0.045    -0.145 r  vga_timing_unit/h_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    vga_timing_unit/h_pos[4]
    SLICE_X5Y50          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y50          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism             -0.215    -0.521    
                         clock uncertainty            0.098    -0.423    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.091    -0.332    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.096%)  route 0.209ns (52.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.592    -0.537    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=50, routed)          0.209    -0.187    vga_timing_unit/x[1]
    SLICE_X5Y51          LUT3 (Prop_lut3_I0_O)        0.045    -0.142 r  vga_timing_unit/h_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    vga_timing_unit/h_pos[2]
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism             -0.231    -0.537    
                         clock uncertainty            0.098    -0.439    
    SLICE_X5Y51          FDCE (Hold_fdce_C_D)         0.092    -0.347    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.885%)  route 0.228ns (55.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.596    -0.533    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=53, routed)          0.228    -0.164    vga_timing_unit/y[0]
    SLICE_X3Y47          LUT6 (Prop_lut6_I4_O)        0.045    -0.119 r  vga_timing_unit/v_pos[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.119    vga_timing_unit/v_pos[9]_i_2_n_0
    SLICE_X3Y47          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867    -0.302    vga_timing_unit/CLK
    SLICE_X3Y47          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.216    -0.517    
                         clock uncertainty            0.098    -0.419    
    SLICE_X3Y47          FDCE (Hold_fdce_C_D)         0.091    -0.328    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.421%)  route 0.274ns (59.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.596    -0.533    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          0.274    -0.118    vga_timing_unit/y[5]
    SLICE_X4Y49          LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  vga_timing_unit/v_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    vga_timing_unit/v_pos[6]_i_1_n_0
    SLICE_X4Y49          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X4Y49          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.195    -0.498    
                         clock uncertainty            0.098    -0.400    
    SLICE_X4Y49          FDCE (Hold_fdce_C_D)         0.092    -0.308    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.507%)  route 0.242ns (56.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=43, routed)          0.242    -0.153    vga_timing_unit/x[5]
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.045    -0.108 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    vga_timing_unit/h_pos[5]
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.232    -0.535    
                         clock uncertainty            0.098    -0.437    
    SLICE_X4Y48          FDCE (Hold_fdce_C_D)         0.092    -0.345    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.226ns (52.513%)  route 0.204ns (47.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.596    -0.533    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.128    -0.405 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          0.204    -0.201    vga_timing_unit/y[3]
    SLICE_X3Y48          LUT6 (Prop_lut6_I3_O)        0.098    -0.103 r  vga_timing_unit/v_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    vga_timing_unit/v_pos[5]_i_1_n_0
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867    -0.302    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.232    -0.533    
                         clock uncertainty            0.098    -0.435    
    SLICE_X3Y48          FDCE (Hold_fdce_C_D)         0.092    -0.343    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.183ns (40.299%)  route 0.271ns (59.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=44, routed)          0.271    -0.123    vga_timing_unit/x[6]
    SLICE_X4Y48          LUT4 (Prop_lut4_I2_O)        0.042    -0.081 r  vga_timing_unit/h_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.081    vga_timing_unit/h_pos[7]
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism             -0.232    -0.535    
                         clock uncertainty            0.098    -0.437    
    SLICE_X4Y48          FDCE (Hold_fdce_C_D)         0.107    -0.330    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.686%)  route 0.260ns (58.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.594    -0.535    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=44, routed)          0.260    -0.134    vga_timing_unit/x[6]
    SLICE_X4Y48          LUT6 (Prop_lut6_I3_O)        0.045    -0.089 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    vga_timing_unit/h_pos[8]
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.232    -0.535    
                         clock uncertainty            0.098    -0.437    
    SLICE_X4Y48          FDCE (Hold_fdce_C_D)         0.092    -0.345    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.256    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.414ns  (logic 0.580ns (10.714%)  route 4.834ns (89.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.692     3.016    fruits_unit/f2/AR[0]
    SLICE_X4Y37          FDCE                                         f  fruits_unit/f2/x_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f2/clk_100mhz
    SLICE_X4Y37          FDCE                                         r  fruits_unit/f2/x_pos_reg[4]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X4Y37          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f2/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 0.580ns (10.722%)  route 4.829ns (89.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.688     3.011    fruits_unit/f2/AR[0]
    SLICE_X5Y37          FDCE                                         f  fruits_unit/f2/x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f2/clk_100mhz
    SLICE_X5Y37          FDCE                                         r  fruits_unit/f2/x_reg[4]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X5Y37          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f2/x_reg[4]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -3.011    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[0]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f1/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[1]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f1/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[2]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f1/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[4]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f1/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[5]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f1/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[6]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f1/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[7]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f1/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[8]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[8]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f1/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.209ns (24.305%)  route 0.651ns (75.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.463     0.322    fruits_unit/f4/AR[0]
    SLICE_X10Y46         FDCE                                         f  fruits_unit/f4/x_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.836    -0.333    fruits_unit/f4/clk_100mhz
    SLICE_X10Y46         FDCE                                         r  fruits_unit/f4/x_pos_reg[0]/C
                         clock pessimism              0.039    -0.293    
    SLICE_X10Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.360    fruits_unit/f4/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[6]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.209ns (22.223%)  route 0.731ns (77.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.544     0.402    fruits_unit/f4/AR[0]
    SLICE_X11Y47         FDCE                                         f  fruits_unit/f4/x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.837    -0.332    fruits_unit/f4/clk_100mhz
    SLICE_X11Y47         FDCE                                         r  fruits_unit/f4/x_reg[6]/C
                         clock pessimism              0.039    -0.292    
    SLICE_X11Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.384    fruits_unit/f4/x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[3]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.209ns (21.463%)  route 0.765ns (78.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.577     0.436    fruits_unit/f4/AR[0]
    SLICE_X9Y45          FDCE                                         f  fruits_unit/f4/x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.836    -0.333    fruits_unit/f4/clk_100mhz
    SLICE_X9Y45          FDCE                                         r  fruits_unit/f4/x_reg[3]/C
                         clock pessimism              0.039    -0.293    
    SLICE_X9Y45          FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    fruits_unit/f4/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[7]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.209ns (21.463%)  route 0.765ns (78.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.577     0.436    fruits_unit/f4/AR[0]
    SLICE_X9Y45          FDCE                                         f  fruits_unit/f4/x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.836    -0.333    fruits_unit/f4/clk_100mhz
    SLICE_X9Y45          FDCE                                         r  fruits_unit/f4/x_reg[7]/C
                         clock pessimism              0.039    -0.293    
    SLICE_X9Y45          FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    fruits_unit/f4/x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.209ns (20.668%)  route 0.802ns (79.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.615     0.473    fruits_unit/f4/AR[0]
    SLICE_X11Y48         FDCE                                         f  fruits_unit/f4/x_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.837    -0.332    fruits_unit/f4/clk_100mhz
    SLICE_X11Y48         FDCE                                         r  fruits_unit/f4/x_pos_reg[1]/C
                         clock pessimism              0.039    -0.292    
    SLICE_X11Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.384    fruits_unit/f4/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.209ns (19.669%)  route 0.854ns (80.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.666     0.524    fruits_unit/f4/AR[0]
    SLICE_X12Y47         FDCE                                         f  fruits_unit/f4/x_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.837    -0.332    fruits_unit/f4/clk_100mhz
    SLICE_X12Y47         FDCE                                         r  fruits_unit/f4/x_pos_reg[6]/C
                         clock pessimism              0.039    -0.292    
    SLICE_X12Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.359    fruits_unit/f4/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.209ns (18.555%)  route 0.917ns (81.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.730     0.588    fruits_unit/f4/AR[0]
    SLICE_X12Y46         FDCE                                         f  fruits_unit/f4/x_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.836    -0.333    fruits_unit/f4/clk_100mhz
    SLICE_X12Y46         FDCE                                         r  fruits_unit/f4/x_pos_reg[2]/C
                         clock pessimism              0.039    -0.293    
    SLICE_X12Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.360    fruits_unit/f4/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[5]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.209ns (18.555%)  route 0.917ns (81.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.730     0.588    fruits_unit/f4/AR[0]
    SLICE_X12Y46         FDCE                                         f  fruits_unit/f4/x_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.836    -0.333    fruits_unit/f4/clk_100mhz
    SLICE_X12Y46         FDCE                                         r  fruits_unit/f4/x_pos_reg[5]/C
                         clock pessimism              0.039    -0.293    
    SLICE_X12Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.360    fruits_unit/f4/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[1]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.209ns (18.188%)  route 0.940ns (81.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.753     0.611    fruits_unit/f4/AR[0]
    SLICE_X9Y48          FDCE                                         f  fruits_unit/f4/x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.837    -0.332    fruits_unit/f4/clk_100mhz
    SLICE_X9Y48          FDCE                                         r  fruits_unit/f4/x_reg[1]/C
                         clock pessimism              0.039    -0.292    
    SLICE_X9Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.384    fruits_unit/f4/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[4]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.209ns (18.188%)  route 0.940ns (81.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.753     0.611    fruits_unit/f4/AR[0]
    SLICE_X9Y48          FDCE                                         f  fruits_unit/f4/x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.837    -0.332    fruits_unit/f4/clk_100mhz
    SLICE_X9Y48          FDCE                                         r  fruits_unit/f4/x_reg[4]/C
                         clock pessimism              0.039    -0.292    
    SLICE_X9Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.384    fruits_unit/f4/x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.995    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.605ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.414ns  (logic 0.580ns (10.714%)  route 4.834ns (89.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.692     3.016    fruits_unit/f2/AR[0]
    SLICE_X4Y37          FDCE                                         f  fruits_unit/f2/x_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f2/clk_100mhz
    SLICE_X4Y37          FDCE                                         r  fruits_unit/f2/x_pos_reg[4]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X4Y37          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f2/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 0.580ns (10.722%)  route 4.829ns (89.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.688     3.011    fruits_unit/f2/AR[0]
    SLICE_X5Y37          FDCE                                         f  fruits_unit/f2/x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f2/clk_100mhz
    SLICE_X5Y37          FDCE                                         r  fruits_unit/f2/x_reg[4]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X5Y37          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f2/x_reg[4]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -3.011    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[0]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f1/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[1]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f1/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[2]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f1/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[4]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f1/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[5]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f1/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[6]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f1/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[7]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f1/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[8]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[8]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f1/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.209ns (24.305%)  route 0.651ns (75.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.463     0.322    fruits_unit/f4/AR[0]
    SLICE_X10Y46         FDCE                                         f  fruits_unit/f4/x_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.836    -0.333    fruits_unit/f4/clk_100mhz
    SLICE_X10Y46         FDCE                                         r  fruits_unit/f4/x_pos_reg[0]/C
                         clock pessimism              0.039    -0.293    
                         clock uncertainty            0.077    -0.216    
    SLICE_X10Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.283    fruits_unit/f4/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[6]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.209ns (22.223%)  route 0.731ns (77.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.544     0.402    fruits_unit/f4/AR[0]
    SLICE_X11Y47         FDCE                                         f  fruits_unit/f4/x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.837    -0.332    fruits_unit/f4/clk_100mhz
    SLICE_X11Y47         FDCE                                         r  fruits_unit/f4/x_reg[6]/C
                         clock pessimism              0.039    -0.292    
                         clock uncertainty            0.077    -0.215    
    SLICE_X11Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.307    fruits_unit/f4/x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[3]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.209ns (21.463%)  route 0.765ns (78.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.577     0.436    fruits_unit/f4/AR[0]
    SLICE_X9Y45          FDCE                                         f  fruits_unit/f4/x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.836    -0.333    fruits_unit/f4/clk_100mhz
    SLICE_X9Y45          FDCE                                         r  fruits_unit/f4/x_reg[3]/C
                         clock pessimism              0.039    -0.293    
                         clock uncertainty            0.077    -0.216    
    SLICE_X9Y45          FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    fruits_unit/f4/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[7]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.209ns (21.463%)  route 0.765ns (78.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.577     0.436    fruits_unit/f4/AR[0]
    SLICE_X9Y45          FDCE                                         f  fruits_unit/f4/x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.836    -0.333    fruits_unit/f4/clk_100mhz
    SLICE_X9Y45          FDCE                                         r  fruits_unit/f4/x_reg[7]/C
                         clock pessimism              0.039    -0.293    
                         clock uncertainty            0.077    -0.216    
    SLICE_X9Y45          FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    fruits_unit/f4/x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.209ns (20.668%)  route 0.802ns (79.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.615     0.473    fruits_unit/f4/AR[0]
    SLICE_X11Y48         FDCE                                         f  fruits_unit/f4/x_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.837    -0.332    fruits_unit/f4/clk_100mhz
    SLICE_X11Y48         FDCE                                         r  fruits_unit/f4/x_pos_reg[1]/C
                         clock pessimism              0.039    -0.292    
                         clock uncertainty            0.077    -0.215    
    SLICE_X11Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.307    fruits_unit/f4/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.209ns (19.669%)  route 0.854ns (80.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.666     0.524    fruits_unit/f4/AR[0]
    SLICE_X12Y47         FDCE                                         f  fruits_unit/f4/x_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.837    -0.332    fruits_unit/f4/clk_100mhz
    SLICE_X12Y47         FDCE                                         r  fruits_unit/f4/x_pos_reg[6]/C
                         clock pessimism              0.039    -0.292    
                         clock uncertainty            0.077    -0.215    
    SLICE_X12Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.282    fruits_unit/f4/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.209ns (18.555%)  route 0.917ns (81.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.730     0.588    fruits_unit/f4/AR[0]
    SLICE_X12Y46         FDCE                                         f  fruits_unit/f4/x_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.836    -0.333    fruits_unit/f4/clk_100mhz
    SLICE_X12Y46         FDCE                                         r  fruits_unit/f4/x_pos_reg[2]/C
                         clock pessimism              0.039    -0.293    
                         clock uncertainty            0.077    -0.216    
    SLICE_X12Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.283    fruits_unit/f4/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[5]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.209ns (18.555%)  route 0.917ns (81.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.730     0.588    fruits_unit/f4/AR[0]
    SLICE_X12Y46         FDCE                                         f  fruits_unit/f4/x_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.836    -0.333    fruits_unit/f4/clk_100mhz
    SLICE_X12Y46         FDCE                                         r  fruits_unit/f4/x_pos_reg[5]/C
                         clock pessimism              0.039    -0.293    
                         clock uncertainty            0.077    -0.216    
    SLICE_X12Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.283    fruits_unit/f4/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.918ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[1]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.209ns (18.188%)  route 0.940ns (81.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.753     0.611    fruits_unit/f4/AR[0]
    SLICE_X9Y48          FDCE                                         f  fruits_unit/f4/x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.837    -0.332    fruits_unit/f4/clk_100mhz
    SLICE_X9Y48          FDCE                                         r  fruits_unit/f4/x_reg[1]/C
                         clock pessimism              0.039    -0.292    
                         clock uncertainty            0.077    -0.215    
    SLICE_X9Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.307    fruits_unit/f4/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.918ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[4]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.209ns (18.188%)  route 0.940ns (81.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.753     0.611    fruits_unit/f4/AR[0]
    SLICE_X9Y48          FDCE                                         f  fruits_unit/f4/x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.837    -0.332    fruits_unit/f4/clk_100mhz
    SLICE_X9Y48          FDCE                                         r  fruits_unit/f4/x_reg[4]/C
                         clock pessimism              0.039    -0.292    
                         clock uncertainty            0.077    -0.215    
    SLICE_X9Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.307    fruits_unit/f4/x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.918    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.605ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.414ns  (logic 0.580ns (10.714%)  route 4.834ns (89.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.692     3.016    fruits_unit/f2/AR[0]
    SLICE_X4Y37          FDCE                                         f  fruits_unit/f2/x_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f2/clk_100mhz
    SLICE_X4Y37          FDCE                                         r  fruits_unit/f2/x_pos_reg[4]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X4Y37          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f2/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 0.580ns (10.722%)  route 4.829ns (89.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.688     3.011    fruits_unit/f2/AR[0]
    SLICE_X5Y37          FDCE                                         f  fruits_unit/f2/x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f2/clk_100mhz
    SLICE_X5Y37          FDCE                                         r  fruits_unit/f2/x_reg[4]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X5Y37          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f2/x_reg[4]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -3.011    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[0]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f1/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[1]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f1/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[2]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f1/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[4]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f1/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[5]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f1/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[6]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f1/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[7]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f1/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[8]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[8]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.012    fruits_unit/f1/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.209ns (24.305%)  route 0.651ns (75.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.463     0.322    fruits_unit/f4/AR[0]
    SLICE_X10Y46         FDCE                                         f  fruits_unit/f4/x_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.836    -0.333    fruits_unit/f4/clk_100mhz
    SLICE_X10Y46         FDCE                                         r  fruits_unit/f4/x_pos_reg[0]/C
                         clock pessimism              0.039    -0.293    
                         clock uncertainty            0.077    -0.216    
    SLICE_X10Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.283    fruits_unit/f4/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[6]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.209ns (22.223%)  route 0.731ns (77.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.544     0.402    fruits_unit/f4/AR[0]
    SLICE_X11Y47         FDCE                                         f  fruits_unit/f4/x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.837    -0.332    fruits_unit/f4/clk_100mhz
    SLICE_X11Y47         FDCE                                         r  fruits_unit/f4/x_reg[6]/C
                         clock pessimism              0.039    -0.292    
                         clock uncertainty            0.077    -0.215    
    SLICE_X11Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.307    fruits_unit/f4/x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[3]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.209ns (21.463%)  route 0.765ns (78.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.577     0.436    fruits_unit/f4/AR[0]
    SLICE_X9Y45          FDCE                                         f  fruits_unit/f4/x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.836    -0.333    fruits_unit/f4/clk_100mhz
    SLICE_X9Y45          FDCE                                         r  fruits_unit/f4/x_reg[3]/C
                         clock pessimism              0.039    -0.293    
                         clock uncertainty            0.077    -0.216    
    SLICE_X9Y45          FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    fruits_unit/f4/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[7]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.209ns (21.463%)  route 0.765ns (78.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.577     0.436    fruits_unit/f4/AR[0]
    SLICE_X9Y45          FDCE                                         f  fruits_unit/f4/x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.836    -0.333    fruits_unit/f4/clk_100mhz
    SLICE_X9Y45          FDCE                                         r  fruits_unit/f4/x_reg[7]/C
                         clock pessimism              0.039    -0.293    
                         clock uncertainty            0.077    -0.216    
    SLICE_X9Y45          FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    fruits_unit/f4/x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.209ns (20.668%)  route 0.802ns (79.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.615     0.473    fruits_unit/f4/AR[0]
    SLICE_X11Y48         FDCE                                         f  fruits_unit/f4/x_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.837    -0.332    fruits_unit/f4/clk_100mhz
    SLICE_X11Y48         FDCE                                         r  fruits_unit/f4/x_pos_reg[1]/C
                         clock pessimism              0.039    -0.292    
                         clock uncertainty            0.077    -0.215    
    SLICE_X11Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.307    fruits_unit/f4/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.209ns (19.669%)  route 0.854ns (80.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.666     0.524    fruits_unit/f4/AR[0]
    SLICE_X12Y47         FDCE                                         f  fruits_unit/f4/x_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.837    -0.332    fruits_unit/f4/clk_100mhz
    SLICE_X12Y47         FDCE                                         r  fruits_unit/f4/x_pos_reg[6]/C
                         clock pessimism              0.039    -0.292    
                         clock uncertainty            0.077    -0.215    
    SLICE_X12Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.282    fruits_unit/f4/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.209ns (18.555%)  route 0.917ns (81.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.730     0.588    fruits_unit/f4/AR[0]
    SLICE_X12Y46         FDCE                                         f  fruits_unit/f4/x_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.836    -0.333    fruits_unit/f4/clk_100mhz
    SLICE_X12Y46         FDCE                                         r  fruits_unit/f4/x_pos_reg[2]/C
                         clock pessimism              0.039    -0.293    
                         clock uncertainty            0.077    -0.216    
    SLICE_X12Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.283    fruits_unit/f4/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[5]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.209ns (18.555%)  route 0.917ns (81.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.730     0.588    fruits_unit/f4/AR[0]
    SLICE_X12Y46         FDCE                                         f  fruits_unit/f4/x_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.836    -0.333    fruits_unit/f4/clk_100mhz
    SLICE_X12Y46         FDCE                                         r  fruits_unit/f4/x_pos_reg[5]/C
                         clock pessimism              0.039    -0.293    
                         clock uncertainty            0.077    -0.216    
    SLICE_X12Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.283    fruits_unit/f4/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.918ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[1]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.209ns (18.188%)  route 0.940ns (81.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.753     0.611    fruits_unit/f4/AR[0]
    SLICE_X9Y48          FDCE                                         f  fruits_unit/f4/x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.837    -0.332    fruits_unit/f4/clk_100mhz
    SLICE_X9Y48          FDCE                                         r  fruits_unit/f4/x_reg[1]/C
                         clock pessimism              0.039    -0.292    
                         clock uncertainty            0.077    -0.215    
    SLICE_X9Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.307    fruits_unit/f4/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.918ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[4]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.209ns (18.188%)  route 0.940ns (81.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.753     0.611    fruits_unit/f4/AR[0]
    SLICE_X9Y48          FDCE                                         f  fruits_unit/f4/x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.837    -0.332    fruits_unit/f4/clk_100mhz
    SLICE_X9Y48          FDCE                                         r  fruits_unit/f4/x_reg[4]/C
                         clock pessimism              0.039    -0.292    
                         clock uncertainty            0.077    -0.215    
    SLICE_X9Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.307    fruits_unit/f4/x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.918    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.414ns  (logic 0.580ns (10.714%)  route 4.834ns (89.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.692     3.016    fruits_unit/f2/AR[0]
    SLICE_X4Y37          FDCE                                         f  fruits_unit/f2/x_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f2/clk_100mhz
    SLICE_X4Y37          FDCE                                         r  fruits_unit/f2/x_pos_reg[4]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.418    
    SLICE_X4Y37          FDCE (Recov_fdce_C_CLR)     -0.405     7.013    fruits_unit/f2/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  3.997    

Slack (MET) :             4.002ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 0.580ns (10.722%)  route 4.829ns (89.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.688     3.011    fruits_unit/f2/AR[0]
    SLICE_X5Y37          FDCE                                         f  fruits_unit/f2/x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f2/clk_100mhz
    SLICE_X5Y37          FDCE                                         r  fruits_unit/f2/x_reg[4]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.418    
    SLICE_X5Y37          FDCE (Recov_fdce_C_CLR)     -0.405     7.013    fruits_unit/f2/x_reg[4]
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -3.011    
  -------------------------------------------------------------------
                         slack                                  4.002    

Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[0]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.418    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.013    fruits_unit/f1/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[1]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.418    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.013    fruits_unit/f1/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[2]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.418    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.013    fruits_unit/f1/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[4]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.418    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.013    fruits_unit/f1/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[5]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.418    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.013    fruits_unit/f1/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[6]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.418    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.013    fruits_unit/f1/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[7]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.418    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.013    fruits_unit/f1/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[8]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    -0.801    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    -0.677 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         3.598     2.922    fruits_unit/f1/AR[0]
    SLICE_X3Y34          FDCE                                         f  fruits_unit/f1/x_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.513     8.000    fruits_unit/f1/clk_100mhz
    SLICE_X3Y34          FDCE                                         r  fruits_unit/f1/x_pos_reg[8]/C
                         clock pessimism             -0.505     7.494    
                         clock uncertainty           -0.077     7.418    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.013    fruits_unit/f1/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  4.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.209ns (24.305%)  route 0.651ns (75.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.463     0.322    fruits_unit/f4/AR[0]
    SLICE_X10Y46         FDCE                                         f  fruits_unit/f4/x_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.836    -0.333    fruits_unit/f4/clk_100mhz
    SLICE_X10Y46         FDCE                                         r  fruits_unit/f4/x_pos_reg[0]/C
                         clock pessimism              0.039    -0.293    
    SLICE_X10Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.360    fruits_unit/f4/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[6]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.209ns (22.223%)  route 0.731ns (77.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.544     0.402    fruits_unit/f4/AR[0]
    SLICE_X11Y47         FDCE                                         f  fruits_unit/f4/x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.837    -0.332    fruits_unit/f4/clk_100mhz
    SLICE_X11Y47         FDCE                                         r  fruits_unit/f4/x_reg[6]/C
                         clock pessimism              0.039    -0.292    
    SLICE_X11Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.384    fruits_unit/f4/x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[3]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.209ns (21.463%)  route 0.765ns (78.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.577     0.436    fruits_unit/f4/AR[0]
    SLICE_X9Y45          FDCE                                         f  fruits_unit/f4/x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.836    -0.333    fruits_unit/f4/clk_100mhz
    SLICE_X9Y45          FDCE                                         r  fruits_unit/f4/x_reg[3]/C
                         clock pessimism              0.039    -0.293    
    SLICE_X9Y45          FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    fruits_unit/f4/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[7]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.209ns (21.463%)  route 0.765ns (78.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.577     0.436    fruits_unit/f4/AR[0]
    SLICE_X9Y45          FDCE                                         f  fruits_unit/f4/x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.836    -0.333    fruits_unit/f4/clk_100mhz
    SLICE_X9Y45          FDCE                                         r  fruits_unit/f4/x_reg[7]/C
                         clock pessimism              0.039    -0.293    
    SLICE_X9Y45          FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    fruits_unit/f4/x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.209ns (20.668%)  route 0.802ns (79.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.615     0.473    fruits_unit/f4/AR[0]
    SLICE_X11Y48         FDCE                                         f  fruits_unit/f4/x_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.837    -0.332    fruits_unit/f4/clk_100mhz
    SLICE_X11Y48         FDCE                                         r  fruits_unit/f4/x_pos_reg[1]/C
                         clock pessimism              0.039    -0.292    
    SLICE_X11Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.384    fruits_unit/f4/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.209ns (19.669%)  route 0.854ns (80.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.666     0.524    fruits_unit/f4/AR[0]
    SLICE_X12Y47         FDCE                                         f  fruits_unit/f4/x_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.837    -0.332    fruits_unit/f4/clk_100mhz
    SLICE_X12Y47         FDCE                                         r  fruits_unit/f4/x_pos_reg[6]/C
                         clock pessimism              0.039    -0.292    
    SLICE_X12Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.359    fruits_unit/f4/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.209ns (18.555%)  route 0.917ns (81.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.730     0.588    fruits_unit/f4/AR[0]
    SLICE_X12Y46         FDCE                                         f  fruits_unit/f4/x_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.836    -0.333    fruits_unit/f4/clk_100mhz
    SLICE_X12Y46         FDCE                                         r  fruits_unit/f4/x_pos_reg[2]/C
                         clock pessimism              0.039    -0.293    
    SLICE_X12Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.360    fruits_unit/f4/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[5]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.209ns (18.555%)  route 0.917ns (81.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.730     0.588    fruits_unit/f4/AR[0]
    SLICE_X12Y46         FDCE                                         f  fruits_unit/f4/x_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.836    -0.333    fruits_unit/f4/clk_100mhz
    SLICE_X12Y46         FDCE                                         r  fruits_unit/f4/x_pos_reg[5]/C
                         clock pessimism              0.039    -0.293    
    SLICE_X12Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.360    fruits_unit/f4/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[1]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.209ns (18.188%)  route 0.940ns (81.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.753     0.611    fruits_unit/f4/AR[0]
    SLICE_X9Y48          FDCE                                         f  fruits_unit/f4/x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.837    -0.332    fruits_unit/f4/clk_100mhz
    SLICE_X9Y48          FDCE                                         r  fruits_unit/f4/x_reg[1]/C
                         clock pessimism              0.039    -0.292    
    SLICE_X9Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.384    fruits_unit/f4/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[4]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.209ns (18.188%)  route 0.940ns (81.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.753     0.611    fruits_unit/f4/AR[0]
    SLICE_X9Y48          FDCE                                         f  fruits_unit/f4/x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.837    -0.332    fruits_unit/f4/clk_100mhz
    SLICE_X9Y48          FDCE                                         r  fruits_unit/f4/x_reg[4]/C
                         clock pessimism              0.039    -0.292    
    SLICE_X9Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.384    fruits_unit/f4/x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.995    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.262ns  (logic 0.580ns (13.609%)  route 3.682ns (86.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 38.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.540    31.864    vga_timing_unit/AR[0]
    SLICE_X6Y48          FDCE                                         f  vga_timing_unit/h_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.518    38.005    vga_timing_unit/CLK
    SLICE_X6Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.590    37.415    
                         clock uncertainty           -0.218    37.197    
    SLICE_X6Y48          FDCE (Recov_fdce_C_CLR)     -0.319    36.878    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         36.878    
                         arrival time                         -31.864    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.400%)  route 3.448ns (85.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 38.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.306    31.630    vga_timing_unit/AR[0]
    SLICE_X3Y46          FDCE                                         f  vga_timing_unit/v_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.519    38.006    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.590    37.416    
                         clock uncertainty           -0.218    37.198    
    SLICE_X3Y46          FDCE (Recov_fdce_C_CLR)     -0.405    36.793    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                         -31.630    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.400%)  route 3.448ns (85.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 38.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.306    31.630    vga_timing_unit/AR[0]
    SLICE_X3Y46          FDCE                                         f  vga_timing_unit/v_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.519    38.006    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.590    37.416    
                         clock uncertainty           -0.218    37.198    
    SLICE_X3Y46          FDCE (Recov_fdce_C_CLR)     -0.405    36.793    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                         -31.630    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.400%)  route 3.448ns (85.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 38.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.306    31.630    vga_timing_unit/AR[0]
    SLICE_X3Y46          FDCE                                         f  vga_timing_unit/v_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.519    38.006    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.590    37.416    
                         clock uncertainty           -0.218    37.198    
    SLICE_X3Y46          FDCE (Recov_fdce_C_CLR)     -0.405    36.793    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                         -31.630    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.979ns  (logic 0.580ns (14.576%)  route 3.399ns (85.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.258    31.581    vga_timing_unit/AR[0]
    SLICE_X3Y47          FDCE                                         f  vga_timing_unit/v_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y47          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.590    37.417    
                         clock uncertainty           -0.218    37.199    
    SLICE_X3Y47          FDCE (Recov_fdce_C_CLR)     -0.405    36.794    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         36.794    
                         arrival time                         -31.581    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.975ns  (logic 0.580ns (14.590%)  route 3.395ns (85.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 38.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.254    31.577    vga_timing_unit/AR[0]
    SLICE_X4Y48          FDCE                                         f  vga_timing_unit/h_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.518    38.005    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.590    37.415    
                         clock uncertainty           -0.218    37.197    
    SLICE_X4Y48          FDCE (Recov_fdce_C_CLR)     -0.405    36.792    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         36.792    
                         arrival time                         -31.577    
  -------------------------------------------------------------------
                         slack                                  5.214    

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.975ns  (logic 0.580ns (14.590%)  route 3.395ns (85.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 38.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.254    31.577    vga_timing_unit/AR[0]
    SLICE_X4Y48          FDCE                                         f  vga_timing_unit/h_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.518    38.005    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism             -0.590    37.415    
                         clock uncertainty           -0.218    37.197    
    SLICE_X4Y48          FDCE (Recov_fdce_C_CLR)     -0.405    36.792    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         36.792    
                         arrival time                         -31.577    
  -------------------------------------------------------------------
                         slack                                  5.214    

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.975ns  (logic 0.580ns (14.590%)  route 3.395ns (85.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 38.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.254    31.577    vga_timing_unit/AR[0]
    SLICE_X4Y48          FDCE                                         f  vga_timing_unit/h_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.518    38.005    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism             -0.590    37.415    
                         clock uncertainty           -0.218    37.197    
    SLICE_X4Y48          FDCE (Recov_fdce_C_CLR)     -0.405    36.792    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         36.792    
                         arrival time                         -31.577    
  -------------------------------------------------------------------
                         slack                                  5.214    

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.975ns  (logic 0.580ns (14.590%)  route 3.395ns (85.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 38.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.254    31.577    vga_timing_unit/AR[0]
    SLICE_X4Y48          FDCE                                         f  vga_timing_unit/h_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.518    38.005    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.590    37.415    
                         clock uncertainty           -0.218    37.197    
    SLICE_X4Y48          FDCE (Recov_fdce_C_CLR)     -0.405    36.792    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         36.792    
                         arrival time                         -31.577    
  -------------------------------------------------------------------
                         slack                                  5.214    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.671ns  (logic 0.580ns (15.801%)  route 3.091ns (84.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         1.949    31.273    vga_timing_unit/AR[0]
    SLICE_X3Y48          FDCE                                         f  vga_timing_unit/v_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.590    37.417    
                         clock uncertainty           -0.218    37.199    
    SLICE_X3Y48          FDCE (Recov_fdce_C_CLR)     -0.405    36.794    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         36.794    
                         arrival time                         -31.273    
  -------------------------------------------------------------------
                         slack                                  5.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.209ns (32.837%)  route 0.427ns (67.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.240     0.098    vga_timing_unit/AR[0]
    SLICE_X5Y51          FDCE                                         f  vga_timing_unit/h_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism              0.087    -0.219    
                         clock uncertainty            0.218    -0.000    
    SLICE_X5Y51          FDCE (Remov_fdce_C_CLR)     -0.092    -0.092    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.209ns (32.837%)  route 0.427ns (67.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.240     0.098    vga_timing_unit/AR[0]
    SLICE_X5Y51          FDCE                                         f  vga_timing_unit/h_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism              0.087    -0.219    
                         clock uncertainty            0.218    -0.000    
    SLICE_X5Y51          FDCE (Remov_fdce_C_CLR)     -0.092    -0.092    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.209ns (32.837%)  route 0.427ns (67.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.240     0.098    vga_timing_unit/AR[0]
    SLICE_X5Y51          FDCE                                         f  vga_timing_unit/h_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.087    -0.219    
                         clock uncertainty            0.218    -0.000    
    SLICE_X5Y51          FDCE (Remov_fdce_C_CLR)     -0.092    -0.092    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.209ns (29.878%)  route 0.491ns (70.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.303     0.161    vga_timing_unit/AR[0]
    SLICE_X5Y50          FDCE                                         f  vga_timing_unit/h_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y50          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism              0.087    -0.219    
                         clock uncertainty            0.218    -0.000    
    SLICE_X5Y50          FDCE (Remov_fdce_C_CLR)     -0.092    -0.092    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.209ns (15.753%)  route 1.118ns (84.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.930     0.788    vga_timing_unit/AR[0]
    SLICE_X5Y49          FDCE                                         f  vga_timing_unit/h_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
                         clock pessimism              0.087    -0.217    
                         clock uncertainty            0.218     0.002    
    SLICE_X5Y49          FDCE (Remov_fdce_C_CLR)     -0.092    -0.090    vga_timing_unit/h_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.209ns (15.701%)  route 1.122ns (84.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.935     0.793    vga_timing_unit/AR[0]
    SLICE_X4Y49          FDCE                                         f  vga_timing_unit/v_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X4Y49          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.087    -0.217    
                         clock uncertainty            0.218     0.002    
    SLICE_X4Y49          FDCE (Remov_fdce_C_CLR)     -0.092    -0.090    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.209ns (15.657%)  route 1.126ns (84.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.938     0.797    vga_timing_unit/AR[0]
    SLICE_X3Y48          FDCE                                         f  vga_timing_unit/v_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867    -0.302    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.004    
    SLICE_X3Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.088    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.209ns (15.657%)  route 1.126ns (84.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.938     0.797    vga_timing_unit/AR[0]
    SLICE_X3Y48          FDCE                                         f  vga_timing_unit/v_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867    -0.302    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.004    
    SLICE_X3Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.088    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.209ns (15.657%)  route 1.126ns (84.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.938     0.797    vga_timing_unit/AR[0]
    SLICE_X3Y48          FDCE                                         f  vga_timing_unit/v_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867    -0.302    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.004    
    SLICE_X3Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.088    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.209ns (15.657%)  route 1.126ns (84.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.938     0.797    vga_timing_unit/AR[0]
    SLICE_X3Y48          FDCE                                         f  vga_timing_unit/v_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867    -0.302    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.004    
    SLICE_X3Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.088    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.885    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        4.262ns  (logic 0.580ns (13.609%)  route 3.682ns (86.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 38.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.540    31.864    vga_timing_unit/AR[0]
    SLICE_X6Y48          FDCE                                         f  vga_timing_unit/h_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.518    38.005    vga_timing_unit/CLK
    SLICE_X6Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.590    37.415    
                         clock uncertainty           -0.218    37.197    
    SLICE_X6Y48          FDCE (Recov_fdce_C_CLR)     -0.319    36.878    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         36.878    
                         arrival time                         -31.864    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.400%)  route 3.448ns (85.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 38.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.306    31.630    vga_timing_unit/AR[0]
    SLICE_X3Y46          FDCE                                         f  vga_timing_unit/v_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.519    38.006    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.590    37.416    
                         clock uncertainty           -0.218    37.198    
    SLICE_X3Y46          FDCE (Recov_fdce_C_CLR)     -0.405    36.793    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                         -31.630    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.400%)  route 3.448ns (85.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 38.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.306    31.630    vga_timing_unit/AR[0]
    SLICE_X3Y46          FDCE                                         f  vga_timing_unit/v_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.519    38.006    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.590    37.416    
                         clock uncertainty           -0.218    37.198    
    SLICE_X3Y46          FDCE (Recov_fdce_C_CLR)     -0.405    36.793    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                         -31.630    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.400%)  route 3.448ns (85.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 38.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.306    31.630    vga_timing_unit/AR[0]
    SLICE_X3Y46          FDCE                                         f  vga_timing_unit/v_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.519    38.006    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.590    37.416    
                         clock uncertainty           -0.218    37.198    
    SLICE_X3Y46          FDCE (Recov_fdce_C_CLR)     -0.405    36.793    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                         -31.630    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.979ns  (logic 0.580ns (14.576%)  route 3.399ns (85.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.258    31.581    vga_timing_unit/AR[0]
    SLICE_X3Y47          FDCE                                         f  vga_timing_unit/v_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y47          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.590    37.417    
                         clock uncertainty           -0.218    37.199    
    SLICE_X3Y47          FDCE (Recov_fdce_C_CLR)     -0.405    36.794    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         36.794    
                         arrival time                         -31.581    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.975ns  (logic 0.580ns (14.590%)  route 3.395ns (85.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 38.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.254    31.577    vga_timing_unit/AR[0]
    SLICE_X4Y48          FDCE                                         f  vga_timing_unit/h_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.518    38.005    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.590    37.415    
                         clock uncertainty           -0.218    37.197    
    SLICE_X4Y48          FDCE (Recov_fdce_C_CLR)     -0.405    36.792    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         36.792    
                         arrival time                         -31.577    
  -------------------------------------------------------------------
                         slack                                  5.214    

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.975ns  (logic 0.580ns (14.590%)  route 3.395ns (85.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 38.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.254    31.577    vga_timing_unit/AR[0]
    SLICE_X4Y48          FDCE                                         f  vga_timing_unit/h_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.518    38.005    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism             -0.590    37.415    
                         clock uncertainty           -0.218    37.197    
    SLICE_X4Y48          FDCE (Recov_fdce_C_CLR)     -0.405    36.792    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         36.792    
                         arrival time                         -31.577    
  -------------------------------------------------------------------
                         slack                                  5.214    

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.975ns  (logic 0.580ns (14.590%)  route 3.395ns (85.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 38.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.254    31.577    vga_timing_unit/AR[0]
    SLICE_X4Y48          FDCE                                         f  vga_timing_unit/h_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.518    38.005    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism             -0.590    37.415    
                         clock uncertainty           -0.218    37.197    
    SLICE_X4Y48          FDCE (Recov_fdce_C_CLR)     -0.405    36.792    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         36.792    
                         arrival time                         -31.577    
  -------------------------------------------------------------------
                         slack                                  5.214    

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.975ns  (logic 0.580ns (14.590%)  route 3.395ns (85.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 38.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.254    31.577    vga_timing_unit/AR[0]
    SLICE_X4Y48          FDCE                                         f  vga_timing_unit/h_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.518    38.005    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.590    37.415    
                         clock uncertainty           -0.218    37.197    
    SLICE_X4Y48          FDCE (Recov_fdce_C_CLR)     -0.405    36.792    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         36.792    
                         arrival time                         -31.577    
  -------------------------------------------------------------------
                         slack                                  5.214    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.671ns  (logic 0.580ns (15.801%)  route 3.091ns (84.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         1.949    31.273    vga_timing_unit/AR[0]
    SLICE_X3Y48          FDCE                                         f  vga_timing_unit/v_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.590    37.417    
                         clock uncertainty           -0.218    37.199    
    SLICE_X3Y48          FDCE (Recov_fdce_C_CLR)     -0.405    36.794    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         36.794    
                         arrival time                         -31.273    
  -------------------------------------------------------------------
                         slack                                  5.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.209ns (32.837%)  route 0.427ns (67.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.240     0.098    vga_timing_unit/AR[0]
    SLICE_X5Y51          FDCE                                         f  vga_timing_unit/h_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism              0.087    -0.219    
                         clock uncertainty            0.218    -0.000    
    SLICE_X5Y51          FDCE (Remov_fdce_C_CLR)     -0.092    -0.092    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.209ns (32.837%)  route 0.427ns (67.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.240     0.098    vga_timing_unit/AR[0]
    SLICE_X5Y51          FDCE                                         f  vga_timing_unit/h_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism              0.087    -0.219    
                         clock uncertainty            0.218    -0.000    
    SLICE_X5Y51          FDCE (Remov_fdce_C_CLR)     -0.092    -0.092    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.209ns (32.837%)  route 0.427ns (67.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.240     0.098    vga_timing_unit/AR[0]
    SLICE_X5Y51          FDCE                                         f  vga_timing_unit/h_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.087    -0.219    
                         clock uncertainty            0.218    -0.000    
    SLICE_X5Y51          FDCE (Remov_fdce_C_CLR)     -0.092    -0.092    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.209ns (29.878%)  route 0.491ns (70.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.303     0.161    vga_timing_unit/AR[0]
    SLICE_X5Y50          FDCE                                         f  vga_timing_unit/h_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y50          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism              0.087    -0.219    
                         clock uncertainty            0.218    -0.000    
    SLICE_X5Y50          FDCE (Remov_fdce_C_CLR)     -0.092    -0.092    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.209ns (15.753%)  route 1.118ns (84.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.930     0.788    vga_timing_unit/AR[0]
    SLICE_X5Y49          FDCE                                         f  vga_timing_unit/h_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
                         clock pessimism              0.087    -0.217    
                         clock uncertainty            0.218     0.002    
    SLICE_X5Y49          FDCE (Remov_fdce_C_CLR)     -0.092    -0.090    vga_timing_unit/h_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.209ns (15.701%)  route 1.122ns (84.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.935     0.793    vga_timing_unit/AR[0]
    SLICE_X4Y49          FDCE                                         f  vga_timing_unit/v_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X4Y49          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.087    -0.217    
                         clock uncertainty            0.218     0.002    
    SLICE_X4Y49          FDCE (Remov_fdce_C_CLR)     -0.092    -0.090    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.209ns (15.657%)  route 1.126ns (84.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.938     0.797    vga_timing_unit/AR[0]
    SLICE_X3Y48          FDCE                                         f  vga_timing_unit/v_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867    -0.302    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.004    
    SLICE_X3Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.088    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.209ns (15.657%)  route 1.126ns (84.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.938     0.797    vga_timing_unit/AR[0]
    SLICE_X3Y48          FDCE                                         f  vga_timing_unit/v_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867    -0.302    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.004    
    SLICE_X3Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.088    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.209ns (15.657%)  route 1.126ns (84.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.938     0.797    vga_timing_unit/AR[0]
    SLICE_X3Y48          FDCE                                         f  vga_timing_unit/v_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867    -0.302    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.004    
    SLICE_X3Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.088    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.209ns (15.657%)  route 1.126ns (84.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.938     0.797    vga_timing_unit/AR[0]
    SLICE_X3Y48          FDCE                                         f  vga_timing_unit/v_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867    -0.302    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.004    
    SLICE_X3Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.088    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.885    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.262ns  (logic 0.580ns (13.609%)  route 3.682ns (86.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 38.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.540    31.864    vga_timing_unit/AR[0]
    SLICE_X6Y48          FDCE                                         f  vga_timing_unit/h_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.518    38.005    vga_timing_unit/CLK
    SLICE_X6Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.590    37.415    
                         clock uncertainty           -0.215    37.200    
    SLICE_X6Y48          FDCE (Recov_fdce_C_CLR)     -0.319    36.881    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         36.881    
                         arrival time                         -31.864    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.400%)  route 3.448ns (85.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 38.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.306    31.630    vga_timing_unit/AR[0]
    SLICE_X3Y46          FDCE                                         f  vga_timing_unit/v_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.519    38.006    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.590    37.416    
                         clock uncertainty           -0.215    37.201    
    SLICE_X3Y46          FDCE (Recov_fdce_C_CLR)     -0.405    36.796    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         36.796    
                         arrival time                         -31.630    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.400%)  route 3.448ns (85.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 38.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.306    31.630    vga_timing_unit/AR[0]
    SLICE_X3Y46          FDCE                                         f  vga_timing_unit/v_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.519    38.006    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.590    37.416    
                         clock uncertainty           -0.215    37.201    
    SLICE_X3Y46          FDCE (Recov_fdce_C_CLR)     -0.405    36.796    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         36.796    
                         arrival time                         -31.630    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.400%)  route 3.448ns (85.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 38.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.306    31.630    vga_timing_unit/AR[0]
    SLICE_X3Y46          FDCE                                         f  vga_timing_unit/v_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.519    38.006    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.590    37.416    
                         clock uncertainty           -0.215    37.201    
    SLICE_X3Y46          FDCE (Recov_fdce_C_CLR)     -0.405    36.796    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         36.796    
                         arrival time                         -31.630    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.979ns  (logic 0.580ns (14.576%)  route 3.399ns (85.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.258    31.581    vga_timing_unit/AR[0]
    SLICE_X3Y47          FDCE                                         f  vga_timing_unit/v_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y47          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.590    37.417    
                         clock uncertainty           -0.215    37.202    
    SLICE_X3Y47          FDCE (Recov_fdce_C_CLR)     -0.405    36.797    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         36.797    
                         arrival time                         -31.581    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.975ns  (logic 0.580ns (14.590%)  route 3.395ns (85.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 38.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.254    31.577    vga_timing_unit/AR[0]
    SLICE_X4Y48          FDCE                                         f  vga_timing_unit/h_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.518    38.005    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.590    37.415    
                         clock uncertainty           -0.215    37.200    
    SLICE_X4Y48          FDCE (Recov_fdce_C_CLR)     -0.405    36.795    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         36.795    
                         arrival time                         -31.577    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.975ns  (logic 0.580ns (14.590%)  route 3.395ns (85.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 38.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.254    31.577    vga_timing_unit/AR[0]
    SLICE_X4Y48          FDCE                                         f  vga_timing_unit/h_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.518    38.005    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism             -0.590    37.415    
                         clock uncertainty           -0.215    37.200    
    SLICE_X4Y48          FDCE (Recov_fdce_C_CLR)     -0.405    36.795    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         36.795    
                         arrival time                         -31.577    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.975ns  (logic 0.580ns (14.590%)  route 3.395ns (85.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 38.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.254    31.577    vga_timing_unit/AR[0]
    SLICE_X4Y48          FDCE                                         f  vga_timing_unit/h_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.518    38.005    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism             -0.590    37.415    
                         clock uncertainty           -0.215    37.200    
    SLICE_X4Y48          FDCE (Recov_fdce_C_CLR)     -0.405    36.795    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         36.795    
                         arrival time                         -31.577    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.975ns  (logic 0.580ns (14.590%)  route 3.395ns (85.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 38.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.254    31.577    vga_timing_unit/AR[0]
    SLICE_X4Y48          FDCE                                         f  vga_timing_unit/h_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.518    38.005    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.590    37.415    
                         clock uncertainty           -0.215    37.200    
    SLICE_X4Y48          FDCE (Recov_fdce_C_CLR)     -0.405    36.795    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         36.795    
                         arrival time                         -31.577    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.524ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.671ns  (logic 0.580ns (15.801%)  route 3.091ns (84.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         1.949    31.273    vga_timing_unit/AR[0]
    SLICE_X3Y48          FDCE                                         f  vga_timing_unit/v_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.590    37.417    
                         clock uncertainty           -0.215    37.202    
    SLICE_X3Y48          FDCE (Recov_fdce_C_CLR)     -0.405    36.797    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         36.797    
                         arrival time                         -31.273    
  -------------------------------------------------------------------
                         slack                                  5.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.209ns (32.837%)  route 0.427ns (67.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.240     0.098    vga_timing_unit/AR[0]
    SLICE_X5Y51          FDCE                                         f  vga_timing_unit/h_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism              0.087    -0.219    
                         clock uncertainty            0.215    -0.004    
    SLICE_X5Y51          FDCE (Remov_fdce_C_CLR)     -0.092    -0.096    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.209ns (32.837%)  route 0.427ns (67.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.240     0.098    vga_timing_unit/AR[0]
    SLICE_X5Y51          FDCE                                         f  vga_timing_unit/h_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism              0.087    -0.219    
                         clock uncertainty            0.215    -0.004    
    SLICE_X5Y51          FDCE (Remov_fdce_C_CLR)     -0.092    -0.096    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.209ns (32.837%)  route 0.427ns (67.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.240     0.098    vga_timing_unit/AR[0]
    SLICE_X5Y51          FDCE                                         f  vga_timing_unit/h_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.087    -0.219    
                         clock uncertainty            0.215    -0.004    
    SLICE_X5Y51          FDCE (Remov_fdce_C_CLR)     -0.092    -0.096    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.209ns (29.878%)  route 0.491ns (70.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.303     0.161    vga_timing_unit/AR[0]
    SLICE_X5Y50          FDCE                                         f  vga_timing_unit/h_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y50          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism              0.087    -0.219    
                         clock uncertainty            0.215    -0.004    
    SLICE_X5Y50          FDCE (Remov_fdce_C_CLR)     -0.092    -0.096    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.209ns (15.753%)  route 1.118ns (84.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.930     0.788    vga_timing_unit/AR[0]
    SLICE_X5Y49          FDCE                                         f  vga_timing_unit/h_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
                         clock pessimism              0.087    -0.217    
                         clock uncertainty            0.215    -0.001    
    SLICE_X5Y49          FDCE (Remov_fdce_C_CLR)     -0.092    -0.093    vga_timing_unit/h_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.209ns (15.701%)  route 1.122ns (84.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.935     0.793    vga_timing_unit/AR[0]
    SLICE_X4Y49          FDCE                                         f  vga_timing_unit/v_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X4Y49          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.087    -0.217    
                         clock uncertainty            0.215    -0.001    
    SLICE_X4Y49          FDCE (Remov_fdce_C_CLR)     -0.092    -0.093    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.209ns (15.657%)  route 1.126ns (84.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.938     0.797    vga_timing_unit/AR[0]
    SLICE_X3Y48          FDCE                                         f  vga_timing_unit/v_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867    -0.302    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.001    
    SLICE_X3Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.209ns (15.657%)  route 1.126ns (84.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.938     0.797    vga_timing_unit/AR[0]
    SLICE_X3Y48          FDCE                                         f  vga_timing_unit/v_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867    -0.302    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.001    
    SLICE_X3Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.209ns (15.657%)  route 1.126ns (84.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.938     0.797    vga_timing_unit/AR[0]
    SLICE_X3Y48          FDCE                                         f  vga_timing_unit/v_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867    -0.302    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.001    
    SLICE_X3Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.209ns (15.657%)  route 1.126ns (84.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.938     0.797    vga_timing_unit/AR[0]
    SLICE_X3Y48          FDCE                                         f  vga_timing_unit/v_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867    -0.302    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.001    
    SLICE_X3Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.888    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        4.262ns  (logic 0.580ns (13.609%)  route 3.682ns (86.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 38.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.540    31.864    vga_timing_unit/AR[0]
    SLICE_X6Y48          FDCE                                         f  vga_timing_unit/h_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.518    38.005    vga_timing_unit/CLK
    SLICE_X6Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.590    37.415    
                         clock uncertainty           -0.215    37.200    
    SLICE_X6Y48          FDCE (Recov_fdce_C_CLR)     -0.319    36.881    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         36.881    
                         arrival time                         -31.864    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.400%)  route 3.448ns (85.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 38.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.306    31.630    vga_timing_unit/AR[0]
    SLICE_X3Y46          FDCE                                         f  vga_timing_unit/v_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.519    38.006    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.590    37.416    
                         clock uncertainty           -0.215    37.201    
    SLICE_X3Y46          FDCE (Recov_fdce_C_CLR)     -0.405    36.796    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         36.796    
                         arrival time                         -31.630    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.400%)  route 3.448ns (85.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 38.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.306    31.630    vga_timing_unit/AR[0]
    SLICE_X3Y46          FDCE                                         f  vga_timing_unit/v_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.519    38.006    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.590    37.416    
                         clock uncertainty           -0.215    37.201    
    SLICE_X3Y46          FDCE (Recov_fdce_C_CLR)     -0.405    36.796    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         36.796    
                         arrival time                         -31.630    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.400%)  route 3.448ns (85.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 38.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.306    31.630    vga_timing_unit/AR[0]
    SLICE_X3Y46          FDCE                                         f  vga_timing_unit/v_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.519    38.006    vga_timing_unit/CLK
    SLICE_X3Y46          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.590    37.416    
                         clock uncertainty           -0.215    37.201    
    SLICE_X3Y46          FDCE (Recov_fdce_C_CLR)     -0.405    36.796    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         36.796    
                         arrival time                         -31.630    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.979ns  (logic 0.580ns (14.576%)  route 3.399ns (85.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.258    31.581    vga_timing_unit/AR[0]
    SLICE_X3Y47          FDCE                                         f  vga_timing_unit/v_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y47          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.590    37.417    
                         clock uncertainty           -0.215    37.202    
    SLICE_X3Y47          FDCE (Recov_fdce_C_CLR)     -0.405    36.797    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         36.797    
                         arrival time                         -31.581    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.975ns  (logic 0.580ns (14.590%)  route 3.395ns (85.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 38.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.254    31.577    vga_timing_unit/AR[0]
    SLICE_X4Y48          FDCE                                         f  vga_timing_unit/h_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.518    38.005    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.590    37.415    
                         clock uncertainty           -0.215    37.200    
    SLICE_X4Y48          FDCE (Recov_fdce_C_CLR)     -0.405    36.795    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         36.795    
                         arrival time                         -31.577    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.975ns  (logic 0.580ns (14.590%)  route 3.395ns (85.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 38.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.254    31.577    vga_timing_unit/AR[0]
    SLICE_X4Y48          FDCE                                         f  vga_timing_unit/h_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.518    38.005    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism             -0.590    37.415    
                         clock uncertainty           -0.215    37.200    
    SLICE_X4Y48          FDCE (Recov_fdce_C_CLR)     -0.405    36.795    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         36.795    
                         arrival time                         -31.577    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.975ns  (logic 0.580ns (14.590%)  route 3.395ns (85.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 38.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.254    31.577    vga_timing_unit/AR[0]
    SLICE_X4Y48          FDCE                                         f  vga_timing_unit/h_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.518    38.005    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism             -0.590    37.415    
                         clock uncertainty           -0.215    37.200    
    SLICE_X4Y48          FDCE (Recov_fdce_C_CLR)     -0.405    36.795    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         36.795    
                         arrival time                         -31.577    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.975ns  (logic 0.580ns (14.590%)  route 3.395ns (85.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 38.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         2.254    31.577    vga_timing_unit/AR[0]
    SLICE_X4Y48          FDCE                                         f  vga_timing_unit/h_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.518    38.005    vga_timing_unit/CLK
    SLICE_X4Y48          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.590    37.415    
                         clock uncertainty           -0.215    37.200    
    SLICE_X4Y48          FDCE (Recov_fdce_C_CLR)     -0.405    36.795    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         36.795    
                         arrival time                         -31.577    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.524ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.671ns  (logic 0.580ns (15.801%)  route 3.091ns (84.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X5Y59          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    28.058 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           1.141    29.199    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.124    29.323 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         1.949    31.273    vga_timing_unit/AR[0]
    SLICE_X3Y48          FDCE                                         f  vga_timing_unit/v_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.520    38.007    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.590    37.417    
                         clock uncertainty           -0.215    37.202    
    SLICE_X3Y48          FDCE (Recov_fdce_C_CLR)     -0.405    36.797    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         36.797    
                         arrival time                         -31.273    
  -------------------------------------------------------------------
                         slack                                  5.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.209ns (32.837%)  route 0.427ns (67.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.240     0.098    vga_timing_unit/AR[0]
    SLICE_X5Y51          FDCE                                         f  vga_timing_unit/h_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism              0.087    -0.219    
                         clock uncertainty            0.215    -0.004    
    SLICE_X5Y51          FDCE (Remov_fdce_C_CLR)     -0.092    -0.096    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.209ns (32.837%)  route 0.427ns (67.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.240     0.098    vga_timing_unit/AR[0]
    SLICE_X5Y51          FDCE                                         f  vga_timing_unit/h_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism              0.087    -0.219    
                         clock uncertainty            0.215    -0.004    
    SLICE_X5Y51          FDCE (Remov_fdce_C_CLR)     -0.092    -0.096    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.209ns (32.837%)  route 0.427ns (67.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.240     0.098    vga_timing_unit/AR[0]
    SLICE_X5Y51          FDCE                                         f  vga_timing_unit/h_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.087    -0.219    
                         clock uncertainty            0.215    -0.004    
    SLICE_X5Y51          FDCE (Remov_fdce_C_CLR)     -0.092    -0.096    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.209ns (29.878%)  route 0.491ns (70.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.303     0.161    vga_timing_unit/AR[0]
    SLICE_X5Y50          FDCE                                         f  vga_timing_unit/h_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.306    vga_timing_unit/CLK
    SLICE_X5Y50          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism              0.087    -0.219    
                         clock uncertainty            0.215    -0.004    
    SLICE_X5Y50          FDCE (Remov_fdce_C_CLR)     -0.092    -0.096    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.209ns (15.753%)  route 1.118ns (84.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.930     0.788    vga_timing_unit/AR[0]
    SLICE_X5Y49          FDCE                                         f  vga_timing_unit/h_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X5Y49          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
                         clock pessimism              0.087    -0.217    
                         clock uncertainty            0.215    -0.001    
    SLICE_X5Y49          FDCE (Remov_fdce_C_CLR)     -0.092    -0.093    vga_timing_unit/h_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.209ns (15.701%)  route 1.122ns (84.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.935     0.793    vga_timing_unit/AR[0]
    SLICE_X4Y49          FDCE                                         f  vga_timing_unit/v_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.865    -0.304    vga_timing_unit/CLK
    SLICE_X4Y49          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.087    -0.217    
                         clock uncertainty            0.215    -0.001    
    SLICE_X4Y49          FDCE (Remov_fdce_C_CLR)     -0.092    -0.093    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.209ns (15.657%)  route 1.126ns (84.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.938     0.797    vga_timing_unit/AR[0]
    SLICE_X3Y48          FDCE                                         f  vga_timing_unit/v_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867    -0.302    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.001    
    SLICE_X3Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.209ns (15.657%)  route 1.126ns (84.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.938     0.797    vga_timing_unit/AR[0]
    SLICE_X3Y48          FDCE                                         f  vga_timing_unit/v_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867    -0.302    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.001    
    SLICE_X3Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.209ns (15.657%)  route 1.126ns (84.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.938     0.797    vga_timing_unit/AR[0]
    SLICE_X3Y48          FDCE                                         f  vga_timing_unit/v_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867    -0.302    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.001    
    SLICE_X3Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.209ns (15.657%)  route 1.126ns (84.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    menu_unit/clk_100mhz
    SLICE_X6Y53          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.188    -0.187    menu_unit/debounce_open_menu/menu_selection
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=244, routed)         0.938     0.797    vga_timing_unit/AR[0]
    SLICE_X3Y48          FDCE                                         f  vga_timing_unit/v_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867    -0.302    vga_timing_unit/CLK
    SLICE_X3Y48          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.001    
    SLICE_X3Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.888    





