// Seed: 3551314264
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    output uwire id_4,
    input supply1 id_5,
    input tri0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input supply0 id_9,
    input supply0 id_10,
    input uwire id_11,
    input tri id_12,
    input wor id_13,
    input wand id_14,
    output supply0 id_15,
    input wor id_16,
    input wand id_17,
    input wire id_18,
    input tri1 id_19,
    input wand id_20,
    output uwire id_21,
    input wor id_22,
    output tri0 id_23
);
  wire id_25;
  wire id_26;
  assign id_21 = id_18;
  assign id_15 = id_13;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1
);
  id_3(
      .id_0(id_1 * id_0 * 1'd0 - id_0), .id_1(1), .id_2(1), .id_3(1), .id_4(id_1), .id_5(1)
  ); module_0(
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1
  );
endmodule
