<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\HDMI\impl\gwsynthesis\dk_video.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\HDMI\src\dk_video.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\HDMI\src\dk_video.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jan  3 23:56:15 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1044</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>787</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>61</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>Base</td>
<td>37.040</td>
<td>26.998
<td>0.000</td>
<td>18.520</td>
<td></td>
<td></td>
<td>I_clk </td>
</tr>
<tr>
<td>2</td>
<td>cpuClk/div_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cpuClk/div_clk_s1/Q </td>
</tr>
<tr>
<td>3</td>
<td>clk_out_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cpuClk/out_s0/Q </td>
</tr>
<tr>
<td>4</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.220
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>5</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.220
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>6</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.388</td>
<td>185.610
<td>0.000</td>
<td>2.694</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>7</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.740
<td>0.000</td>
<td>4.041</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>8</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.469</td>
<td>74.244
<td>0.000</td>
<td>6.735</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUT</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>hdmi4/u_clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>26.998(MHz)</td>
<td>228.349(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_out_d</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">95.672(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.244(MHz)</td>
<td>122.826(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of cpuClk/div_clk!</h4>
<h4>No timing paths to get frequency of hdmi4/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of hdmi4/u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of hdmi4/u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of hdmi4/u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpuClk/div_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpuClk/div_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_out_d</td>
<td>Setup</td>
<td>-17.644</td>
<td>61</td>
</tr>
<tr>
<td>clk_out_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.452</td>
<td>cpu/pc_5_s3/Q</td>
<td>cpu/mem[7]_7_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.417</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.452</td>
<td>cpu/pc_5_s3/Q</td>
<td>cpu/mem[6]_7_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.417</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.448</td>
<td>cpu/pc_1_s3/Q</td>
<td>cpu/mem[7]_4_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.413</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.448</td>
<td>cpu/pc_1_s3/Q</td>
<td>cpu/mem[5]_4_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.413</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.447</td>
<td>cpu/pc_1_s3/Q</td>
<td>cpu/mem[5]_3_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.412</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.447</td>
<td>cpu/pc_5_s3/Q</td>
<td>cpu/mem[9]_6_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.412</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.443</td>
<td>cpu/pc_5_s3/Q</td>
<td>cpu/mem[5]_6_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.408</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.442</td>
<td>cpu/pc_1_s3/Q</td>
<td>cpu/mem[1]_4_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.407</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.441</td>
<td>cpu/pc_5_s3/Q</td>
<td>cpu/mem[7]_6_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.406</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.441</td>
<td>cpu/pc_5_s3/Q</td>
<td>cpu/mem[1]_6_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.406</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.431</td>
<td>cpu/pc_1_s3/Q</td>
<td>cpu/mem[8]_5_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.396</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.431</td>
<td>cpu/pc_1_s3/Q</td>
<td>cpu/mem[5]_5_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.396</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.414</td>
<td>cpu/pc_1_s3/Q</td>
<td>cpu/mem[7]_5_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.379</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.414</td>
<td>cpu/pc_1_s3/Q</td>
<td>cpu/mem[4]_5_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.379</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.408</td>
<td>cpu/pc_1_s3/Q</td>
<td>cpu/mem[6]_5_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.373</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.397</td>
<td>cpu/pc_1_s3/Q</td>
<td>cpu/mem[9]_5_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.362</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.397</td>
<td>cpu/pc_1_s3/Q</td>
<td>cpu/mem[1]_5_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.362</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.395</td>
<td>cpu/pc_1_s3/Q</td>
<td>cpu/mem[9]_1_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.395</td>
<td>cpu/pc_1_s3/Q</td>
<td>cpu/mem[6]_1_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.395</td>
<td>cpu/pc_1_s3/Q</td>
<td>cpu/mem[4]_1_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.395</td>
<td>cpu/pc_1_s3/Q</td>
<td>cpu/mem[3]_1_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.378</td>
<td>cpu/pc_1_s3/Q</td>
<td>cpu/mem[6]_4_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.343</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.378</td>
<td>cpu/pc_1_s3/Q</td>
<td>cpu/mem[3]_4_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.343</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.373</td>
<td>cpu/pc_1_s3/Q</td>
<td>cpu/flags_0_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.338</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.371</td>
<td>cpu/pc_1_s3/Q</td>
<td>cpu/mem[8]_4_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.336</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.882</td>
<td>cpuClk/n5_s2/I0</td>
<td>cpuClk/out_s0/D</td>
<td>clk_out_d:[R]</td>
<td>cpuClk/div_clk:[R]</td>
<td>0.000</td>
<td>-2.070</td>
<td>0.234</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>hdmi4/testpattern_inst/v_offset_2_s3/Q</td>
<td>hdmi4/testpattern_inst/v_offset_2_s3/D</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>hdmi4/testpattern_inst/V_cnt_11_s1/Q</td>
<td>hdmi4/testpattern_inst/V_cnt_11_s1/D</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>hdmi4/testpattern_inst/v_offset_10_s1/Q</td>
<td>hdmi4/testpattern_inst/v_offset_10_s1/D</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>hdmi4/testpattern_inst/De_vcnt_4_s1/Q</td>
<td>hdmi4/testpattern_inst/De_vcnt_4_s1/D</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>hdmi4/testpattern_inst/De_vcnt_7_s1/Q</td>
<td>hdmi4/testpattern_inst/De_vcnt_7_s1/D</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>hdmi4/testpattern_inst/H_cnt_1_s0/Q</td>
<td>hdmi4/testpattern_inst/H_cnt_1_s0/D</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>cpuClk/count_0_s0/Q</td>
<td>cpuClk/count_0_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>cpuClk/count_2_s0/Q</td>
<td>cpuClk/count_2_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>cpuClk/count_6_s0/Q</td>
<td>cpuClk/count_6_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>cpuClk/count_8_s0/Q</td>
<td>cpuClk/count_8_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>cpuClk/count_12_s0/Q</td>
<td>cpuClk/count_12_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>cpuClk/count_14_s0/Q</td>
<td>cpuClk/count_14_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>cpuClk/count_18_s0/Q</td>
<td>cpuClk/count_18_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>cpuClk/count_20_s0/Q</td>
<td>cpuClk/count_20_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>cpuClk/count_24_s0/Q</td>
<td>cpuClk/count_24_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>cpuClk/count_26_s0/Q</td>
<td>cpuClk/count_26_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>cpuClk/count_30_s0/Q</td>
<td>cpuClk/count_30_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>hdmi4/run_cnt_0_s0/Q</td>
<td>hdmi4/run_cnt_0_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>hdmi4/run_cnt_2_s0/Q</td>
<td>hdmi4/run_cnt_2_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>hdmi4/run_cnt_7_s0/Q</td>
<td>hdmi4/run_cnt_7_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>hdmi4/run_cnt_8_s0/Q</td>
<td>hdmi4/run_cnt_8_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>hdmi4/run_cnt_12_s0/Q</td>
<td>hdmi4/run_cnt_12_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>hdmi4/run_cnt_16_s0/Q</td>
<td>hdmi4/run_cnt_16_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>hdmi4/run_cnt_22_s0/Q</td>
<td>hdmi4/run_cnt_22_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_out_d</td>
<td>cpu/ram[1]_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_out_d</td>
<td>cpu/ram[1]_6_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_out_d</td>
<td>cpu/ram[1]_5_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_out_d</td>
<td>cpu/ram[1]_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_out_d</td>
<td>cpu/ram[1]_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_out_d</td>
<td>cpu/mem[5]_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_out_d</td>
<td>cpu/mem[5]_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_out_d</td>
<td>cpu/mem[5]_6_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_out_d</td>
<td>cpu/mem[5]_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_out_d</td>
<td>cpu/mem[4]_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_5_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/mem[7]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>cpu/pc_5_s3/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C33[1][A]</td>
<td style=" font-weight:bold;">cpu/pc_5_s3/Q</td>
</tr>
<tr>
<td>3.476</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[3][B]</td>
<td>cpu/n406_s1025/I0</td>
</tr>
<tr>
<td>4.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R20C33[3][B]</td>
<td style=" background: #97FFFF;">cpu/n406_s1025/F</td>
</tr>
<tr>
<td>4.732</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>cpu/n401_s1025/I2</td>
</tr>
<tr>
<td>5.185</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C39[1][A]</td>
<td style=" background: #97FFFF;">cpu/n401_s1025/F</td>
</tr>
<tr>
<td>5.621</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>cpu/n401_s1024/I0</td>
</tr>
<tr>
<td>5.992</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">cpu/n401_s1024/F</td>
</tr>
<tr>
<td>6.843</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[3][A]</td>
<td>cpu/n451_s40/S0</td>
</tr>
<tr>
<td>7.094</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[3][A]</td>
<td style=" background: #97FFFF;">cpu/n451_s40/O</td>
</tr>
<tr>
<td>7.999</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td>cpu/n451_s52/I3</td>
</tr>
<tr>
<td>8.461</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">cpu/n451_s52/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>cpu/n451_s49/I1</td>
</tr>
<tr>
<td>9.017</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C38[1][A]</td>
<td style=" background: #97FFFF;">cpu/n451_s49/F</td>
</tr>
<tr>
<td>9.689</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>cpu/n460_s/I1</td>
</tr>
<tr>
<td>10.060</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/n460_s/COUT</td>
</tr>
<tr>
<td>10.060</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>cpu/n459_s/CIN</td>
</tr>
<tr>
<td>10.095</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">cpu/n459_s/COUT</td>
</tr>
<tr>
<td>10.095</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>cpu/n458_s/CIN</td>
</tr>
<tr>
<td>10.131</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">cpu/n458_s/COUT</td>
</tr>
<tr>
<td>10.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>cpu/n457_s/CIN</td>
</tr>
<tr>
<td>10.601</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">cpu/n457_s/SUM</td>
</tr>
<tr>
<td>10.848</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][B]</td>
<td>cpu/n12495_s27/I1</td>
</tr>
<tr>
<td>11.219</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][B]</td>
<td style=" background: #97FFFF;">cpu/n12495_s27/F</td>
</tr>
<tr>
<td>11.875</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td>cpu/n12495_s23/I3</td>
</tr>
<tr>
<td>12.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C37[3][A]</td>
<td style=" background: #97FFFF;">cpu/n12495_s23/F</td>
</tr>
<tr>
<td>13.476</td>
<td>1.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td style=" font-weight:bold;">cpu/mem[7]_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>cpu/mem[7]_7_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>cpu/mem[7]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.300, 41.281%; route: 5.885, 56.492%; tC2Q: 0.232, 2.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_5_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/mem[6]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>cpu/pc_5_s3/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C33[1][A]</td>
<td style=" font-weight:bold;">cpu/pc_5_s3/Q</td>
</tr>
<tr>
<td>3.476</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[3][B]</td>
<td>cpu/n406_s1025/I0</td>
</tr>
<tr>
<td>4.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R20C33[3][B]</td>
<td style=" background: #97FFFF;">cpu/n406_s1025/F</td>
</tr>
<tr>
<td>4.732</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>cpu/n401_s1025/I2</td>
</tr>
<tr>
<td>5.185</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C39[1][A]</td>
<td style=" background: #97FFFF;">cpu/n401_s1025/F</td>
</tr>
<tr>
<td>5.621</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>cpu/n401_s1024/I0</td>
</tr>
<tr>
<td>5.992</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">cpu/n401_s1024/F</td>
</tr>
<tr>
<td>6.843</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[3][A]</td>
<td>cpu/n451_s40/S0</td>
</tr>
<tr>
<td>7.094</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[3][A]</td>
<td style=" background: #97FFFF;">cpu/n451_s40/O</td>
</tr>
<tr>
<td>7.999</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td>cpu/n451_s52/I3</td>
</tr>
<tr>
<td>8.461</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">cpu/n451_s52/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>cpu/n451_s49/I1</td>
</tr>
<tr>
<td>9.017</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C38[1][A]</td>
<td style=" background: #97FFFF;">cpu/n451_s49/F</td>
</tr>
<tr>
<td>9.689</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>cpu/n460_s/I1</td>
</tr>
<tr>
<td>10.060</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/n460_s/COUT</td>
</tr>
<tr>
<td>10.060</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>cpu/n459_s/CIN</td>
</tr>
<tr>
<td>10.095</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">cpu/n459_s/COUT</td>
</tr>
<tr>
<td>10.095</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>cpu/n458_s/CIN</td>
</tr>
<tr>
<td>10.131</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">cpu/n458_s/COUT</td>
</tr>
<tr>
<td>10.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>cpu/n457_s/CIN</td>
</tr>
<tr>
<td>10.601</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">cpu/n457_s/SUM</td>
</tr>
<tr>
<td>10.848</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][B]</td>
<td>cpu/n12495_s27/I1</td>
</tr>
<tr>
<td>11.219</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][B]</td>
<td style=" background: #97FFFF;">cpu/n12495_s27/F</td>
</tr>
<tr>
<td>11.875</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td>cpu/n12495_s23/I3</td>
</tr>
<tr>
<td>12.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C37[3][A]</td>
<td style=" background: #97FFFF;">cpu/n12495_s23/F</td>
</tr>
<tr>
<td>13.476</td>
<td>1.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[0][B]</td>
<td style=" font-weight:bold;">cpu/mem[6]_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][B]</td>
<td>cpu/mem[6]_7_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C40[0][B]</td>
<td>cpu/mem[6]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.300, 41.281%; route: 5.885, 56.492%; tC2Q: 0.232, 2.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/mem[7]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>cpu/pc_1_s3/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">cpu/pc_1_s3/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>cpu/n438_s3/I1</td>
</tr>
<tr>
<td>4.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu/n438_s3/F</td>
</tr>
<tr>
<td>5.027</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu/ram[3]_7_s3/I0</td>
</tr>
<tr>
<td>5.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu/ram[3]_7_s3/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cpu/n397_s1021/I1</td>
</tr>
<tr>
<td>6.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R17C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/n397_s1021/F</td>
</tr>
<tr>
<td>7.187</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>cpu/n1530_s38/S0</td>
</tr>
<tr>
<td>7.438</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1530_s38/O</td>
</tr>
<tr>
<td>7.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>cpu/n1530_s28/I1</td>
</tr>
<tr>
<td>7.541</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1530_s28/O</td>
</tr>
<tr>
<td>7.793</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][A]</td>
<td>cpu/n1530_s36/I0</td>
</tr>
<tr>
<td>8.348</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C33[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1530_s36/F</td>
</tr>
<tr>
<td>9.312</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>cpu/n463_s/I0</td>
</tr>
<tr>
<td>9.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">cpu/n463_s/COUT</td>
</tr>
<tr>
<td>9.882</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>cpu/n462_s/CIN</td>
</tr>
<tr>
<td>9.917</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">cpu/n462_s/COUT</td>
</tr>
<tr>
<td>9.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>cpu/n461_s/CIN</td>
</tr>
<tr>
<td>9.953</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">cpu/n461_s/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>cpu/n460_s/CIN</td>
</tr>
<tr>
<td>10.423</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/n460_s/SUM</td>
</tr>
<tr>
<td>10.840</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>cpu/n12498_s23/I1</td>
</tr>
<tr>
<td>11.211</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">cpu/n12498_s23/F</td>
</tr>
<tr>
<td>11.624</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>cpu/n12498_s21/I2</td>
</tr>
<tr>
<td>12.077</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">cpu/n12498_s21/F</td>
</tr>
<tr>
<td>13.472</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][B]</td>
<td style=" font-weight:bold;">cpu/mem[7]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][B]</td>
<td>cpu/mem[7]_4_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C34[0][B]</td>
<td>cpu/mem[7]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.956, 37.994%; route: 6.225, 59.778%; tC2Q: 0.232, 2.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/mem[5]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>cpu/pc_1_s3/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">cpu/pc_1_s3/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>cpu/n438_s3/I1</td>
</tr>
<tr>
<td>4.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu/n438_s3/F</td>
</tr>
<tr>
<td>5.027</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu/ram[3]_7_s3/I0</td>
</tr>
<tr>
<td>5.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu/ram[3]_7_s3/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cpu/n397_s1021/I1</td>
</tr>
<tr>
<td>6.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R17C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/n397_s1021/F</td>
</tr>
<tr>
<td>7.187</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>cpu/n1530_s38/S0</td>
</tr>
<tr>
<td>7.438</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1530_s38/O</td>
</tr>
<tr>
<td>7.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>cpu/n1530_s28/I1</td>
</tr>
<tr>
<td>7.541</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1530_s28/O</td>
</tr>
<tr>
<td>7.793</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][A]</td>
<td>cpu/n1530_s36/I0</td>
</tr>
<tr>
<td>8.348</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C33[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1530_s36/F</td>
</tr>
<tr>
<td>9.312</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>cpu/n463_s/I0</td>
</tr>
<tr>
<td>9.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">cpu/n463_s/COUT</td>
</tr>
<tr>
<td>9.882</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>cpu/n462_s/CIN</td>
</tr>
<tr>
<td>9.917</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">cpu/n462_s/COUT</td>
</tr>
<tr>
<td>9.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>cpu/n461_s/CIN</td>
</tr>
<tr>
<td>9.953</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">cpu/n461_s/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>cpu/n460_s/CIN</td>
</tr>
<tr>
<td>10.423</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/n460_s/SUM</td>
</tr>
<tr>
<td>10.840</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>cpu/n12498_s23/I1</td>
</tr>
<tr>
<td>11.211</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">cpu/n12498_s23/F</td>
</tr>
<tr>
<td>11.624</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>cpu/n12498_s21/I2</td>
</tr>
<tr>
<td>12.077</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">cpu/n12498_s21/F</td>
</tr>
<tr>
<td>13.472</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[1][A]</td>
<td style=" font-weight:bold;">cpu/mem[5]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[1][A]</td>
<td>cpu/mem[5]_4_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C34[1][A]</td>
<td>cpu/mem[5]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.956, 37.994%; route: 6.225, 59.778%; tC2Q: 0.232, 2.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/mem[5]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>cpu/pc_1_s3/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">cpu/pc_1_s3/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>cpu/n438_s3/I1</td>
</tr>
<tr>
<td>4.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu/n438_s3/F</td>
</tr>
<tr>
<td>5.027</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu/ram[3]_7_s3/I0</td>
</tr>
<tr>
<td>5.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu/ram[3]_7_s3/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cpu/n397_s1021/I1</td>
</tr>
<tr>
<td>6.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R17C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/n397_s1021/F</td>
</tr>
<tr>
<td>7.187</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>cpu/n1530_s38/S0</td>
</tr>
<tr>
<td>7.438</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1530_s38/O</td>
</tr>
<tr>
<td>7.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>cpu/n1530_s28/I1</td>
</tr>
<tr>
<td>7.541</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1530_s28/O</td>
</tr>
<tr>
<td>7.793</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][A]</td>
<td>cpu/n1530_s36/I0</td>
</tr>
<tr>
<td>8.348</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C33[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1530_s36/F</td>
</tr>
<tr>
<td>9.312</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>cpu/n463_s/I0</td>
</tr>
<tr>
<td>9.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">cpu/n463_s/COUT</td>
</tr>
<tr>
<td>9.882</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>cpu/n462_s/CIN</td>
</tr>
<tr>
<td>9.917</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">cpu/n462_s/COUT</td>
</tr>
<tr>
<td>9.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>cpu/n461_s/CIN</td>
</tr>
<tr>
<td>10.387</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">cpu/n461_s/SUM</td>
</tr>
<tr>
<td>10.805</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td>cpu/n12499_s24/I0</td>
</tr>
<tr>
<td>11.375</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td style=" background: #97FFFF;">cpu/n12499_s24/F</td>
</tr>
<tr>
<td>11.547</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[3][B]</td>
<td>cpu/n12499_s21/I3</td>
</tr>
<tr>
<td>11.918</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R18C37[3][B]</td>
<td style=" background: #97FFFF;">cpu/n12499_s21/F</td>
</tr>
<tr>
<td>13.471</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[2][B]</td>
<td style=" font-weight:bold;">cpu/mem[5]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[2][B]</td>
<td>cpu/mem[5]_3_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C34[2][B]</td>
<td>cpu/mem[5]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.038, 38.782%; route: 6.142, 58.990%; tC2Q: 0.232, 2.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_5_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/mem[9]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>cpu/pc_5_s3/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C33[1][A]</td>
<td style=" font-weight:bold;">cpu/pc_5_s3/Q</td>
</tr>
<tr>
<td>3.476</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[3][B]</td>
<td>cpu/n406_s1025/I0</td>
</tr>
<tr>
<td>4.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R20C33[3][B]</td>
<td style=" background: #97FFFF;">cpu/n406_s1025/F</td>
</tr>
<tr>
<td>4.732</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>cpu/n401_s1025/I2</td>
</tr>
<tr>
<td>5.185</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C39[1][A]</td>
<td style=" background: #97FFFF;">cpu/n401_s1025/F</td>
</tr>
<tr>
<td>5.621</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>cpu/n401_s1024/I0</td>
</tr>
<tr>
<td>5.992</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">cpu/n401_s1024/F</td>
</tr>
<tr>
<td>6.843</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[3][A]</td>
<td>cpu/n451_s40/S0</td>
</tr>
<tr>
<td>7.094</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[3][A]</td>
<td style=" background: #97FFFF;">cpu/n451_s40/O</td>
</tr>
<tr>
<td>7.999</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td>cpu/n451_s52/I3</td>
</tr>
<tr>
<td>8.461</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">cpu/n451_s52/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>cpu/n451_s49/I1</td>
</tr>
<tr>
<td>9.017</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C38[1][A]</td>
<td style=" background: #97FFFF;">cpu/n451_s49/F</td>
</tr>
<tr>
<td>9.689</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>cpu/n460_s/I1</td>
</tr>
<tr>
<td>10.060</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/n460_s/COUT</td>
</tr>
<tr>
<td>10.060</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>cpu/n459_s/CIN</td>
</tr>
<tr>
<td>10.095</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">cpu/n459_s/COUT</td>
</tr>
<tr>
<td>10.095</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>cpu/n458_s/CIN</td>
</tr>
<tr>
<td>10.565</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">cpu/n458_s/SUM</td>
</tr>
<tr>
<td>10.812</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>cpu/n12496_s24/I1</td>
</tr>
<tr>
<td>11.367</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">cpu/n12496_s24/F</td>
</tr>
<tr>
<td>11.885</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>cpu/n12496_s21/I2</td>
</tr>
<tr>
<td>12.402</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu/n12496_s21/F</td>
</tr>
<tr>
<td>13.471</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[1][B]</td>
<td style=" font-weight:bold;">cpu/mem[9]_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[1][B]</td>
<td>cpu/mem[9]_6_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C37[1][B]</td>
<td>cpu/mem[9]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.595, 44.133%; route: 5.585, 53.639%; tC2Q: 0.232, 2.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_5_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/mem[5]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>cpu/pc_5_s3/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C33[1][A]</td>
<td style=" font-weight:bold;">cpu/pc_5_s3/Q</td>
</tr>
<tr>
<td>3.476</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[3][B]</td>
<td>cpu/n406_s1025/I0</td>
</tr>
<tr>
<td>4.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R20C33[3][B]</td>
<td style=" background: #97FFFF;">cpu/n406_s1025/F</td>
</tr>
<tr>
<td>4.732</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>cpu/n401_s1025/I2</td>
</tr>
<tr>
<td>5.185</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C39[1][A]</td>
<td style=" background: #97FFFF;">cpu/n401_s1025/F</td>
</tr>
<tr>
<td>5.621</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>cpu/n401_s1024/I0</td>
</tr>
<tr>
<td>5.992</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">cpu/n401_s1024/F</td>
</tr>
<tr>
<td>6.843</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[3][A]</td>
<td>cpu/n451_s40/S0</td>
</tr>
<tr>
<td>7.094</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[3][A]</td>
<td style=" background: #97FFFF;">cpu/n451_s40/O</td>
</tr>
<tr>
<td>7.999</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td>cpu/n451_s52/I3</td>
</tr>
<tr>
<td>8.461</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">cpu/n451_s52/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>cpu/n451_s49/I1</td>
</tr>
<tr>
<td>9.017</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C38[1][A]</td>
<td style=" background: #97FFFF;">cpu/n451_s49/F</td>
</tr>
<tr>
<td>9.689</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>cpu/n460_s/I1</td>
</tr>
<tr>
<td>10.060</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/n460_s/COUT</td>
</tr>
<tr>
<td>10.060</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>cpu/n459_s/CIN</td>
</tr>
<tr>
<td>10.095</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">cpu/n459_s/COUT</td>
</tr>
<tr>
<td>10.095</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>cpu/n458_s/CIN</td>
</tr>
<tr>
<td>10.565</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">cpu/n458_s/SUM</td>
</tr>
<tr>
<td>10.812</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>cpu/n12496_s24/I1</td>
</tr>
<tr>
<td>11.367</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">cpu/n12496_s24/F</td>
</tr>
<tr>
<td>11.885</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>cpu/n12496_s21/I2</td>
</tr>
<tr>
<td>12.402</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu/n12496_s21/F</td>
</tr>
<tr>
<td>13.466</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td style=" font-weight:bold;">cpu/mem[5]_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td>cpu/mem[5]_6_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C39[2][B]</td>
<td>cpu/mem[5]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.595, 44.153%; route: 5.580, 53.618%; tC2Q: 0.232, 2.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/mem[1]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>cpu/pc_1_s3/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">cpu/pc_1_s3/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>cpu/n438_s3/I1</td>
</tr>
<tr>
<td>4.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu/n438_s3/F</td>
</tr>
<tr>
<td>5.027</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu/ram[3]_7_s3/I0</td>
</tr>
<tr>
<td>5.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu/ram[3]_7_s3/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cpu/n397_s1021/I1</td>
</tr>
<tr>
<td>6.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R17C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/n397_s1021/F</td>
</tr>
<tr>
<td>7.187</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>cpu/n1530_s38/S0</td>
</tr>
<tr>
<td>7.438</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1530_s38/O</td>
</tr>
<tr>
<td>7.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>cpu/n1530_s28/I1</td>
</tr>
<tr>
<td>7.541</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1530_s28/O</td>
</tr>
<tr>
<td>7.793</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][A]</td>
<td>cpu/n1530_s36/I0</td>
</tr>
<tr>
<td>8.348</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C33[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1530_s36/F</td>
</tr>
<tr>
<td>9.312</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>cpu/n463_s/I0</td>
</tr>
<tr>
<td>9.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">cpu/n463_s/COUT</td>
</tr>
<tr>
<td>9.882</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>cpu/n462_s/CIN</td>
</tr>
<tr>
<td>9.917</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">cpu/n462_s/COUT</td>
</tr>
<tr>
<td>9.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>cpu/n461_s/CIN</td>
</tr>
<tr>
<td>9.953</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">cpu/n461_s/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>cpu/n460_s/CIN</td>
</tr>
<tr>
<td>10.423</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/n460_s/SUM</td>
</tr>
<tr>
<td>10.840</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>cpu/n12498_s23/I1</td>
</tr>
<tr>
<td>11.211</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">cpu/n12498_s23/F</td>
</tr>
<tr>
<td>11.624</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>cpu/n12498_s21/I2</td>
</tr>
<tr>
<td>12.077</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">cpu/n12498_s21/F</td>
</tr>
<tr>
<td>13.466</td>
<td>1.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[0][A]</td>
<td style=" font-weight:bold;">cpu/mem[1]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][A]</td>
<td>cpu/mem[1]_4_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C34[0][A]</td>
<td>cpu/mem[1]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.956, 38.015%; route: 6.219, 59.756%; tC2Q: 0.232, 2.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_5_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/mem[7]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>cpu/pc_5_s3/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C33[1][A]</td>
<td style=" font-weight:bold;">cpu/pc_5_s3/Q</td>
</tr>
<tr>
<td>3.476</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[3][B]</td>
<td>cpu/n406_s1025/I0</td>
</tr>
<tr>
<td>4.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R20C33[3][B]</td>
<td style=" background: #97FFFF;">cpu/n406_s1025/F</td>
</tr>
<tr>
<td>4.732</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>cpu/n401_s1025/I2</td>
</tr>
<tr>
<td>5.185</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C39[1][A]</td>
<td style=" background: #97FFFF;">cpu/n401_s1025/F</td>
</tr>
<tr>
<td>5.621</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>cpu/n401_s1024/I0</td>
</tr>
<tr>
<td>5.992</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">cpu/n401_s1024/F</td>
</tr>
<tr>
<td>6.843</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[3][A]</td>
<td>cpu/n451_s40/S0</td>
</tr>
<tr>
<td>7.094</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[3][A]</td>
<td style=" background: #97FFFF;">cpu/n451_s40/O</td>
</tr>
<tr>
<td>7.999</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td>cpu/n451_s52/I3</td>
</tr>
<tr>
<td>8.461</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">cpu/n451_s52/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>cpu/n451_s49/I1</td>
</tr>
<tr>
<td>9.017</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C38[1][A]</td>
<td style=" background: #97FFFF;">cpu/n451_s49/F</td>
</tr>
<tr>
<td>9.689</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>cpu/n460_s/I1</td>
</tr>
<tr>
<td>10.060</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/n460_s/COUT</td>
</tr>
<tr>
<td>10.060</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>cpu/n459_s/CIN</td>
</tr>
<tr>
<td>10.095</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">cpu/n459_s/COUT</td>
</tr>
<tr>
<td>10.095</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>cpu/n458_s/CIN</td>
</tr>
<tr>
<td>10.565</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">cpu/n458_s/SUM</td>
</tr>
<tr>
<td>10.812</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>cpu/n12496_s24/I1</td>
</tr>
<tr>
<td>11.367</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">cpu/n12496_s24/F</td>
</tr>
<tr>
<td>11.885</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>cpu/n12496_s21/I2</td>
</tr>
<tr>
<td>12.402</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu/n12496_s21/F</td>
</tr>
<tr>
<td>13.465</td>
<td>1.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[2][A]</td>
<td style=" font-weight:bold;">cpu/mem[7]_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[2][A]</td>
<td>cpu/mem[7]_6_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C36[2][A]</td>
<td>cpu/mem[7]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.595, 44.157%; route: 5.579, 53.614%; tC2Q: 0.232, 2.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_5_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/mem[1]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>cpu/pc_5_s3/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C33[1][A]</td>
<td style=" font-weight:bold;">cpu/pc_5_s3/Q</td>
</tr>
<tr>
<td>3.476</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[3][B]</td>
<td>cpu/n406_s1025/I0</td>
</tr>
<tr>
<td>4.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R20C33[3][B]</td>
<td style=" background: #97FFFF;">cpu/n406_s1025/F</td>
</tr>
<tr>
<td>4.732</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>cpu/n401_s1025/I2</td>
</tr>
<tr>
<td>5.185</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C39[1][A]</td>
<td style=" background: #97FFFF;">cpu/n401_s1025/F</td>
</tr>
<tr>
<td>5.621</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>cpu/n401_s1024/I0</td>
</tr>
<tr>
<td>5.992</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">cpu/n401_s1024/F</td>
</tr>
<tr>
<td>6.843</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[3][A]</td>
<td>cpu/n451_s40/S0</td>
</tr>
<tr>
<td>7.094</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[3][A]</td>
<td style=" background: #97FFFF;">cpu/n451_s40/O</td>
</tr>
<tr>
<td>7.999</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td>cpu/n451_s52/I3</td>
</tr>
<tr>
<td>8.461</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">cpu/n451_s52/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>cpu/n451_s49/I1</td>
</tr>
<tr>
<td>9.017</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C38[1][A]</td>
<td style=" background: #97FFFF;">cpu/n451_s49/F</td>
</tr>
<tr>
<td>9.689</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>cpu/n460_s/I1</td>
</tr>
<tr>
<td>10.060</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/n460_s/COUT</td>
</tr>
<tr>
<td>10.060</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>cpu/n459_s/CIN</td>
</tr>
<tr>
<td>10.095</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">cpu/n459_s/COUT</td>
</tr>
<tr>
<td>10.095</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>cpu/n458_s/CIN</td>
</tr>
<tr>
<td>10.565</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">cpu/n458_s/SUM</td>
</tr>
<tr>
<td>10.812</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>cpu/n12496_s24/I1</td>
</tr>
<tr>
<td>11.367</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">cpu/n12496_s24/F</td>
</tr>
<tr>
<td>11.885</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>cpu/n12496_s21/I2</td>
</tr>
<tr>
<td>12.402</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu/n12496_s21/F</td>
</tr>
<tr>
<td>13.465</td>
<td>1.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td style=" font-weight:bold;">cpu/mem[1]_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>cpu/mem[1]_6_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>cpu/mem[1]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.595, 44.157%; route: 5.579, 53.614%; tC2Q: 0.232, 2.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/mem[8]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>cpu/pc_1_s3/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">cpu/pc_1_s3/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>cpu/n438_s3/I1</td>
</tr>
<tr>
<td>4.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu/n438_s3/F</td>
</tr>
<tr>
<td>5.027</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu/ram[3]_7_s3/I0</td>
</tr>
<tr>
<td>5.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu/ram[3]_7_s3/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cpu/n397_s1021/I1</td>
</tr>
<tr>
<td>6.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R17C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/n397_s1021/F</td>
</tr>
<tr>
<td>7.560</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td>cpu/n447_s54/S0</td>
</tr>
<tr>
<td>7.811</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">cpu/n447_s54/O</td>
</tr>
<tr>
<td>7.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td>cpu/n447_s44/I1</td>
</tr>
<tr>
<td>7.914</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/n447_s44/O</td>
</tr>
<tr>
<td>8.317</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>cpu/n447_s52/I0</td>
</tr>
<tr>
<td>8.688</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">cpu/n447_s52/F</td>
</tr>
<tr>
<td>9.591</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[0][B]</td>
<td>cpu/n1906_s/I0</td>
</tr>
<tr>
<td>10.161</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">cpu/n1906_s/COUT</td>
</tr>
<tr>
<td>10.161</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C37[1][A]</td>
<td>cpu/n1905_s/CIN</td>
</tr>
<tr>
<td>10.196</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td style=" background: #97FFFF;">cpu/n1905_s/COUT</td>
</tr>
<tr>
<td>10.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[1][B]</td>
<td>cpu/n1904_s/CIN</td>
</tr>
<tr>
<td>10.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[1][B]</td>
<td style=" background: #97FFFF;">cpu/n1904_s/COUT</td>
</tr>
<tr>
<td>10.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[2][A]</td>
<td>cpu/n1903_s/CIN</td>
</tr>
<tr>
<td>10.267</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1903_s/COUT</td>
</tr>
<tr>
<td>10.267</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[2][B]</td>
<td>cpu/n1902_s/CIN</td>
</tr>
<tr>
<td>10.302</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1902_s/COUT</td>
</tr>
<tr>
<td>10.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>cpu/n1901_s/CIN</td>
</tr>
<tr>
<td>10.772</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1901_s/SUM</td>
</tr>
<tr>
<td>11.023</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>cpu/n12497_s22/I2</td>
</tr>
<tr>
<td>11.394</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu/n12497_s22/F</td>
</tr>
<tr>
<td>11.565</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[0][B]</td>
<td>cpu/n12497_s21/I0</td>
</tr>
<tr>
<td>12.120</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C39[0][B]</td>
<td style=" background: #97FFFF;">cpu/n12497_s21/F</td>
</tr>
<tr>
<td>13.455</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[1][B]</td>
<td style=" font-weight:bold;">cpu/mem[8]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][B]</td>
<td>cpu/mem[8]_5_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C36[1][B]</td>
<td>cpu/mem[8]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.945, 37.946%; route: 6.219, 59.822%; tC2Q: 0.232, 2.232%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/mem[5]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>cpu/pc_1_s3/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">cpu/pc_1_s3/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>cpu/n438_s3/I1</td>
</tr>
<tr>
<td>4.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu/n438_s3/F</td>
</tr>
<tr>
<td>5.027</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu/ram[3]_7_s3/I0</td>
</tr>
<tr>
<td>5.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu/ram[3]_7_s3/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cpu/n397_s1021/I1</td>
</tr>
<tr>
<td>6.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R17C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/n397_s1021/F</td>
</tr>
<tr>
<td>7.560</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td>cpu/n447_s54/S0</td>
</tr>
<tr>
<td>7.811</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">cpu/n447_s54/O</td>
</tr>
<tr>
<td>7.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td>cpu/n447_s44/I1</td>
</tr>
<tr>
<td>7.914</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/n447_s44/O</td>
</tr>
<tr>
<td>8.317</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>cpu/n447_s52/I0</td>
</tr>
<tr>
<td>8.688</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">cpu/n447_s52/F</td>
</tr>
<tr>
<td>9.591</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[0][B]</td>
<td>cpu/n1906_s/I0</td>
</tr>
<tr>
<td>10.161</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">cpu/n1906_s/COUT</td>
</tr>
<tr>
<td>10.161</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C37[1][A]</td>
<td>cpu/n1905_s/CIN</td>
</tr>
<tr>
<td>10.196</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td style=" background: #97FFFF;">cpu/n1905_s/COUT</td>
</tr>
<tr>
<td>10.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[1][B]</td>
<td>cpu/n1904_s/CIN</td>
</tr>
<tr>
<td>10.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[1][B]</td>
<td style=" background: #97FFFF;">cpu/n1904_s/COUT</td>
</tr>
<tr>
<td>10.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[2][A]</td>
<td>cpu/n1903_s/CIN</td>
</tr>
<tr>
<td>10.267</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1903_s/COUT</td>
</tr>
<tr>
<td>10.267</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[2][B]</td>
<td>cpu/n1902_s/CIN</td>
</tr>
<tr>
<td>10.302</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1902_s/COUT</td>
</tr>
<tr>
<td>10.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>cpu/n1901_s/CIN</td>
</tr>
<tr>
<td>10.772</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1901_s/SUM</td>
</tr>
<tr>
<td>11.023</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>cpu/n12497_s22/I2</td>
</tr>
<tr>
<td>11.394</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu/n12497_s22/F</td>
</tr>
<tr>
<td>11.565</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[0][B]</td>
<td>cpu/n12497_s21/I0</td>
</tr>
<tr>
<td>12.120</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C39[0][B]</td>
<td style=" background: #97FFFF;">cpu/n12497_s21/F</td>
</tr>
<tr>
<td>13.455</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[1][B]</td>
<td style=" font-weight:bold;">cpu/mem[5]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[1][B]</td>
<td>cpu/mem[5]_5_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C34[1][B]</td>
<td>cpu/mem[5]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.945, 37.946%; route: 6.219, 59.822%; tC2Q: 0.232, 2.232%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/mem[7]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>cpu/pc_1_s3/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">cpu/pc_1_s3/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>cpu/n438_s3/I1</td>
</tr>
<tr>
<td>4.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu/n438_s3/F</td>
</tr>
<tr>
<td>5.027</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu/ram[3]_7_s3/I0</td>
</tr>
<tr>
<td>5.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu/ram[3]_7_s3/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cpu/n397_s1021/I1</td>
</tr>
<tr>
<td>6.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R17C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/n397_s1021/F</td>
</tr>
<tr>
<td>7.560</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td>cpu/n447_s54/S0</td>
</tr>
<tr>
<td>7.811</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">cpu/n447_s54/O</td>
</tr>
<tr>
<td>7.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td>cpu/n447_s44/I1</td>
</tr>
<tr>
<td>7.914</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/n447_s44/O</td>
</tr>
<tr>
<td>8.317</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>cpu/n447_s52/I0</td>
</tr>
<tr>
<td>8.688</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">cpu/n447_s52/F</td>
</tr>
<tr>
<td>9.591</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[0][B]</td>
<td>cpu/n1906_s/I0</td>
</tr>
<tr>
<td>10.161</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">cpu/n1906_s/COUT</td>
</tr>
<tr>
<td>10.161</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C37[1][A]</td>
<td>cpu/n1905_s/CIN</td>
</tr>
<tr>
<td>10.196</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td style=" background: #97FFFF;">cpu/n1905_s/COUT</td>
</tr>
<tr>
<td>10.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[1][B]</td>
<td>cpu/n1904_s/CIN</td>
</tr>
<tr>
<td>10.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[1][B]</td>
<td style=" background: #97FFFF;">cpu/n1904_s/COUT</td>
</tr>
<tr>
<td>10.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[2][A]</td>
<td>cpu/n1903_s/CIN</td>
</tr>
<tr>
<td>10.267</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1903_s/COUT</td>
</tr>
<tr>
<td>10.267</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[2][B]</td>
<td>cpu/n1902_s/CIN</td>
</tr>
<tr>
<td>10.302</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1902_s/COUT</td>
</tr>
<tr>
<td>10.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>cpu/n1901_s/CIN</td>
</tr>
<tr>
<td>10.772</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1901_s/SUM</td>
</tr>
<tr>
<td>11.023</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>cpu/n12497_s22/I2</td>
</tr>
<tr>
<td>11.394</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu/n12497_s22/F</td>
</tr>
<tr>
<td>11.565</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[0][B]</td>
<td>cpu/n12497_s21/I0</td>
</tr>
<tr>
<td>12.120</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C39[0][B]</td>
<td style=" background: #97FFFF;">cpu/n12497_s21/F</td>
</tr>
<tr>
<td>13.438</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[1][A]</td>
<td style=" font-weight:bold;">cpu/mem[7]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[1][A]</td>
<td>cpu/mem[7]_5_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C37[1][A]</td>
<td>cpu/mem[7]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.945, 38.007%; route: 6.202, 59.758%; tC2Q: 0.232, 2.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/mem[4]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>cpu/pc_1_s3/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">cpu/pc_1_s3/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>cpu/n438_s3/I1</td>
</tr>
<tr>
<td>4.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu/n438_s3/F</td>
</tr>
<tr>
<td>5.027</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu/ram[3]_7_s3/I0</td>
</tr>
<tr>
<td>5.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu/ram[3]_7_s3/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cpu/n397_s1021/I1</td>
</tr>
<tr>
<td>6.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R17C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/n397_s1021/F</td>
</tr>
<tr>
<td>7.560</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td>cpu/n447_s54/S0</td>
</tr>
<tr>
<td>7.811</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">cpu/n447_s54/O</td>
</tr>
<tr>
<td>7.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td>cpu/n447_s44/I1</td>
</tr>
<tr>
<td>7.914</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/n447_s44/O</td>
</tr>
<tr>
<td>8.317</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>cpu/n447_s52/I0</td>
</tr>
<tr>
<td>8.688</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">cpu/n447_s52/F</td>
</tr>
<tr>
<td>9.591</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[0][B]</td>
<td>cpu/n1906_s/I0</td>
</tr>
<tr>
<td>10.161</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">cpu/n1906_s/COUT</td>
</tr>
<tr>
<td>10.161</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C37[1][A]</td>
<td>cpu/n1905_s/CIN</td>
</tr>
<tr>
<td>10.196</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td style=" background: #97FFFF;">cpu/n1905_s/COUT</td>
</tr>
<tr>
<td>10.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[1][B]</td>
<td>cpu/n1904_s/CIN</td>
</tr>
<tr>
<td>10.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[1][B]</td>
<td style=" background: #97FFFF;">cpu/n1904_s/COUT</td>
</tr>
<tr>
<td>10.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[2][A]</td>
<td>cpu/n1903_s/CIN</td>
</tr>
<tr>
<td>10.267</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1903_s/COUT</td>
</tr>
<tr>
<td>10.267</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[2][B]</td>
<td>cpu/n1902_s/CIN</td>
</tr>
<tr>
<td>10.302</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1902_s/COUT</td>
</tr>
<tr>
<td>10.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>cpu/n1901_s/CIN</td>
</tr>
<tr>
<td>10.772</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1901_s/SUM</td>
</tr>
<tr>
<td>11.023</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>cpu/n12497_s22/I2</td>
</tr>
<tr>
<td>11.394</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu/n12497_s22/F</td>
</tr>
<tr>
<td>11.565</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[0][B]</td>
<td>cpu/n12497_s21/I0</td>
</tr>
<tr>
<td>12.120</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C39[0][B]</td>
<td style=" background: #97FFFF;">cpu/n12497_s21/F</td>
</tr>
<tr>
<td>13.438</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td style=" font-weight:bold;">cpu/mem[4]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>cpu/mem[4]_5_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>cpu/mem[4]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.945, 38.007%; route: 6.202, 59.758%; tC2Q: 0.232, 2.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/mem[6]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>cpu/pc_1_s3/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">cpu/pc_1_s3/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>cpu/n438_s3/I1</td>
</tr>
<tr>
<td>4.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu/n438_s3/F</td>
</tr>
<tr>
<td>5.027</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu/ram[3]_7_s3/I0</td>
</tr>
<tr>
<td>5.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu/ram[3]_7_s3/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cpu/n397_s1021/I1</td>
</tr>
<tr>
<td>6.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R17C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/n397_s1021/F</td>
</tr>
<tr>
<td>7.560</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td>cpu/n447_s54/S0</td>
</tr>
<tr>
<td>7.811</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">cpu/n447_s54/O</td>
</tr>
<tr>
<td>7.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td>cpu/n447_s44/I1</td>
</tr>
<tr>
<td>7.914</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/n447_s44/O</td>
</tr>
<tr>
<td>8.317</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>cpu/n447_s52/I0</td>
</tr>
<tr>
<td>8.688</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">cpu/n447_s52/F</td>
</tr>
<tr>
<td>9.591</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[0][B]</td>
<td>cpu/n1906_s/I0</td>
</tr>
<tr>
<td>10.161</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">cpu/n1906_s/COUT</td>
</tr>
<tr>
<td>10.161</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C37[1][A]</td>
<td>cpu/n1905_s/CIN</td>
</tr>
<tr>
<td>10.196</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td style=" background: #97FFFF;">cpu/n1905_s/COUT</td>
</tr>
<tr>
<td>10.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[1][B]</td>
<td>cpu/n1904_s/CIN</td>
</tr>
<tr>
<td>10.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[1][B]</td>
<td style=" background: #97FFFF;">cpu/n1904_s/COUT</td>
</tr>
<tr>
<td>10.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[2][A]</td>
<td>cpu/n1903_s/CIN</td>
</tr>
<tr>
<td>10.267</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1903_s/COUT</td>
</tr>
<tr>
<td>10.267</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[2][B]</td>
<td>cpu/n1902_s/CIN</td>
</tr>
<tr>
<td>10.302</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1902_s/COUT</td>
</tr>
<tr>
<td>10.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>cpu/n1901_s/CIN</td>
</tr>
<tr>
<td>10.772</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1901_s/SUM</td>
</tr>
<tr>
<td>11.023</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>cpu/n12497_s22/I2</td>
</tr>
<tr>
<td>11.394</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu/n12497_s22/F</td>
</tr>
<tr>
<td>11.565</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[0][B]</td>
<td>cpu/n12497_s21/I0</td>
</tr>
<tr>
<td>12.120</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C39[0][B]</td>
<td style=" background: #97FFFF;">cpu/n12497_s21/F</td>
</tr>
<tr>
<td>13.432</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][B]</td>
<td style=" font-weight:bold;">cpu/mem[6]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[0][B]</td>
<td>cpu/mem[6]_5_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C38[0][B]</td>
<td>cpu/mem[6]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.945, 38.028%; route: 6.197, 59.735%; tC2Q: 0.232, 2.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/mem[9]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>cpu/pc_1_s3/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">cpu/pc_1_s3/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>cpu/n438_s3/I1</td>
</tr>
<tr>
<td>4.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu/n438_s3/F</td>
</tr>
<tr>
<td>5.027</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu/ram[3]_7_s3/I0</td>
</tr>
<tr>
<td>5.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu/ram[3]_7_s3/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cpu/n397_s1021/I1</td>
</tr>
<tr>
<td>6.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R17C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/n397_s1021/F</td>
</tr>
<tr>
<td>7.560</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td>cpu/n447_s54/S0</td>
</tr>
<tr>
<td>7.811</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">cpu/n447_s54/O</td>
</tr>
<tr>
<td>7.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td>cpu/n447_s44/I1</td>
</tr>
<tr>
<td>7.914</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/n447_s44/O</td>
</tr>
<tr>
<td>8.317</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>cpu/n447_s52/I0</td>
</tr>
<tr>
<td>8.688</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">cpu/n447_s52/F</td>
</tr>
<tr>
<td>9.591</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[0][B]</td>
<td>cpu/n1906_s/I0</td>
</tr>
<tr>
<td>10.161</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">cpu/n1906_s/COUT</td>
</tr>
<tr>
<td>10.161</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C37[1][A]</td>
<td>cpu/n1905_s/CIN</td>
</tr>
<tr>
<td>10.196</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td style=" background: #97FFFF;">cpu/n1905_s/COUT</td>
</tr>
<tr>
<td>10.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[1][B]</td>
<td>cpu/n1904_s/CIN</td>
</tr>
<tr>
<td>10.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[1][B]</td>
<td style=" background: #97FFFF;">cpu/n1904_s/COUT</td>
</tr>
<tr>
<td>10.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[2][A]</td>
<td>cpu/n1903_s/CIN</td>
</tr>
<tr>
<td>10.267</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1903_s/COUT</td>
</tr>
<tr>
<td>10.267</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[2][B]</td>
<td>cpu/n1902_s/CIN</td>
</tr>
<tr>
<td>10.302</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1902_s/COUT</td>
</tr>
<tr>
<td>10.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>cpu/n1901_s/CIN</td>
</tr>
<tr>
<td>10.772</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1901_s/SUM</td>
</tr>
<tr>
<td>11.023</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>cpu/n12497_s22/I2</td>
</tr>
<tr>
<td>11.394</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu/n12497_s22/F</td>
</tr>
<tr>
<td>11.565</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[0][B]</td>
<td>cpu/n12497_s21/I0</td>
</tr>
<tr>
<td>12.120</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C39[0][B]</td>
<td style=" background: #97FFFF;">cpu/n12497_s21/F</td>
</tr>
<tr>
<td>13.421</td>
<td>1.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[1][B]</td>
<td style=" font-weight:bold;">cpu/mem[9]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[1][B]</td>
<td>cpu/mem[9]_5_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C36[1][B]</td>
<td>cpu/mem[9]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.945, 38.070%; route: 6.185, 59.692%; tC2Q: 0.232, 2.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/mem[1]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>cpu/pc_1_s3/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">cpu/pc_1_s3/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>cpu/n438_s3/I1</td>
</tr>
<tr>
<td>4.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu/n438_s3/F</td>
</tr>
<tr>
<td>5.027</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu/ram[3]_7_s3/I0</td>
</tr>
<tr>
<td>5.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu/ram[3]_7_s3/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cpu/n397_s1021/I1</td>
</tr>
<tr>
<td>6.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R17C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/n397_s1021/F</td>
</tr>
<tr>
<td>7.560</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td>cpu/n447_s54/S0</td>
</tr>
<tr>
<td>7.811</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">cpu/n447_s54/O</td>
</tr>
<tr>
<td>7.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td>cpu/n447_s44/I1</td>
</tr>
<tr>
<td>7.914</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/n447_s44/O</td>
</tr>
<tr>
<td>8.317</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>cpu/n447_s52/I0</td>
</tr>
<tr>
<td>8.688</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">cpu/n447_s52/F</td>
</tr>
<tr>
<td>9.591</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[0][B]</td>
<td>cpu/n1906_s/I0</td>
</tr>
<tr>
<td>10.161</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">cpu/n1906_s/COUT</td>
</tr>
<tr>
<td>10.161</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C37[1][A]</td>
<td>cpu/n1905_s/CIN</td>
</tr>
<tr>
<td>10.196</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td style=" background: #97FFFF;">cpu/n1905_s/COUT</td>
</tr>
<tr>
<td>10.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[1][B]</td>
<td>cpu/n1904_s/CIN</td>
</tr>
<tr>
<td>10.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[1][B]</td>
<td style=" background: #97FFFF;">cpu/n1904_s/COUT</td>
</tr>
<tr>
<td>10.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[2][A]</td>
<td>cpu/n1903_s/CIN</td>
</tr>
<tr>
<td>10.267</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1903_s/COUT</td>
</tr>
<tr>
<td>10.267</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[2][B]</td>
<td>cpu/n1902_s/CIN</td>
</tr>
<tr>
<td>10.302</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1902_s/COUT</td>
</tr>
<tr>
<td>10.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>cpu/n1901_s/CIN</td>
</tr>
<tr>
<td>10.772</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1901_s/SUM</td>
</tr>
<tr>
<td>11.023</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>cpu/n12497_s22/I2</td>
</tr>
<tr>
<td>11.394</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">cpu/n12497_s22/F</td>
</tr>
<tr>
<td>11.565</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[0][B]</td>
<td>cpu/n12497_s21/I0</td>
</tr>
<tr>
<td>12.120</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C39[0][B]</td>
<td style=" background: #97FFFF;">cpu/n12497_s21/F</td>
</tr>
<tr>
<td>13.421</td>
<td>1.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[2][A]</td>
<td style=" font-weight:bold;">cpu/mem[1]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[2][A]</td>
<td>cpu/mem[1]_5_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C36[2][A]</td>
<td>cpu/mem[1]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.945, 38.070%; route: 6.185, 59.692%; tC2Q: 0.232, 2.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/mem[9]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>cpu/pc_1_s3/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">cpu/pc_1_s3/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>cpu/n438_s3/I1</td>
</tr>
<tr>
<td>4.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu/n438_s3/F</td>
</tr>
<tr>
<td>5.027</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu/ram[3]_7_s3/I0</td>
</tr>
<tr>
<td>5.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu/ram[3]_7_s3/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cpu/n397_s1021/I1</td>
</tr>
<tr>
<td>6.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R17C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/n397_s1021/F</td>
</tr>
<tr>
<td>7.560</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td>cpu/n447_s54/S0</td>
</tr>
<tr>
<td>7.811</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">cpu/n447_s54/O</td>
</tr>
<tr>
<td>7.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td>cpu/n447_s44/I1</td>
</tr>
<tr>
<td>7.914</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/n447_s44/O</td>
</tr>
<tr>
<td>8.317</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>cpu/n447_s52/I0</td>
</tr>
<tr>
<td>8.688</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">cpu/n447_s52/F</td>
</tr>
<tr>
<td>9.591</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[0][B]</td>
<td>cpu/n1906_s/I0</td>
</tr>
<tr>
<td>10.161</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">cpu/n1906_s/COUT</td>
</tr>
<tr>
<td>10.161</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C37[1][A]</td>
<td>cpu/n1905_s/CIN</td>
</tr>
<tr>
<td>10.631</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C37[1][A]</td>
<td style=" background: #97FFFF;">cpu/n1905_s/SUM</td>
</tr>
<tr>
<td>11.291</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[3][A]</td>
<td>cpu/n12501_s22/I1</td>
</tr>
<tr>
<td>11.662</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[3][A]</td>
<td style=" background: #97FFFF;">cpu/n12501_s22/F</td>
</tr>
<tr>
<td>11.667</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[3][B]</td>
<td>cpu/n12501_s21/I1</td>
</tr>
<tr>
<td>12.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C37[3][B]</td>
<td style=" background: #97FFFF;">cpu/n12501_s21/F</td>
</tr>
<tr>
<td>13.419</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td style=" font-weight:bold;">cpu/mem[9]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>cpu/mem[9]_1_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>cpu/mem[9]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.702, 35.734%; route: 6.426, 62.027%; tC2Q: 0.232, 2.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/mem[6]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>cpu/pc_1_s3/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">cpu/pc_1_s3/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>cpu/n438_s3/I1</td>
</tr>
<tr>
<td>4.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu/n438_s3/F</td>
</tr>
<tr>
<td>5.027</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu/ram[3]_7_s3/I0</td>
</tr>
<tr>
<td>5.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu/ram[3]_7_s3/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cpu/n397_s1021/I1</td>
</tr>
<tr>
<td>6.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R17C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/n397_s1021/F</td>
</tr>
<tr>
<td>7.560</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td>cpu/n447_s54/S0</td>
</tr>
<tr>
<td>7.811</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">cpu/n447_s54/O</td>
</tr>
<tr>
<td>7.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td>cpu/n447_s44/I1</td>
</tr>
<tr>
<td>7.914</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/n447_s44/O</td>
</tr>
<tr>
<td>8.317</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>cpu/n447_s52/I0</td>
</tr>
<tr>
<td>8.688</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">cpu/n447_s52/F</td>
</tr>
<tr>
<td>9.591</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[0][B]</td>
<td>cpu/n1906_s/I0</td>
</tr>
<tr>
<td>10.161</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">cpu/n1906_s/COUT</td>
</tr>
<tr>
<td>10.161</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C37[1][A]</td>
<td>cpu/n1905_s/CIN</td>
</tr>
<tr>
<td>10.631</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C37[1][A]</td>
<td style=" background: #97FFFF;">cpu/n1905_s/SUM</td>
</tr>
<tr>
<td>11.291</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[3][A]</td>
<td>cpu/n12501_s22/I1</td>
</tr>
<tr>
<td>11.662</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[3][A]</td>
<td style=" background: #97FFFF;">cpu/n12501_s22/F</td>
</tr>
<tr>
<td>11.667</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[3][B]</td>
<td>cpu/n12501_s21/I1</td>
</tr>
<tr>
<td>12.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C37[3][B]</td>
<td style=" background: #97FFFF;">cpu/n12501_s21/F</td>
</tr>
<tr>
<td>13.419</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td style=" font-weight:bold;">cpu/mem[6]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td>cpu/mem[6]_1_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C34[1][A]</td>
<td>cpu/mem[6]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.702, 35.734%; route: 6.426, 62.027%; tC2Q: 0.232, 2.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/mem[4]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>cpu/pc_1_s3/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">cpu/pc_1_s3/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>cpu/n438_s3/I1</td>
</tr>
<tr>
<td>4.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu/n438_s3/F</td>
</tr>
<tr>
<td>5.027</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu/ram[3]_7_s3/I0</td>
</tr>
<tr>
<td>5.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu/ram[3]_7_s3/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cpu/n397_s1021/I1</td>
</tr>
<tr>
<td>6.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R17C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/n397_s1021/F</td>
</tr>
<tr>
<td>7.560</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td>cpu/n447_s54/S0</td>
</tr>
<tr>
<td>7.811</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">cpu/n447_s54/O</td>
</tr>
<tr>
<td>7.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td>cpu/n447_s44/I1</td>
</tr>
<tr>
<td>7.914</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/n447_s44/O</td>
</tr>
<tr>
<td>8.317</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>cpu/n447_s52/I0</td>
</tr>
<tr>
<td>8.688</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">cpu/n447_s52/F</td>
</tr>
<tr>
<td>9.591</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[0][B]</td>
<td>cpu/n1906_s/I0</td>
</tr>
<tr>
<td>10.161</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">cpu/n1906_s/COUT</td>
</tr>
<tr>
<td>10.161</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C37[1][A]</td>
<td>cpu/n1905_s/CIN</td>
</tr>
<tr>
<td>10.631</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C37[1][A]</td>
<td style=" background: #97FFFF;">cpu/n1905_s/SUM</td>
</tr>
<tr>
<td>11.291</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[3][A]</td>
<td>cpu/n12501_s22/I1</td>
</tr>
<tr>
<td>11.662</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[3][A]</td>
<td style=" background: #97FFFF;">cpu/n12501_s22/F</td>
</tr>
<tr>
<td>11.667</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[3][B]</td>
<td>cpu/n12501_s21/I1</td>
</tr>
<tr>
<td>12.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C37[3][B]</td>
<td style=" background: #97FFFF;">cpu/n12501_s21/F</td>
</tr>
<tr>
<td>13.419</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[2][B]</td>
<td style=" font-weight:bold;">cpu/mem[4]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[2][B]</td>
<td>cpu/mem[4]_1_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C35[2][B]</td>
<td>cpu/mem[4]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.702, 35.734%; route: 6.426, 62.027%; tC2Q: 0.232, 2.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/mem[3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>cpu/pc_1_s3/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">cpu/pc_1_s3/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>cpu/n438_s3/I1</td>
</tr>
<tr>
<td>4.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu/n438_s3/F</td>
</tr>
<tr>
<td>5.027</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu/ram[3]_7_s3/I0</td>
</tr>
<tr>
<td>5.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu/ram[3]_7_s3/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cpu/n397_s1021/I1</td>
</tr>
<tr>
<td>6.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R17C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/n397_s1021/F</td>
</tr>
<tr>
<td>7.560</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td>cpu/n447_s54/S0</td>
</tr>
<tr>
<td>7.811</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">cpu/n447_s54/O</td>
</tr>
<tr>
<td>7.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td>cpu/n447_s44/I1</td>
</tr>
<tr>
<td>7.914</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/n447_s44/O</td>
</tr>
<tr>
<td>8.317</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>cpu/n447_s52/I0</td>
</tr>
<tr>
<td>8.688</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">cpu/n447_s52/F</td>
</tr>
<tr>
<td>9.591</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[0][B]</td>
<td>cpu/n1906_s/I0</td>
</tr>
<tr>
<td>10.161</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">cpu/n1906_s/COUT</td>
</tr>
<tr>
<td>10.161</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C37[1][A]</td>
<td>cpu/n1905_s/CIN</td>
</tr>
<tr>
<td>10.631</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C37[1][A]</td>
<td style=" background: #97FFFF;">cpu/n1905_s/SUM</td>
</tr>
<tr>
<td>11.291</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[3][A]</td>
<td>cpu/n12501_s22/I1</td>
</tr>
<tr>
<td>11.662</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[3][A]</td>
<td style=" background: #97FFFF;">cpu/n12501_s22/F</td>
</tr>
<tr>
<td>11.667</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[3][B]</td>
<td>cpu/n12501_s21/I1</td>
</tr>
<tr>
<td>12.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C37[3][B]</td>
<td style=" background: #97FFFF;">cpu/n12501_s21/F</td>
</tr>
<tr>
<td>13.419</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" font-weight:bold;">cpu/mem[3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>cpu/mem[3]_1_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>cpu/mem[3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.702, 35.734%; route: 6.426, 62.027%; tC2Q: 0.232, 2.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/mem[6]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>cpu/pc_1_s3/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">cpu/pc_1_s3/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>cpu/n438_s3/I1</td>
</tr>
<tr>
<td>4.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu/n438_s3/F</td>
</tr>
<tr>
<td>5.027</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu/ram[3]_7_s3/I0</td>
</tr>
<tr>
<td>5.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu/ram[3]_7_s3/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cpu/n397_s1021/I1</td>
</tr>
<tr>
<td>6.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R17C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/n397_s1021/F</td>
</tr>
<tr>
<td>7.187</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>cpu/n1530_s38/S0</td>
</tr>
<tr>
<td>7.438</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1530_s38/O</td>
</tr>
<tr>
<td>7.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>cpu/n1530_s28/I1</td>
</tr>
<tr>
<td>7.541</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1530_s28/O</td>
</tr>
<tr>
<td>7.793</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][A]</td>
<td>cpu/n1530_s36/I0</td>
</tr>
<tr>
<td>8.348</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C33[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1530_s36/F</td>
</tr>
<tr>
<td>9.312</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>cpu/n463_s/I0</td>
</tr>
<tr>
<td>9.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">cpu/n463_s/COUT</td>
</tr>
<tr>
<td>9.882</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>cpu/n462_s/CIN</td>
</tr>
<tr>
<td>9.917</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">cpu/n462_s/COUT</td>
</tr>
<tr>
<td>9.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>cpu/n461_s/CIN</td>
</tr>
<tr>
<td>9.953</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">cpu/n461_s/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>cpu/n460_s/CIN</td>
</tr>
<tr>
<td>10.423</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/n460_s/SUM</td>
</tr>
<tr>
<td>10.840</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>cpu/n12498_s23/I1</td>
</tr>
<tr>
<td>11.211</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">cpu/n12498_s23/F</td>
</tr>
<tr>
<td>11.624</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>cpu/n12498_s21/I2</td>
</tr>
<tr>
<td>12.077</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">cpu/n12498_s21/F</td>
</tr>
<tr>
<td>13.402</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">cpu/mem[6]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>cpu/mem[6]_4_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>cpu/mem[6]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.956, 38.251%; route: 6.155, 59.506%; tC2Q: 0.232, 2.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/mem[3]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>cpu/pc_1_s3/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">cpu/pc_1_s3/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>cpu/n438_s3/I1</td>
</tr>
<tr>
<td>4.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu/n438_s3/F</td>
</tr>
<tr>
<td>5.027</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu/ram[3]_7_s3/I0</td>
</tr>
<tr>
<td>5.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu/ram[3]_7_s3/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cpu/n397_s1021/I1</td>
</tr>
<tr>
<td>6.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R17C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/n397_s1021/F</td>
</tr>
<tr>
<td>7.187</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>cpu/n1530_s38/S0</td>
</tr>
<tr>
<td>7.438</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1530_s38/O</td>
</tr>
<tr>
<td>7.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>cpu/n1530_s28/I1</td>
</tr>
<tr>
<td>7.541</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1530_s28/O</td>
</tr>
<tr>
<td>7.793</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][A]</td>
<td>cpu/n1530_s36/I0</td>
</tr>
<tr>
<td>8.348</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C33[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1530_s36/F</td>
</tr>
<tr>
<td>9.312</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>cpu/n463_s/I0</td>
</tr>
<tr>
<td>9.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">cpu/n463_s/COUT</td>
</tr>
<tr>
<td>9.882</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>cpu/n462_s/CIN</td>
</tr>
<tr>
<td>9.917</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">cpu/n462_s/COUT</td>
</tr>
<tr>
<td>9.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>cpu/n461_s/CIN</td>
</tr>
<tr>
<td>9.953</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">cpu/n461_s/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>cpu/n460_s/CIN</td>
</tr>
<tr>
<td>10.423</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/n460_s/SUM</td>
</tr>
<tr>
<td>10.840</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>cpu/n12498_s23/I1</td>
</tr>
<tr>
<td>11.211</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">cpu/n12498_s23/F</td>
</tr>
<tr>
<td>11.624</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>cpu/n12498_s21/I2</td>
</tr>
<tr>
<td>12.077</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">cpu/n12498_s21/F</td>
</tr>
<tr>
<td>13.402</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td style=" font-weight:bold;">cpu/mem[3]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>cpu/mem[3]_4_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>cpu/mem[3]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.956, 38.251%; route: 6.155, 59.506%; tC2Q: 0.232, 2.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/flags_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>cpu/pc_1_s3/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">cpu/pc_1_s3/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>cpu/n438_s3/I1</td>
</tr>
<tr>
<td>4.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu/n438_s3/F</td>
</tr>
<tr>
<td>5.027</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu/ram[3]_7_s3/I0</td>
</tr>
<tr>
<td>5.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu/ram[3]_7_s3/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cpu/n397_s1021/I1</td>
</tr>
<tr>
<td>6.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R17C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/n397_s1021/F</td>
</tr>
<tr>
<td>7.560</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td>cpu/n447_s54/S0</td>
</tr>
<tr>
<td>7.811</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">cpu/n447_s54/O</td>
</tr>
<tr>
<td>7.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td>cpu/n447_s44/I1</td>
</tr>
<tr>
<td>7.914</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/n447_s44/O</td>
</tr>
<tr>
<td>8.317</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>cpu/n447_s52/I0</td>
</tr>
<tr>
<td>8.688</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">cpu/n447_s52/F</td>
</tr>
<tr>
<td>9.591</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[0][B]</td>
<td>cpu/n1906_s/I0</td>
</tr>
<tr>
<td>10.161</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">cpu/n1906_s/COUT</td>
</tr>
<tr>
<td>10.161</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C37[1][A]</td>
<td>cpu/n1905_s/CIN</td>
</tr>
<tr>
<td>10.196</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td style=" background: #97FFFF;">cpu/n1905_s/COUT</td>
</tr>
<tr>
<td>10.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[1][B]</td>
<td>cpu/n1904_s/CIN</td>
</tr>
<tr>
<td>10.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[1][B]</td>
<td style=" background: #97FFFF;">cpu/n1904_s/COUT</td>
</tr>
<tr>
<td>10.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[2][A]</td>
<td>cpu/n1903_s/CIN</td>
</tr>
<tr>
<td>10.267</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1903_s/COUT</td>
</tr>
<tr>
<td>10.267</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[2][B]</td>
<td>cpu/n1902_s/CIN</td>
</tr>
<tr>
<td>10.302</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1902_s/COUT</td>
</tr>
<tr>
<td>10.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>cpu/n1901_s/CIN</td>
</tr>
<tr>
<td>10.337</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1901_s/COUT</td>
</tr>
<tr>
<td>10.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][B]</td>
<td>cpu/n1900_s/CIN</td>
</tr>
<tr>
<td>10.372</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][B]</td>
<td style=" background: #97FFFF;">cpu/n1900_s/COUT</td>
</tr>
<tr>
<td>10.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[1][A]</td>
<td>cpu/n1899_s/CIN</td>
</tr>
<tr>
<td>10.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C38[1][A]</td>
<td style=" background: #97FFFF;">cpu/n1899_s/COUT</td>
</tr>
<tr>
<td>10.882</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>cpu/n12517_s24/I1</td>
</tr>
<tr>
<td>11.452</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">cpu/n12517_s24/F</td>
</tr>
<tr>
<td>11.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[2][B]</td>
<td>cpu/n12517_s22/I3</td>
</tr>
<tr>
<td>12.002</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C38[2][B]</td>
<td style=" background: #97FFFF;">cpu/n12517_s22/F</td>
</tr>
<tr>
<td>12.005</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>cpu/n12518_s21/I3</td>
</tr>
<tr>
<td>12.522</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">cpu/n12518_s21/F</td>
</tr>
<tr>
<td>12.935</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td>cpu/n12518_s20/I1</td>
</tr>
<tr>
<td>13.397</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">cpu/n12518_s20/F</td>
</tr>
<tr>
<td>13.397</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" font-weight:bold;">cpu/flags_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td>cpu/flags_0_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C38[0][B]</td>
<td>cpu/flags_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.752, 45.969%; route: 5.354, 51.787%; tC2Q: 0.232, 2.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/mem[8]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>cpu/pc_1_s3/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">cpu/pc_1_s3/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>cpu/n438_s3/I1</td>
</tr>
<tr>
<td>4.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu/n438_s3/F</td>
</tr>
<tr>
<td>5.027</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu/ram[3]_7_s3/I0</td>
</tr>
<tr>
<td>5.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu/ram[3]_7_s3/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cpu/n397_s1021/I1</td>
</tr>
<tr>
<td>6.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R17C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/n397_s1021/F</td>
</tr>
<tr>
<td>7.187</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>cpu/n1530_s38/S0</td>
</tr>
<tr>
<td>7.438</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1530_s38/O</td>
</tr>
<tr>
<td>7.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>cpu/n1530_s28/I1</td>
</tr>
<tr>
<td>7.541</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1530_s28/O</td>
</tr>
<tr>
<td>7.793</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][A]</td>
<td>cpu/n1530_s36/I0</td>
</tr>
<tr>
<td>8.348</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C33[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1530_s36/F</td>
</tr>
<tr>
<td>9.312</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>cpu/n463_s/I0</td>
</tr>
<tr>
<td>9.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">cpu/n463_s/COUT</td>
</tr>
<tr>
<td>9.882</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>cpu/n462_s/CIN</td>
</tr>
<tr>
<td>9.917</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">cpu/n462_s/COUT</td>
</tr>
<tr>
<td>9.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>cpu/n461_s/CIN</td>
</tr>
<tr>
<td>9.953</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">cpu/n461_s/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>cpu/n460_s/CIN</td>
</tr>
<tr>
<td>10.423</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/n460_s/SUM</td>
</tr>
<tr>
<td>10.840</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>cpu/n12498_s23/I1</td>
</tr>
<tr>
<td>11.211</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">cpu/n12498_s23/F</td>
</tr>
<tr>
<td>11.624</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>cpu/n12498_s21/I2</td>
</tr>
<tr>
<td>12.077</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">cpu/n12498_s21/F</td>
</tr>
<tr>
<td>13.394</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td style=" font-weight:bold;">cpu/mem[8]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>cpu/mem[8]_4_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>cpu/mem[8]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.956, 38.279%; route: 6.147, 59.476%; tC2Q: 0.232, 2.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.116</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuClk/n5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuClk/out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuClk/div_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td style=" font-weight:bold;">cpuClk/n5_s2/I0</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td style=" background: #97FFFF;">cpuClk/n5_s2/F</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td style=" font-weight:bold;">cpuClk/out_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuClk/div_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R18C15[0][A]</td>
<td>cpuClk/div_clk_s1/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuClk/out_s0</td>
</tr>
<tr>
<td>2.116</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C15[0][A]</td>
<td>cpuClk/out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.070</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi4/testpattern_inst/v_offset_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/testpattern_inst/v_offset_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>hdmi4/testpattern_inst/v_offset_2_s3/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C27[0][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/v_offset_2_s3/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>hdmi4/testpattern_inst/n608_s4/I2</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td style=" background: #97FFFF;">hdmi4/testpattern_inst/n608_s4/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/v_offset_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>hdmi4/testpattern_inst/v_offset_2_s3/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>hdmi4/testpattern_inst/v_offset_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi4/testpattern_inst/V_cnt_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/testpattern_inst/V_cnt_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>hdmi4/testpattern_inst/V_cnt_11_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C24[1][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/V_cnt_11_s1/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>hdmi4/testpattern_inst/n63_s2/I3</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td style=" background: #97FFFF;">hdmi4/testpattern_inst/n63_s2/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/V_cnt_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>hdmi4/testpattern_inst/V_cnt_11_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>hdmi4/testpattern_inst/V_cnt_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi4/testpattern_inst/v_offset_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/testpattern_inst/v_offset_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td>hdmi4/testpattern_inst/v_offset_10_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C27[0][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/v_offset_10_s1/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td>hdmi4/testpattern_inst/n600_s1/I2</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td style=" background: #97FFFF;">hdmi4/testpattern_inst/n600_s1/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/v_offset_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td>hdmi4/testpattern_inst/v_offset_10_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C27[0][A]</td>
<td>hdmi4/testpattern_inst/v_offset_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi4/testpattern_inst/De_vcnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/testpattern_inst/De_vcnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td>hdmi4/testpattern_inst/De_vcnt_4_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R24C29[0][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/De_vcnt_4_s1/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td>hdmi4/testpattern_inst/n407_s4/I3</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td style=" background: #97FFFF;">hdmi4/testpattern_inst/n407_s4/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/De_vcnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td>hdmi4/testpattern_inst/De_vcnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C29[0][A]</td>
<td>hdmi4/testpattern_inst/De_vcnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi4/testpattern_inst/De_vcnt_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/testpattern_inst/De_vcnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>hdmi4/testpattern_inst/De_vcnt_7_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R26C27[0][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/De_vcnt_7_s1/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>hdmi4/testpattern_inst/n404_s2/I3</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" background: #97FFFF;">hdmi4/testpattern_inst/n404_s2/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/De_vcnt_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>hdmi4/testpattern_inst/De_vcnt_7_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>hdmi4/testpattern_inst/De_vcnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi4/testpattern_inst/H_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/testpattern_inst/H_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>hdmi4/testpattern_inst/H_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R25C26[0][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/H_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>hdmi4/testpattern_inst/n139_s2/I1</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">hdmi4/testpattern_inst/n139_s2/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/H_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>hdmi4/testpattern_inst/H_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>hdmi4/testpattern_inst/H_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuClk/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuClk/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td>cpuClk/count_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C15[1][A]</td>
<td style=" font-weight:bold;">cpuClk/count_0_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td>cpuClk/n58_s2/I0</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td style=" background: #97FFFF;">cpuClk/n58_s2/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td style=" font-weight:bold;">cpuClk/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td>cpuClk/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C15[1][A]</td>
<td>cpuClk/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuClk/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuClk/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>cpuClk/count_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C15[1][A]</td>
<td style=" font-weight:bold;">cpuClk/count_2_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C15[1][A]</td>
<td>cpuClk/n56_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td style=" background: #97FFFF;">cpuClk/n56_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td style=" font-weight:bold;">cpuClk/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>cpuClk/count_2_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>cpuClk/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuClk/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuClk/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>cpuClk/count_6_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C16[0][A]</td>
<td style=" font-weight:bold;">cpuClk/count_6_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[0][A]</td>
<td>cpuClk/n52_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">cpuClk/n52_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" font-weight:bold;">cpuClk/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>cpuClk/count_6_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>cpuClk/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuClk/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuClk/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>cpuClk/count_8_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C16[1][A]</td>
<td style=" font-weight:bold;">cpuClk/count_8_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[1][A]</td>
<td>cpuClk/n50_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">cpuClk/n50_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" font-weight:bold;">cpuClk/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>cpuClk/count_8_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>cpuClk/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuClk/count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuClk/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>cpuClk/count_12_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td style=" font-weight:bold;">cpuClk/count_12_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>cpuClk/n46_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">cpuClk/n46_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" font-weight:bold;">cpuClk/count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>cpuClk/count_12_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>cpuClk/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuClk/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuClk/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>cpuClk/count_14_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C17[1][A]</td>
<td style=" font-weight:bold;">cpuClk/count_14_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C17[1][A]</td>
<td>cpuClk/n44_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">cpuClk/n44_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" font-weight:bold;">cpuClk/count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>cpuClk/count_14_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>cpuClk/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuClk/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuClk/count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>cpuClk/count_18_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">cpuClk/count_18_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C18[0][A]</td>
<td>cpuClk/n40_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" background: #97FFFF;">cpuClk/n40_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">cpuClk/count_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>cpuClk/count_18_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>cpuClk/count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuClk/count_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuClk/count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>cpuClk/count_20_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">cpuClk/count_20_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C18[1][A]</td>
<td>cpuClk/n38_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td style=" background: #97FFFF;">cpuClk/n38_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">cpuClk/count_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>cpuClk/count_20_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>cpuClk/count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuClk/count_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuClk/count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>cpuClk/count_24_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">cpuClk/count_24_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C19[0][A]</td>
<td>cpuClk/n34_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">cpuClk/n34_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">cpuClk/count_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>cpuClk/count_24_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>cpuClk/count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuClk/count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuClk/count_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>cpuClk/count_26_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C19[1][A]</td>
<td style=" font-weight:bold;">cpuClk/count_26_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C19[1][A]</td>
<td>cpuClk/n32_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" background: #97FFFF;">cpuClk/n32_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" font-weight:bold;">cpuClk/count_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>cpuClk/count_26_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>cpuClk/count_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuClk/count_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuClk/count_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>cpuClk/count_30_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">cpuClk/count_30_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>cpuClk/n28_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">cpuClk/n28_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">cpuClk/count_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>cpuClk/count_30_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>cpuClk/count_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi4/run_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/run_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td>hdmi4/run_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C28[1][A]</td>
<td style=" font-weight:bold;">hdmi4/run_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td>hdmi4/n72_s11/I0</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td style=" background: #97FFFF;">hdmi4/n72_s11/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td style=" font-weight:bold;">hdmi4/run_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td>hdmi4/run_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C28[1][A]</td>
<td>hdmi4/run_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi4/run_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/run_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>hdmi4/run_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C27[1][A]</td>
<td style=" font-weight:bold;">hdmi4/run_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>hdmi4/n70_s5/I3</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">hdmi4/n70_s5/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td style=" font-weight:bold;">hdmi4/run_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>hdmi4/run_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>hdmi4/run_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi4/run_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/run_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>hdmi4/run_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">hdmi4/run_cnt_7_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>hdmi4/n65_s6/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" background: #97FFFF;">hdmi4/n65_s6/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">hdmi4/run_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>hdmi4/run_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>hdmi4/run_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi4/run_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/run_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>hdmi4/run_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C25[1][A]</td>
<td style=" font-weight:bold;">hdmi4/run_cnt_8_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>hdmi4/n64_s5/I3</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" background: #97FFFF;">hdmi4/n64_s5/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" font-weight:bold;">hdmi4/run_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>hdmi4/run_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>hdmi4/run_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi4/run_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/run_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>hdmi4/run_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C26[1][A]</td>
<td style=" font-weight:bold;">hdmi4/run_cnt_12_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>hdmi4/n60_s4/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">hdmi4/n60_s4/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" font-weight:bold;">hdmi4/run_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>hdmi4/run_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>hdmi4/run_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi4/run_cnt_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/run_cnt_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>hdmi4/run_cnt_16_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">hdmi4/run_cnt_16_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>hdmi4/n56_s4/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">hdmi4/n56_s4/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">hdmi4/run_cnt_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>hdmi4/run_cnt_16_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>hdmi4/run_cnt_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi4/run_cnt_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/run_cnt_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>hdmi4/run_cnt_22_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C26[0][A]</td>
<td style=" font-weight:bold;">hdmi4/run_cnt_22_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>hdmi4/n50_s4/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">hdmi4/n50_s4/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" font-weight:bold;">hdmi4/run_cnt_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>hdmi4/run_cnt_22_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>hdmi4/run_cnt_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu/ram[1]_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/ram[1]_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/ram[1]_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu/ram[1]_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/ram[1]_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/ram[1]_6_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu/ram[1]_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/ram[1]_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/ram[1]_5_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu/ram[1]_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/ram[1]_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/ram[1]_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu/ram[1]_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/ram[1]_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/ram[1]_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu/mem[5]_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/mem[5]_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/mem[5]_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu/mem[5]_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/mem[5]_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/mem[5]_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu/mem[5]_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/mem[5]_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/mem[5]_6_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu/mem[5]_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/mem[5]_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/mem[5]_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu/mem[4]_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/mem[4]_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/mem[4]_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>168</td>
<td>hdmi4/pix_clk</td>
<td>5.328</td>
<td>2.274</td>
</tr>
<tr>
<td>125</td>
<td>clk_out_d</td>
<td>-0.452</td>
<td>3.393</td>
</tr>
<tr>
<td>99</td>
<td>hdmi4/testpattern_inst/De_vcnt[1]</td>
<td>5.733</td>
<td>1.863</td>
</tr>
<tr>
<td>85</td>
<td>cpu/n398_2032</td>
<td>-0.401</td>
<td>1.472</td>
</tr>
<tr>
<td>59</td>
<td>I_clk_d</td>
<td>32.661</td>
<td>2.274</td>
</tr>
<tr>
<td>52</td>
<td>cpu/n402_2039</td>
<td>-0.340</td>
<td>1.407</td>
</tr>
<tr>
<td>48</td>
<td>cpu/n8828_1</td>
<td>1.394</td>
<td>1.223</td>
</tr>
<tr>
<td>45</td>
<td>cpu/n397_2031</td>
<td>-0.448</td>
<td>1.321</td>
</tr>
<tr>
<td>42</td>
<td>hdmi4/DVI_TX_Top_inst/rgb2dvi_inst/de_d</td>
<td>11.144</td>
<td>1.509</td>
</tr>
<tr>
<td>41</td>
<td>hdmi4/testpattern_inst/De_vcnt[2]</td>
<td>5.346</td>
<td>2.428</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C47</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C23</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C55</td>
<td>100.00%</td>
</tr>
<tr>
<td>R22C4</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_clk -period 37.04  [get_ports {I_clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
