ARM GAS  /tmp/ccJ3OqN8.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"system_stm32f4xx.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SystemInit,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	SystemInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	SystemInit:
  27              	.LFB130:
  28              		.file 1 "Src/system_stm32f4xx.c"
   1:Src/system_stm32f4xx.c **** /**
   2:Src/system_stm32f4xx.c ****   ******************************************************************************
   3:Src/system_stm32f4xx.c ****   * @file    system_stm32f4xx.c
   4:Src/system_stm32f4xx.c ****   * @author  MCD Application Team
   5:Src/system_stm32f4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
   6:Src/system_stm32f4xx.c ****   *
   7:Src/system_stm32f4xx.c ****   *   This file provides two functions and one global variable to be called from 
   8:Src/system_stm32f4xx.c ****   *   user application:
   9:Src/system_stm32f4xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  10:Src/system_stm32f4xx.c ****   *                      before branch to main program. This call is made inside
  11:Src/system_stm32f4xx.c ****   *                      the "startup_stm32f4xx.s" file.
  12:Src/system_stm32f4xx.c ****   *
  13:Src/system_stm32f4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Src/system_stm32f4xx.c ****   *                                  by the user application to setup the SysTick 
  15:Src/system_stm32f4xx.c ****   *                                  timer or configure other parameters.
  16:Src/system_stm32f4xx.c ****   *                                     
  17:Src/system_stm32f4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Src/system_stm32f4xx.c ****   *                                 be called whenever the core clock is changed
  19:Src/system_stm32f4xx.c ****   *                                 during program execution.
  20:Src/system_stm32f4xx.c ****   *
  21:Src/system_stm32f4xx.c ****   *
  22:Src/system_stm32f4xx.c ****   ******************************************************************************
  23:Src/system_stm32f4xx.c ****   * @attention
  24:Src/system_stm32f4xx.c ****   *
  25:Src/system_stm32f4xx.c ****   * <h2><center>&copy; COPYRIGHT 2017 STMicroelectronics</center></h2>
  26:Src/system_stm32f4xx.c ****   *
  27:Src/system_stm32f4xx.c ****   * Redistribution and use in source and binary forms, with or without modification,
  28:Src/system_stm32f4xx.c ****   * are permitted provided that the following conditions are met:
  29:Src/system_stm32f4xx.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  30:Src/system_stm32f4xx.c ****   *      this list of conditions and the following disclaimer.
ARM GAS  /tmp/ccJ3OqN8.s 			page 2


  31:Src/system_stm32f4xx.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  32:Src/system_stm32f4xx.c ****   *      this list of conditions and the following disclaimer in the documentation
  33:Src/system_stm32f4xx.c ****   *      and/or other materials provided with the distribution.
  34:Src/system_stm32f4xx.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  35:Src/system_stm32f4xx.c ****   *      may be used to endorse or promote products derived from this software
  36:Src/system_stm32f4xx.c ****   *      without specific prior written permission.
  37:Src/system_stm32f4xx.c ****   *
  38:Src/system_stm32f4xx.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  39:Src/system_stm32f4xx.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  40:Src/system_stm32f4xx.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  41:Src/system_stm32f4xx.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  42:Src/system_stm32f4xx.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  43:Src/system_stm32f4xx.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  44:Src/system_stm32f4xx.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  45:Src/system_stm32f4xx.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  46:Src/system_stm32f4xx.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  47:Src/system_stm32f4xx.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  48:Src/system_stm32f4xx.c ****   *
  49:Src/system_stm32f4xx.c ****   ******************************************************************************
  50:Src/system_stm32f4xx.c ****   */
  51:Src/system_stm32f4xx.c **** 
  52:Src/system_stm32f4xx.c **** /** @addtogroup CMSIS
  53:Src/system_stm32f4xx.c ****   * @{
  54:Src/system_stm32f4xx.c ****   */
  55:Src/system_stm32f4xx.c **** 
  56:Src/system_stm32f4xx.c **** /** @addtogroup stm32f4xx_system
  57:Src/system_stm32f4xx.c ****   * @{
  58:Src/system_stm32f4xx.c ****   */  
  59:Src/system_stm32f4xx.c ****   
  60:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Includes
  61:Src/system_stm32f4xx.c ****   * @{
  62:Src/system_stm32f4xx.c ****   */
  63:Src/system_stm32f4xx.c **** 
  64:Src/system_stm32f4xx.c **** 
  65:Src/system_stm32f4xx.c **** #include "stm32f4xx.h"
  66:Src/system_stm32f4xx.c **** 
  67:Src/system_stm32f4xx.c **** #if !defined  (HSE_VALUE) 
  68:Src/system_stm32f4xx.c ****   #define HSE_VALUE    ((uint32_t)25000000) /*!< Default value of the External oscillator in Hz */
  69:Src/system_stm32f4xx.c **** #endif /* HSE_VALUE */
  70:Src/system_stm32f4xx.c **** 
  71:Src/system_stm32f4xx.c **** #if !defined  (HSI_VALUE)
  72:Src/system_stm32f4xx.c ****   #define HSI_VALUE    ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/
  73:Src/system_stm32f4xx.c **** #endif /* HSI_VALUE */
  74:Src/system_stm32f4xx.c **** 
  75:Src/system_stm32f4xx.c **** /**
  76:Src/system_stm32f4xx.c ****   * @}
  77:Src/system_stm32f4xx.c ****   */
  78:Src/system_stm32f4xx.c **** 
  79:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_TypesDefinitions
  80:Src/system_stm32f4xx.c ****   * @{
  81:Src/system_stm32f4xx.c ****   */
  82:Src/system_stm32f4xx.c **** 
  83:Src/system_stm32f4xx.c **** /**
  84:Src/system_stm32f4xx.c ****   * @}
  85:Src/system_stm32f4xx.c ****   */
  86:Src/system_stm32f4xx.c **** 
  87:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Defines
ARM GAS  /tmp/ccJ3OqN8.s 			page 3


  88:Src/system_stm32f4xx.c ****   * @{
  89:Src/system_stm32f4xx.c ****   */
  90:Src/system_stm32f4xx.c **** 
  91:Src/system_stm32f4xx.c **** /************************* Miscellaneous Configuration ************************/
  92:Src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to use external SRAM or SDRAM as data memory  */
  93:Src/system_stm32f4xx.c **** #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)\
  94:Src/system_stm32f4xx.c ****  || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
  95:Src/system_stm32f4xx.c ****  || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx)
  96:Src/system_stm32f4xx.c **** /* #define DATA_IN_ExtSRAM */
  97:Src/system_stm32f4xx.c **** #endif /* STM32F40xxx || STM32F41xxx || STM32F42xxx || STM32F43xxx || STM32F469xx || STM32F479xx ||
  98:Src/system_stm32f4xx.c ****           STM32F412Zx || STM32F412Vx */
  99:Src/system_stm32f4xx.c ****  
 100:Src/system_stm32f4xx.c **** #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
 101:Src/system_stm32f4xx.c ****  || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
 102:Src/system_stm32f4xx.c **** /* #define DATA_IN_ExtSDRAM */
 103:Src/system_stm32f4xx.c **** #endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx ||
 104:Src/system_stm32f4xx.c ****           STM32F479xx */
 105:Src/system_stm32f4xx.c **** 
 106:Src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 107:Src/system_stm32f4xx.c ****      Internal SRAM. */
 108:Src/system_stm32f4xx.c **** /* #define VECT_TAB_SRAM */
 109:Src/system_stm32f4xx.c **** #define VECT_TAB_OFFSET  0x00 /*!< Vector Table base offset field. 
 110:Src/system_stm32f4xx.c ****                                    This value must be a multiple of 0x200. */
 111:Src/system_stm32f4xx.c **** /******************************************************************************/
 112:Src/system_stm32f4xx.c **** 
 113:Src/system_stm32f4xx.c **** /**
 114:Src/system_stm32f4xx.c ****   * @}
 115:Src/system_stm32f4xx.c ****   */
 116:Src/system_stm32f4xx.c **** 
 117:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Macros
 118:Src/system_stm32f4xx.c ****   * @{
 119:Src/system_stm32f4xx.c ****   */
 120:Src/system_stm32f4xx.c **** 
 121:Src/system_stm32f4xx.c **** /**
 122:Src/system_stm32f4xx.c ****   * @}
 123:Src/system_stm32f4xx.c ****   */
 124:Src/system_stm32f4xx.c **** 
 125:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Variables
 126:Src/system_stm32f4xx.c ****   * @{
 127:Src/system_stm32f4xx.c ****   */
 128:Src/system_stm32f4xx.c ****   /* This variable is updated in three ways:
 129:Src/system_stm32f4xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 130:Src/system_stm32f4xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 131:Src/system_stm32f4xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
 132:Src/system_stm32f4xx.c ****          Note: If you use this function to configure the system clock; then there
 133:Src/system_stm32f4xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 134:Src/system_stm32f4xx.c ****                variable is updated automatically.
 135:Src/system_stm32f4xx.c ****   */
 136:Src/system_stm32f4xx.c **** uint32_t SystemCoreClock = 16000000;
 137:Src/system_stm32f4xx.c **** const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 138:Src/system_stm32f4xx.c **** const uint8_t APBPrescTable[8]  = {0, 0, 0, 0, 1, 2, 3, 4};
 139:Src/system_stm32f4xx.c **** /**
 140:Src/system_stm32f4xx.c ****   * @}
 141:Src/system_stm32f4xx.c ****   */
 142:Src/system_stm32f4xx.c **** 
 143:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
 144:Src/system_stm32f4xx.c ****   * @{
ARM GAS  /tmp/ccJ3OqN8.s 			page 4


 145:Src/system_stm32f4xx.c ****   */
 146:Src/system_stm32f4xx.c **** 
 147:Src/system_stm32f4xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 148:Src/system_stm32f4xx.c ****   static void SystemInit_ExtMemCtl(void); 
 149:Src/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 150:Src/system_stm32f4xx.c **** 
 151:Src/system_stm32f4xx.c **** /**
 152:Src/system_stm32f4xx.c ****   * @}
 153:Src/system_stm32f4xx.c ****   */
 154:Src/system_stm32f4xx.c **** 
 155:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Functions
 156:Src/system_stm32f4xx.c ****   * @{
 157:Src/system_stm32f4xx.c ****   */
 158:Src/system_stm32f4xx.c **** 
 159:Src/system_stm32f4xx.c **** /**
 160:Src/system_stm32f4xx.c ****   * @brief  Setup the microcontroller system
 161:Src/system_stm32f4xx.c ****   *         Initialize the FPU setting, vector table location and External memory 
 162:Src/system_stm32f4xx.c ****   *         configuration.
 163:Src/system_stm32f4xx.c ****   * @param  None
 164:Src/system_stm32f4xx.c ****   * @retval None
 165:Src/system_stm32f4xx.c ****   */
 166:Src/system_stm32f4xx.c **** void SystemInit(void)
 167:Src/system_stm32f4xx.c **** {
  29              		.loc 1 167 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 168:Src/system_stm32f4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 169:Src/system_stm32f4xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 170:Src/system_stm32f4xx.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  34              		.loc 1 170 0
  35 0000 1049     		ldr	r1, .L4
 171:Src/system_stm32f4xx.c ****   #endif
 172:Src/system_stm32f4xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 173:Src/system_stm32f4xx.c ****   /* Set HSION bit */
 174:Src/system_stm32f4xx.c ****   RCC->CR |= (uint32_t)0x00000001;
  36              		.loc 1 174 0
  37 0002 114B     		ldr	r3, .L4+4
 170:Src/system_stm32f4xx.c ****   #endif
  38              		.loc 1 170 0
  39 0004 D1F88820 		ldr	r2, [r1, #136]
  40 0008 42F47002 		orr	r2, r2, #15728640
 167:Src/system_stm32f4xx.c ****   /* FPU settings ------------------------------------------------------------*/
  41              		.loc 1 167 0
  42 000c 10B4     		push	{r4}
  43              	.LCFI0:
  44              		.cfi_def_cfa_offset 4
  45              		.cfi_offset 4, -4
 170:Src/system_stm32f4xx.c ****   #endif
  46              		.loc 1 170 0
  47 000e C1F88820 		str	r2, [r1, #136]
  48              		.loc 1 174 0
  49 0012 1A68     		ldr	r2, [r3]
 175:Src/system_stm32f4xx.c **** 
 176:Src/system_stm32f4xx.c ****   /* Reset CFGR register */
 177:Src/system_stm32f4xx.c ****   RCC->CFGR = 0x00000000;
ARM GAS  /tmp/ccJ3OqN8.s 			page 5


 178:Src/system_stm32f4xx.c **** 
 179:Src/system_stm32f4xx.c ****   /* Reset HSEON, CSSON and PLLON bits */
 180:Src/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
 181:Src/system_stm32f4xx.c **** 
 182:Src/system_stm32f4xx.c ****   /* Reset PLLCFGR register */
 183:Src/system_stm32f4xx.c ****   RCC->PLLCFGR = 0x24003010;
  50              		.loc 1 183 0
  51 0014 0D4C     		ldr	r4, .L4+8
 177:Src/system_stm32f4xx.c **** 
  52              		.loc 1 177 0
  53 0016 0020     		movs	r0, #0
 174:Src/system_stm32f4xx.c **** 
  54              		.loc 1 174 0
  55 0018 42F00102 		orr	r2, r2, #1
  56 001c 1A60     		str	r2, [r3]
 177:Src/system_stm32f4xx.c **** 
  57              		.loc 1 177 0
  58 001e 9860     		str	r0, [r3, #8]
 180:Src/system_stm32f4xx.c **** 
  59              		.loc 1 180 0
  60 0020 1A68     		ldr	r2, [r3]
  61 0022 22F08472 		bic	r2, r2, #17301504
  62 0026 22F48032 		bic	r2, r2, #65536
  63 002a 1A60     		str	r2, [r3]
  64              		.loc 1 183 0
  65 002c 5C60     		str	r4, [r3, #4]
 184:Src/system_stm32f4xx.c **** 
 185:Src/system_stm32f4xx.c ****   /* Reset HSEBYP bit */
 186:Src/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  66              		.loc 1 186 0
  67 002e 1A68     		ldr	r2, [r3]
 187:Src/system_stm32f4xx.c **** 
 188:Src/system_stm32f4xx.c ****   /* Disable all interrupts */
 189:Src/system_stm32f4xx.c ****   RCC->CIR = 0x00000000;
 190:Src/system_stm32f4xx.c **** 
 191:Src/system_stm32f4xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 192:Src/system_stm32f4xx.c ****   SystemInit_ExtMemCtl(); 
 193:Src/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 194:Src/system_stm32f4xx.c **** 
 195:Src/system_stm32f4xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 196:Src/system_stm32f4xx.c **** #ifdef VECT_TAB_SRAM
 197:Src/system_stm32f4xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 198:Src/system_stm32f4xx.c **** #else
 199:Src/system_stm32f4xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
  68              		.loc 1 199 0
  69 0030 4FF00064 		mov	r4, #134217728
 186:Src/system_stm32f4xx.c **** 
  70              		.loc 1 186 0
  71 0034 22F48022 		bic	r2, r2, #262144
  72 0038 1A60     		str	r2, [r3]
 189:Src/system_stm32f4xx.c **** 
  73              		.loc 1 189 0
  74 003a D860     		str	r0, [r3, #12]
  75              		.loc 1 199 0
  76 003c 8C60     		str	r4, [r1, #8]
 200:Src/system_stm32f4xx.c **** #endif
 201:Src/system_stm32f4xx.c **** }
ARM GAS  /tmp/ccJ3OqN8.s 			page 6


  77              		.loc 1 201 0
  78 003e 5DF8044B 		ldr	r4, [sp], #4
  79              	.LCFI1:
  80              		.cfi_restore 4
  81              		.cfi_def_cfa_offset 0
  82 0042 7047     		bx	lr
  83              	.L5:
  84              		.align	2
  85              	.L4:
  86 0044 00ED00E0 		.word	-536810240
  87 0048 00380240 		.word	1073887232
  88 004c 10300024 		.word	603992080
  89              		.cfi_endproc
  90              	.LFE130:
  92              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  93              		.align	1
  94              		.p2align 2,,3
  95              		.global	SystemCoreClockUpdate
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
  99              		.fpu fpv4-sp-d16
 101              	SystemCoreClockUpdate:
 102              	.LFB131:
 202:Src/system_stm32f4xx.c **** 
 203:Src/system_stm32f4xx.c **** /**
 204:Src/system_stm32f4xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 205:Src/system_stm32f4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 206:Src/system_stm32f4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 207:Src/system_stm32f4xx.c ****   *         other parameters.
 208:Src/system_stm32f4xx.c ****   *           
 209:Src/system_stm32f4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 210:Src/system_stm32f4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 211:Src/system_stm32f4xx.c ****   *         based on this variable will be incorrect.         
 212:Src/system_stm32f4xx.c ****   *     
 213:Src/system_stm32f4xx.c ****   * @note   - The system frequency computed by this function is not the real 
 214:Src/system_stm32f4xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 215:Src/system_stm32f4xx.c ****   *           constant and the selected clock source:
 216:Src/system_stm32f4xx.c ****   *             
 217:Src/system_stm32f4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 218:Src/system_stm32f4xx.c ****   *                                              
 219:Src/system_stm32f4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 220:Src/system_stm32f4xx.c ****   *                          
 221:Src/system_stm32f4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 222:Src/system_stm32f4xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 223:Src/system_stm32f4xx.c ****   *         
 224:Src/system_stm32f4xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 225:Src/system_stm32f4xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 226:Src/system_stm32f4xx.c ****   *             in voltage and temperature.   
 227:Src/system_stm32f4xx.c ****   *    
 228:Src/system_stm32f4xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (its value
 229:Src/system_stm32f4xx.c ****   *              depends on the application requirements), user has to ensure that HSE_VALUE
 230:Src/system_stm32f4xx.c ****   *              is same as the real frequency of the crystal used. Otherwise, this function
 231:Src/system_stm32f4xx.c ****   *              may have wrong result.
 232:Src/system_stm32f4xx.c ****   *                
 233:Src/system_stm32f4xx.c ****   *         - The result of this function could be not correct when using fractional
 234:Src/system_stm32f4xx.c ****   *           value for HSE crystal.
ARM GAS  /tmp/ccJ3OqN8.s 			page 7


 235:Src/system_stm32f4xx.c ****   *     
 236:Src/system_stm32f4xx.c ****   * @param  None
 237:Src/system_stm32f4xx.c ****   * @retval None
 238:Src/system_stm32f4xx.c ****   */
 239:Src/system_stm32f4xx.c **** void SystemCoreClockUpdate(void)
 240:Src/system_stm32f4xx.c **** {
 103              		.loc 1 240 0
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 0
 106              		@ frame_needed = 0, uses_anonymous_args = 0
 107              		@ link register save eliminated.
 108              	.LVL0:
 241:Src/system_stm32f4xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 242:Src/system_stm32f4xx.c ****   
 243:Src/system_stm32f4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 244:Src/system_stm32f4xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 109              		.loc 1 244 0
 110 0000 164A     		ldr	r2, .L13
 111 0002 9368     		ldr	r3, [r2, #8]
 112              	.LVL1:
 113 0004 03F00C03 		and	r3, r3, #12
 114              	.LVL2:
 245:Src/system_stm32f4xx.c **** 
 246:Src/system_stm32f4xx.c ****   switch (tmp)
 115              		.loc 1 246 0
 116 0008 042B     		cmp	r3, #4
 117 000a 24D0     		beq	.L12
 118 000c 082B     		cmp	r3, #8
 119 000e 0AD0     		beq	.L9
 120 0010 134B     		ldr	r3, .L13+4
 121              	.LVL3:
 122              	.L8:
 247:Src/system_stm32f4xx.c ****   {
 248:Src/system_stm32f4xx.c ****     case 0x00:  /* HSI used as system clock source */
 249:Src/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 250:Src/system_stm32f4xx.c ****       break;
 251:Src/system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
 252:Src/system_stm32f4xx.c ****       SystemCoreClock = HSE_VALUE;
 253:Src/system_stm32f4xx.c ****       break;
 254:Src/system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
 255:Src/system_stm32f4xx.c **** 
 256:Src/system_stm32f4xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 257:Src/system_stm32f4xx.c ****          SYSCLK = PLL_VCO / PLL_P
 258:Src/system_stm32f4xx.c ****          */    
 259:Src/system_stm32f4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 260:Src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 261:Src/system_stm32f4xx.c ****       
 262:Src/system_stm32f4xx.c ****       if (pllsource != 0)
 263:Src/system_stm32f4xx.c ****       {
 264:Src/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 265:Src/system_stm32f4xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 266:Src/system_stm32f4xx.c ****       }
 267:Src/system_stm32f4xx.c ****       else
 268:Src/system_stm32f4xx.c ****       {
 269:Src/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 270:Src/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 271:Src/system_stm32f4xx.c ****       }
ARM GAS  /tmp/ccJ3OqN8.s 			page 8


 272:Src/system_stm32f4xx.c **** 
 273:Src/system_stm32f4xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 274:Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 275:Src/system_stm32f4xx.c ****       break;
 276:Src/system_stm32f4xx.c ****     default:
 277:Src/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 278:Src/system_stm32f4xx.c ****       break;
 279:Src/system_stm32f4xx.c ****   }
 280:Src/system_stm32f4xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 281:Src/system_stm32f4xx.c ****   /* Get HCLK prescaler */
 282:Src/system_stm32f4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 123              		.loc 1 282 0
 124 0012 124A     		ldr	r2, .L13
 125 0014 1348     		ldr	r0, .L13+8
 126 0016 9268     		ldr	r2, [r2, #8]
 127              	.LVL4:
 283:Src/system_stm32f4xx.c ****   /* HCLK frequency */
 284:Src/system_stm32f4xx.c ****   SystemCoreClock >>= tmp;
 128              		.loc 1 284 0
 129 0018 1349     		ldr	r1, .L13+12
 282:Src/system_stm32f4xx.c ****   /* HCLK frequency */
 130              		.loc 1 282 0
 131 001a C2F30312 		ubfx	r2, r2, #4, #4
 132              	.LVL5:
 133 001e 825C     		ldrb	r2, [r0, r2]	@ zero_extendqisi2
 134              		.loc 1 284 0
 135 0020 D340     		lsrs	r3, r3, r2
 136 0022 0B60     		str	r3, [r1]
 285:Src/system_stm32f4xx.c **** }
 137              		.loc 1 285 0
 138 0024 7047     		bx	lr
 139              	.LVL6:
 140              	.L9:
 259:Src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 141              		.loc 1 259 0
 142 0026 5068     		ldr	r0, [r2, #4]
 143              	.LVL7:
 260:Src/system_stm32f4xx.c ****       
 144              		.loc 1 260 0
 145 0028 5168     		ldr	r1, [r2, #4]
 265:Src/system_stm32f4xx.c ****       }
 146              		.loc 1 265 0
 147 002a 5268     		ldr	r2, [r2, #4]
 262:Src/system_stm32f4xx.c ****       {
 148              		.loc 1 262 0
 149 002c 4302     		lsls	r3, r0, #9
 150              	.LVL8:
 270:Src/system_stm32f4xx.c ****       }
 151              		.loc 1 270 0
 152 002e C2F38812 		ubfx	r2, r2, #6, #9
 260:Src/system_stm32f4xx.c ****       
 153              		.loc 1 260 0
 154 0032 01F03F01 		and	r1, r1, #63
 155              	.LVL9:
 265:Src/system_stm32f4xx.c ****       }
 156              		.loc 1 265 0
 157 0036 4CBF     		ite	mi
ARM GAS  /tmp/ccJ3OqN8.s 			page 9


 158 0038 0C4B     		ldrmi	r3, .L13+16
 270:Src/system_stm32f4xx.c ****       }
 159              		.loc 1 270 0
 160 003a 094B     		ldrpl	r3, .L13+4
 161 003c B3FBF1F3 		udiv	r3, r3, r1
 162 0040 03FB02F3 		mul	r3, r3, r2
 163              	.LVL10:
 273:Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 164              		.loc 1 273 0
 165 0044 054A     		ldr	r2, .L13
 166 0046 5268     		ldr	r2, [r2, #4]
 167              	.LVL11:
 168 0048 C2F30142 		ubfx	r2, r2, #16, #2
 169              	.LVL12:
 170 004c 0132     		adds	r2, r2, #1
 171 004e 5200     		lsls	r2, r2, #1
 274:Src/system_stm32f4xx.c ****       break;
 172              		.loc 1 274 0
 173 0050 B3FBF2F3 		udiv	r3, r3, r2
 174              	.LVL13:
 275:Src/system_stm32f4xx.c ****     default:
 175              		.loc 1 275 0
 176 0054 DDE7     		b	.L8
 177              	.LVL14:
 178              	.L12:
 246:Src/system_stm32f4xx.c ****   {
 179              		.loc 1 246 0
 180 0056 054B     		ldr	r3, .L13+16
 181              	.LVL15:
 182 0058 DBE7     		b	.L8
 183              	.L14:
 184 005a 00BF     		.align	2
 185              	.L13:
 186 005c 00380240 		.word	1073887232
 187 0060 0024F400 		.word	16000000
 188 0064 00000000 		.word	.LANCHOR1
 189 0068 00000000 		.word	.LANCHOR0
 190 006c 40787D01 		.word	25000000
 191              		.cfi_endproc
 192              	.LFE131:
 194              		.global	APBPrescTable
 195              		.global	AHBPrescTable
 196              		.global	SystemCoreClock
 197              		.section	.data.SystemCoreClock,"aw",%progbits
 198              		.align	2
 199              		.set	.LANCHOR0,. + 0
 202              	SystemCoreClock:
 203 0000 0024F400 		.word	16000000
 204              		.section	.rodata.AHBPrescTable,"a",%progbits
 205              		.align	2
 206              		.set	.LANCHOR1,. + 0
 209              	AHBPrescTable:
 210 0000 00       		.byte	0
 211 0001 00       		.byte	0
 212 0002 00       		.byte	0
 213 0003 00       		.byte	0
 214 0004 00       		.byte	0
ARM GAS  /tmp/ccJ3OqN8.s 			page 10


 215 0005 00       		.byte	0
 216 0006 00       		.byte	0
 217 0007 00       		.byte	0
 218 0008 01       		.byte	1
 219 0009 02       		.byte	2
 220 000a 03       		.byte	3
 221 000b 04       		.byte	4
 222 000c 06       		.byte	6
 223 000d 07       		.byte	7
 224 000e 08       		.byte	8
 225 000f 09       		.byte	9
 226              		.section	.rodata.APBPrescTable,"a",%progbits
 227              		.align	2
 230              	APBPrescTable:
 231 0000 00       		.byte	0
 232 0001 00       		.byte	0
 233 0002 00       		.byte	0
 234 0003 00       		.byte	0
 235 0004 01       		.byte	1
 236 0005 02       		.byte	2
 237 0006 03       		.byte	3
 238 0007 04       		.byte	4
 239              		.text
 240              	.Letext0:
 241              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 242              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 243              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 244              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 245              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f413xx.h"
ARM GAS  /tmp/ccJ3OqN8.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f4xx.c
     /tmp/ccJ3OqN8.s:18     .text.SystemInit:0000000000000000 $t
     /tmp/ccJ3OqN8.s:26     .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccJ3OqN8.s:86     .text.SystemInit:0000000000000044 $d
     /tmp/ccJ3OqN8.s:93     .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccJ3OqN8.s:101    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccJ3OqN8.s:186    .text.SystemCoreClockUpdate:000000000000005c $d
     /tmp/ccJ3OqN8.s:230    .rodata.APBPrescTable:0000000000000000 APBPrescTable
     /tmp/ccJ3OqN8.s:209    .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/ccJ3OqN8.s:202    .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccJ3OqN8.s:198    .data.SystemCoreClock:0000000000000000 $d
     /tmp/ccJ3OqN8.s:205    .rodata.AHBPrescTable:0000000000000000 $d
     /tmp/ccJ3OqN8.s:227    .rodata.APBPrescTable:0000000000000000 $d

NO UNDEFINED SYMBOLS
