==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
WARNING: [HLS 200-40] In file included from lenet_cnn_float.c:1:
lenet_cnn_float.c:123:1: warning: return type of 'main' is not 'int' [-Wmain-return-type]
void main() {
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10174 ; free virtual = 28639
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10174 ; free virtual = 28639
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1105.824 ; gain = 736.008 ; free physical = 9581 ; free virtual = 28059
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'Fc2_400_10' (fc.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1105.824 ; gain = 736.008 ; free physical = 9578 ; free virtual = 28059
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'Fc2_400_10' (fc.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:32) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:27->lenet_cnn_float.c:90) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 1105.824 ; gain = 736.008 ; free physical = 9572 ; free virtual = 28058
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:44:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 1105.824 ; gain = 736.008 ; free physical = 9573 ; free virtual = 28058
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 73.43 seconds; current allocated memory: 208.297 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 208.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 209.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 209.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_8', conv.c:10) (3.36 ns)
	'add' operation ('conv_sum', conv.c:10) (3.82 ns)
	'store' operation (conv.c:10) of variable 'conv_sum', conv.c:10 on local variable 'conv_sum' (1.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 209.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 210.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 210.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 210.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 211.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 211.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc2_400_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 211.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 212.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 212.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 213.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_5_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 214.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 217.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 219.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
WARNING: [HLS 200-40] In file included from lenet_cnn_float.c:1:
lenet_cnn_float.c:123:1: warning: return type of 'main' is not 'int' [-Wmain-return-type]
void main() {
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10928 ; free virtual = 29437
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10928 ; free virtual = 29437
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1105.820 ; gain = 736.008 ; free physical = 10327 ; free virtual = 28858
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'Fc2_400_10' (fc.c:46) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1105.820 ; gain = 736.008 ; free physical = 10324 ; free virtual = 28858
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'Fc2_400_10' (fc.c:46) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:32) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:28->lenet_cnn_float.c:90) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 1105.820 ; gain = 736.008 ; free physical = 10318 ; free virtual = 28857
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:44:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 1105.820 ; gain = 736.008 ; free physical = 10318 ; free virtual = 28857
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 74.78 seconds; current allocated memory: 208.308 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 208.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 209.267 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 209.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_8', conv.c:10) (3.36 ns)
	'add' operation ('conv_sum', conv.c:10) (3.82 ns)
	'store' operation (conv.c:10) of variable 'conv_sum', conv.c:10 on local variable 'conv_sum' (1.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 209.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 210.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 210.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 210.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 211.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 211.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc2_400_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 211.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 212.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 212.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 213.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_5_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 214.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 217.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 219.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
WARNING: [HLS 200-40] In file included from lenet_cnn_float.c:1:
lenet_cnn_float.c:123:1: warning: return type of 'main' is not 'int' [-Wmain-return-type]
void main() {
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10595 ; free virtual = 29290
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10595 ; free virtual = 29290
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1105.824 ; gain = 736.008 ; free physical = 10009 ; free virtual = 28709
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'Fc2_400_10' (fc.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 1105.824 ; gain = 736.008 ; free physical = 10007 ; free virtual = 28709
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'Fc2_400_10' (fc.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:32) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:28->lenet_cnn_float.c:90) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1105.824 ; gain = 736.008 ; free physical = 10002 ; free virtual = 28709
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:43:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1105.824 ; gain = 736.008 ; free physical = 10003 ; free virtual = 28709
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 70.63 seconds; current allocated memory: 208.284 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 208.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 209.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 209.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_8', conv.c:10) (3.36 ns)
	'add' operation ('conv_sum', conv.c:10) (3.82 ns)
	'store' operation (conv.c:10) of variable 'conv_sum', conv.c:10 on local variable 'conv_sum' (1.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 209.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 210.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 210.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 210.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 211.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 211.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc2_400_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 211.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 212.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 212.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 213.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_5_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 214.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 217.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 219.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
WARNING: [HLS 200-40] In file included from lenet_cnn_float.c:1:
lenet_cnn_float.c:123:1: warning: return type of 'main' is not 'int' [-Wmain-return-type]
void main() {
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10581 ; free virtual = 29287
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10581 ; free virtual = 29287
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10409 ; free virtual = 29120
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'Fc2_400_10' (fc.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 564.105 ; gain = 194.293 ; free physical = 10406 ; free virtual = 29120
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1.1' (conv.c:21) in function 'Conv1_28x28x1_5x5x20_1_0' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:21) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'Fc2_400_10' (fc.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:28->lenet_cnn_float.c:90) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 564.105 ; gain = 194.293 ; free physical = 10400 ; free virtual = 29119
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:52:23)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:17:23)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 564.105 ; gain = 194.293 ; free physical = 10377 ; free virtual = 29095
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.24 seconds; current allocated memory: 197.025 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 197.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 197.764 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 198.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 198.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 198.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 199.167 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc2_400_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 199.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 200.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 201.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_16_1_1' to 'lenet_cnn_mul_mulbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 202.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 204.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 206.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 208.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc2_400_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_cnn_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32s_32_5_1' to 'lenet_cnn_sitofp_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_15ns_16s_31_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc2_400_10'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 210.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
WARNING: [HLS 200-40] In file included from lenet_cnn_float.c:1:
lenet_cnn_float.c:123:1: warning: return type of 'main' is not 'int' [-Wmain-return-type]
void main() {
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10410 ; free virtual = 29272
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10410 ; free virtual = 29272
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1105.820 ; gain = 736.008 ; free physical = 9833 ; free virtual = 28693
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'Fc2_400_10' (fc.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1105.820 ; gain = 736.008 ; free physical = 9831 ; free virtual = 28694
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'Fc2_400_10' (fc.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:32) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:28->lenet_cnn_float.c:90) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:01:00 . Memory (MB): peak = 1105.820 ; gain = 736.008 ; free physical = 9845 ; free virtual = 28713
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:43:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1105.820 ; gain = 736.008 ; free physical = 9846 ; free virtual = 28712
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 71.17 seconds; current allocated memory: 208.285 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 208.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 209.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 209.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_8', conv.c:10) (3.36 ns)
	'add' operation ('conv_sum', conv.c:10) (3.82 ns)
	'store' operation (conv.c:10) of variable 'conv_sum', conv.c:10 on local variable 'conv_sum' (1.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 209.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 210.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 210.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 210.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 211.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 211.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc2_400_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 211.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 212.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 212.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 213.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_5_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 214.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 217.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 219.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
WARNING: [HLS 200-40] In file included from lenet_cnn_float.c:1:
lenet_cnn_float.c:123:1: warning: return type of 'main' is not 'int' [-Wmain-return-type]
void main() {
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.934 ; gain = 0.113 ; free physical = 10527 ; free virtual = 29382
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.934 ; gain = 0.113 ; free physical = 10527 ; free virtual = 29382
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 977.828 ; gain = 608.008 ; free physical = 9969 ; free virtual = 28829
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'Fc2_400_10' (fc.c:47) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 977.828 ; gain = 608.008 ; free physical = 9966 ; free virtual = 28829
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'Fc2_400_10' (fc.c:47) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:32) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:28->lenet_cnn_float.c:90) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 977.828 ; gain = 608.008 ; free physical = 9961 ; free virtual = 28829
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:43:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 977.828 ; gain = 608.008 ; free physical = 9955 ; free virtual = 28823
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 70.98 seconds; current allocated memory: 208.284 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 208.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 209.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 209.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_8', conv.c:10) (3.36 ns)
	'add' operation ('conv_sum', conv.c:10) (3.82 ns)
	'store' operation (conv.c:10) of variable 'conv_sum', conv.c:10 on local variable 'conv_sum' (1.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 209.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 210.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 210.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 210.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 211.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 211.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc2_400_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 211.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 212.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 212.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 213.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_5_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 214.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 217.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 219.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
WARNING: [HLS 200-40] In file included from lenet_cnn_float.c:1:
lenet_cnn_float.c:123:1: warning: return type of 'main' is not 'int' [-Wmain-return-type]
void main() {
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10552 ; free virtual = 29400
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10552 ; free virtual = 29400
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 977.820 ; gain = 608.008 ; free physical = 9993 ; free virtual = 28847
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 977.820 ; gain = 608.008 ; free physical = 9990 ; free virtual = 28846
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fc.c:47:5) to (fc.c:42:22) in function 'Fc2_400_10'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:32) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:28->lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 977.820 ; gain = 608.008 ; free physical = 10015 ; free virtual = 28877
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:43:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 977.820 ; gain = 608.008 ; free physical = 10017 ; free virtual = 28877
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.15' to 'conv_sum_15'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 70.6 seconds; current allocated memory: 198.139 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 198.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 199.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 199.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_8', conv.c:10) (3.36 ns)
	'add' operation ('conv_sum', conv.c:10) (3.82 ns)
	'store' operation (conv.c:10) of variable 'conv_sum', conv.c:10 on local variable 'conv_sum' (1.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 199.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 200.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 200.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 200.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 201.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 201.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 202.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_5_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 203.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 206.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_15'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 208.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 210.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 212.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
WARNING: [HLS 200-40] In file included from lenet_cnn_float.c:1:
lenet_cnn_float.c:123:1: warning: return type of 'main' is not 'int' [-Wmain-return-type]
void main() {
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 11069 ; free virtual = 29928
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 11069 ; free virtual = 29928
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10909 ; free virtual = 29790
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10913 ; free virtual = 29791
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:32) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:27->lenet_cnn_float.c:90) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10900 ; free virtual = 29774
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:47:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 10869 ; free virtual = 29741
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.15' to 'conv_sum_15'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.31 seconds; current allocated memory: 198.050 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 198.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 198.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_8', conv.c:10) (3.36 ns)
	'add' operation ('conv_sum', conv.c:10) (3.82 ns)
	'store' operation (conv.c:10) of variable 'conv_sum', conv.c:10 on local variable 'conv_sum' (1.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 199.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 200.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 200.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 200.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 201.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 201.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 202.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_5_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 203.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 206.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_15'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 208.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 210.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 212.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: ==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
WARNING: [HLS 200-40] In file included from lenet_cnn_float.c:1:
lenet_cnn_float.c:123:1: warning: return type of 'main' is not 'int' [-Wmain-return-type]
void main() {
^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 11167 ; free virtual = 30022
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 11167 ; free virtual = 30022
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 11022 ; free virtual = 29882
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 11020 ; free virtual = 29882
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:32) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:27->lenet_cnn_float.c:90) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10998 ; free virtual = 29866
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:47:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 660.020 ; gain = 290.203 ; free physical = 10973 ; free virtual = 29840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.15' to 'conv_sum_15'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.98 seconds; current allocated memory: 198.069 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 198.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 199.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_8', conv.c:10) (3.36 ns)
	'add' operation ('conv_sum', conv.c:10) (3.82 ns)
	'store' operation (conv.c:10) of variable 'conv_sum', conv.c:10 on local variable 'conv_sum' (1.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 199.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 199.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 200.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 200.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 200.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 201.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 202.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_5_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 203.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 206.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_15'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 208.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 210.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 212.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 8922 ; free virtual = 28329
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 8922 ; free virtual = 28329
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 8776 ; free virtual = 28189
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 8774 ; free virtual = 28189
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:27->lenet_cnn_float.c:90) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 8750 ; free virtual = 28173
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:48:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 8719 ; free virtual = 28141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.15' to 'conv_sum_15'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.25 seconds; current allocated memory: 198.056 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 198.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 198.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_8', conv.c:10) (3.36 ns)
	'add' operation ('conv_sum', conv.c:10) (3.82 ns)
	'store' operation (conv.c:10) of variable 'conv_sum', conv.c:10 on local variable 'conv_sum' (1.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 199.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 200.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 200.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 200.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 201.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 202.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_5_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 203.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 206.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_15'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 208.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 210.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 212.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: ==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 8945 ; free virtual = 28357
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 8945 ; free virtual = 28357
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 8799 ; free virtual = 28218
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 8794 ; free virtual = 28218
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:27) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:29) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:30) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:8) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:27->lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 8777 ; free virtual = 28206
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:26:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:24:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:48:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:21:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 625.812 ; gain = 256.000 ; free physical = 8741 ; free virtual = 28166
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum5'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_8', conv.c:10) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 28.
WARNING: [SCHED 204-21] Estimated clock period (9.882ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_33_0_3', conv.c:10) (3.36 ns)
	'add' operation ('tmp5', conv.c:10) (3.82 ns)
	'add' operation ('tmp2', conv.c:10) (2.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.36 seconds; current allocated memory: 211.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 212.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5' and 'store' operation (conv.c:31) of variable 'input_load', conv.c:31 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5' and 'store' operation (conv.c:31) of variable 'input_load', conv.c:31 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5' and 'store' operation (conv.c:31) of variable 'input_load', conv.c:31 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:31) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:31) of variable 'input_load_12', conv.c:31 on array 'matrix_sum', conv.c:21 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 44.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 213.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 214.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 214.741 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 215.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_8', conv.c:10) (3.36 ns)
	'add' operation ('conv_sum', conv.c:10) (3.82 ns)
	'store' operation (conv.c:10) of variable 'conv_sum', conv.c:10 on local variable 'conv_sum' (1.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 215.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 215.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 216.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 216.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 216.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 216.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 217.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 218.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_5_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_muldEe': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum5'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 220.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5fYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 226.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 230.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 232.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 234.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 236.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9019 ; free virtual = 28433
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9019 ; free virtual = 28433
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 8874 ; free virtual = 28293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 8872 ; free virtual = 28294
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1.1' (conv.c:56) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:58) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:27->lenet_cnn_float.c:90) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 8847 ; free virtual = 28277
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (conv.c:55:15) in function 'Conv2_12x12x20_5x5x40_1_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:53:9) in function 'Conv2_12x12x20_5x5x40_1_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:52:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:51:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:48:26)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 8819 ; free virtual = 28245
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.15' to 'conv_sum_15'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.66 seconds; current allocated memory: 198.712 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 199.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 199.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
WARNING: [SCHED 204-21] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_8', conv.c:10) (3.36 ns)
	'add' operation ('conv_sum', conv.c:10) (3.82 ns)
	'store' operation (conv.c:10) of variable 'conv_sum', conv.c:10 on local variable 'conv_sum' (1.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 200.342 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 200.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'conv_sum.15' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 201.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 201.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 201.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 202.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 202.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 203.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_5_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 204.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 207.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_15'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 209.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9090 ; free virtual = 28506
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9090 ; free virtual = 28506
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 8947 ; free virtual = 28368
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 8943 ; free virtual = 28368
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (conv.c:25) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (conv.c:27) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:29) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:30) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:8) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:27->lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 8920 ; free virtual = 28352
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:24:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:48:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:21:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 753.812 ; gain = 384.000 ; free physical = 8761 ; free virtual = 28189
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum5'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_8', conv.c:10) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 28.
WARNING: [SCHED 204-21] Estimated clock period (9.882ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_33_0_3', conv.c:10) (3.36 ns)
	'add' operation ('tmp5', conv.c:10) (3.82 ns)
	'add' operation ('tmp2', conv.c:10) (2.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.56 seconds; current allocated memory: 374.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 375.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5' and 'store' operation (conv.c:31) of variable 'input_load', conv.c:31 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5' and 'store' operation (conv.c:31) of variable 'input_load', conv.c:31 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5' and 'store' operation (conv.c:31) of variable 'input_load', conv.c:31 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_10', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_25', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 200, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_35', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 228, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_40', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_45', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_45', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_45', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_45', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_45', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.24 seconds; current allocated memory: 383.520 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.66 seconds; current allocated memory: 394.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 394.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 395.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_8', conv.c:10) (3.36 ns)
	'add' operation ('conv_sum', conv.c:10) (3.82 ns)
	'store' operation (conv.c:10) of variable 'conv_sum', conv.c:10 on local variable 'conv_sum' (1.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 395.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 395.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 396.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 396.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 396.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 396.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 397.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 398.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_5_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_muldEe': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum5'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 400.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5fYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 2.83 seconds; current allocated memory: 427.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 2.54 seconds; current allocated memory: 449.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 451.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 454.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9096 ; free virtual = 28515
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9096 ; free virtual = 28515
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 8950 ; free virtual = 28374
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 8946 ; free virtual = 28374
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (conv.c:25) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (conv.c:27) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:29) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:30) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:8) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:27->lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 8924 ; free virtual = 28358
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:24:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:48:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:21:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 753.816 ; gain = 384.000 ; free physical = 8764 ; free virtual = 28195
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum5'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_8', conv.c:10) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 28.
WARNING: [SCHED 204-21] Estimated clock period (9.882ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_33_0_3', conv.c:10) (3.36 ns)
	'add' operation ('tmp5', conv.c:10) (3.82 ns)
	'add' operation ('tmp2', conv.c:10) (2.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.33 seconds; current allocated memory: 374.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 375.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5' and 'store' operation (conv.c:31) of variable 'input_load', conv.c:31 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5' and 'store' operation (conv.c:31) of variable 'input_load', conv.c:31 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5' and 'store' operation (conv.c:31) of variable 'input_load', conv.c:31 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_10', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_25', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 200, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_35', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 228, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_40', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_45', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_45', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_45', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_45', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_45', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.7 seconds; current allocated memory: 383.512 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.66 seconds; current allocated memory: 394.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 394.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 395.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_8', conv.c:10) (3.36 ns)
	'add' operation ('conv_sum', conv.c:10) (3.82 ns)
	'store' operation (conv.c:10) of variable 'conv_sum', conv.c:10 on local variable 'conv_sum' (1.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 395.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 395.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 396.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 396.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 396.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 396.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 397.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 398.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_5_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_muldEe': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum5'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 400.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5fYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 2.79 seconds; current allocated memory: 427.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 2.49 seconds; current allocated memory: 449.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 451.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 454.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9125 ; free virtual = 28544
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9125 ; free virtual = 28544
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 8980 ; free virtual = 28404
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 8976 ; free virtual = 28404
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:27) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:29) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:30) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:8) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:27->lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 8974 ; free virtual = 28409
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:25:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:24:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:48:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:21:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 668.020 ; gain = 298.203 ; free physical = 8943 ; free virtual = 28374
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum5'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_20', conv.c:10) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 13, Depth = 28.
WARNING: [SCHED 204-21] Estimated clock period (9.882ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_33_0_3', conv.c:10) (3.36 ns)
	'add' operation ('tmp5', conv.c:10) (3.82 ns)
	'add' operation ('tmp2', conv.c:10) (2.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.53 seconds; current allocated memory: 211.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 212.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5' and 'store' operation (conv.c:31) of variable 'input_load', conv.c:31 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5' and 'store' operation (conv.c:31) of variable 'input_load', conv.c:31 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5' and 'store' operation (conv.c:31) of variable 'input_load', conv.c:31 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:31) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:31) of variable 'input_load_12', conv.c:31 on array 'matrix_sum', conv.c:21 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 41, Depth = 44.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 213.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 214.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 214.737 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 215.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_8', conv.c:10) (3.36 ns)
	'add' operation ('conv_sum', conv.c:10) (3.82 ns)
	'store' operation (conv.c:10) of variable 'conv_sum', conv.c:10 on local variable 'conv_sum' (1.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 215.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 215.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 216.025 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 216.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 216.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 216.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 217.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 218.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_5_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_muldEe': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum5'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 220.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5fYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 226.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 230.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 232.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 234.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 236.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9168 ; free virtual = 28584
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9168 ; free virtual = 28584
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9022 ; free virtual = 28444
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9018 ; free virtual = 28445
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:27) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:29) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:30) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:8) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:27->lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 8996 ; free virtual = 28429
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:25:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:24:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:48:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:21:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 625.812 ; gain = 256.000 ; free physical = 8960 ; free virtual = 28389
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum5'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_8', conv.c:10) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 28.
WARNING: [SCHED 204-21] Estimated clock period (9.882ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_33_0_3', conv.c:10) (3.36 ns)
	'add' operation ('tmp5', conv.c:10) (3.82 ns)
	'add' operation ('tmp2', conv.c:10) (2.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.48 seconds; current allocated memory: 211.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 212.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5' and 'store' operation (conv.c:31) of variable 'input_load', conv.c:31 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5' and 'store' operation (conv.c:31) of variable 'input_load', conv.c:31 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5' and 'store' operation (conv.c:31) of variable 'input_load', conv.c:31 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:31) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:31) of variable 'input_load_12', conv.c:31 on array 'matrix_sum', conv.c:21 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 44.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 213.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 214.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 214.736 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 215.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_8', conv.c:10) (3.36 ns)
	'add' operation ('conv_sum', conv.c:10) (3.82 ns)
	'store' operation (conv.c:10) of variable 'conv_sum', conv.c:10 on local variable 'conv_sum' (1.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 215.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 215.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 216.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 216.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 216.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 216.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 217.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 218.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_5_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_muldEe': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum5'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 220.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5fYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 226.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 230.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 232.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 234.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 236.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9189 ; free virtual = 28609
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9189 ; free virtual = 28609
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9045 ; free virtual = 28470
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9041 ; free virtual = 28470
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:32) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:27->lenet_cnn_float.c:90) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9018 ; free virtual = 28454
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:47:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 8984 ; free virtual = 28421
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.15' to 'conv_sum_15'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.68 seconds; current allocated memory: 198.748 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 199.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 199.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 200.357 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 200.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 201.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 201.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 201.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 201.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 202.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 203.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 204.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 207.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_15'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 209.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 210.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 212.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9170 ; free virtual = 28600
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9170 ; free virtual = 28600
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9025 ; free virtual = 28460
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9021 ; free virtual = 28460
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:27) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:29) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:30) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:8) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:27->lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 8999 ; free virtual = 28444
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:25:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:24:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:48:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:21:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 668.016 ; gain = 298.203 ; free physical = 8968 ; free virtual = 28410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum5'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_1', conv.c:10) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 28.
WARNING: [SCHED 204-21] Estimated clock period (10.751ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_33_4_1', conv.c:10) (3.36 ns)
	'add' operation ('tmp22', conv.c:10) (3.02 ns)
	'add' operation ('tmp21', conv.c:10) (0 ns)
	'add' operation ('tmp18', conv.c:10) (4.37 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.26 seconds; current allocated memory: 211.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 212.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5' and 'store' operation (conv.c:31) of variable 'input_load', conv.c:31 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5' and 'store' operation (conv.c:31) of variable 'input_load', conv.c:31 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5' and 'store' operation (conv.c:31) of variable 'input_load', conv.c:31 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:31) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:31) of variable 'input_load_12', conv.c:31 on array 'matrix_sum', conv.c:21 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 44.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 213.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 214.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 215.451 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 215.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 216.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 216.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 216.736 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 217.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 217.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 217.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 218.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 218.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_muldEe': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum5'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 221.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5fYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 226.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 231.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 233.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 234.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 236.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9199 ; free virtual = 28621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9199 ; free virtual = 28621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9055 ; free virtual = 28482
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9050 ; free virtual = 28482
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (conv.c:25) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.1' (conv.c:27) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (conv.c:27) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:29) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:30) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:8) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:27->lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9044 ; free virtual = 28482
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:24:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:48:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:21:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 753.812 ; gain = 384.000 ; free physical = 8885 ; free virtual = 28319
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum5'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_1', conv.c:10) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 28.
WARNING: [SCHED 204-21] Estimated clock period (10.751ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_33_4_1', conv.c:10) (3.36 ns)
	'add' operation ('tmp22', conv.c:10) (3.02 ns)
	'add' operation ('tmp21', conv.c:10) (0 ns)
	'add' operation ('tmp18', conv.c:10) (4.37 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.03 seconds; current allocated memory: 375.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 376.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5' and 'store' operation (conv.c:31) of variable 'input_load', conv.c:31 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5' and 'store' operation (conv.c:31) of variable 'input_load', conv.c:31 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5' and 'store' operation (conv.c:31) of variable 'input_load', conv.c:31 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_10', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_25', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 200, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_35', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 228, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_40', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_45', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_45', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_45', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_45', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_45', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.51 seconds; current allocated memory: 384.166 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.75 seconds; current allocated memory: 394.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 395.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 395.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 396.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 396.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 396.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 397.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 397.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 397.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 398.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 399.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_muldEe': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum5'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 401.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5fYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 2.83 seconds; current allocated memory: 427.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 2.51 seconds; current allocated memory: 450.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 452.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 454.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 456.658 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9236 ; free virtual = 28660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9236 ; free virtual = 28660
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9092 ; free virtual = 28522
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9089 ; free virtual = 28522
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (conv.c:25) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (conv.c:27) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:28) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:29) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:8) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:27->lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9066 ; free virtual = 28506
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:24:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:47:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:21:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 753.816 ; gain = 384.000 ; free physical = 8907 ; free virtual = 28343
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum5'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_1', conv.c:10) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 28.
WARNING: [SCHED 204-21] Estimated clock period (10.751ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_33_4_1', conv.c:10) (3.36 ns)
	'add' operation ('tmp22', conv.c:10) (3.02 ns)
	'add' operation ('tmp21', conv.c:10) (0 ns)
	'add' operation ('tmp18', conv.c:10) (4.37 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.37 seconds; current allocated memory: 375.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 376.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:32) to 'conv_sum5' and 'store' operation (conv.c:30) of variable 'input_load', conv.c:30 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:32) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:32) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:32) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:32) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:32) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:32) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:32) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:32) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:32) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:32) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:32) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:32) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:32) to 'conv_sum5' and 'store' operation (conv.c:30) of variable 'input_load', conv.c:30 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:32) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:32) to 'conv_sum5' and 'store' operation (conv.c:30) of variable 'input_load', conv.c:30 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'store' operation (conv.c:30) of variable 'input_load_10', conv.c:30 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:32) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1)
   between 'store' operation (conv.c:30) of variable 'input_load_25', conv.c:30 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:32) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 200, distance = 1, offset = 1)
   between 'store' operation (conv.c:30) of variable 'input_load_35', conv.c:30 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:32) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 228, distance = 1, offset = 1)
   between 'store' operation (conv.c:30) of variable 'input_load_40', conv.c:30 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:32) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'store' operation (conv.c:30) of variable 'input_load_45', conv.c:30 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:32) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'store' operation (conv.c:30) of variable 'input_load_45', conv.c:30 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:32) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'store' operation (conv.c:30) of variable 'input_load_45', conv.c:30 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:32) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'store' operation (conv.c:30) of variable 'input_load_45', conv.c:30 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:32) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'store' operation (conv.c:30) of variable 'input_load_45', conv.c:30 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_39', conv.c:32) to 'conv_sum5'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.84 seconds; current allocated memory: 384.163 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.73 seconds; current allocated memory: 394.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 395.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 395.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 396.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 396.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 396.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 397.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 397.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 397.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 398.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 399.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_muldEe': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum5'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 401.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5fYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 2.93 seconds; current allocated memory: 427.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 2.5 seconds; current allocated memory: 450.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 452.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 454.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 456.653 MB.
INFO: ==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9364 ; free virtual = 28788
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9364 ; free virtual = 28788
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9219 ; free virtual = 28649
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9215 ; free virtual = 28649
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:32) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:27->lenet_cnn_float.c:90) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9193 ; free virtual = 28633
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (conv.c:27:9) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:26:8) in function 'Conv1_28x28x1_5x5x20_1_0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:25:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:24:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:47:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 9164 ; free virtual = 28600
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.15' to 'conv_sum_15'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.06 seconds; current allocated memory: 198.937 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 199.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 200.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 200.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 200.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 201.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 201.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 201.954 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 202.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 202.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 203.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 204.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 207.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_15'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 209.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 211.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 213.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9421 ; free virtual = 28843
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9421 ; free virtual = 28843
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9276 ; free virtual = 28704
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9273 ; free virtual = 28704
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:27) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:29) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:27->lenet_cnn_float.c:90) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9250 ; free virtual = 28688
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:26:8) in function 'Conv1_28x28x1_5x5x20_1_0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:25:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:24:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:48:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 9231 ; free virtual = 28666
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.15' to 'conv_sum_15'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv.c:30) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.38 seconds; current allocated memory: 199.609 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 200.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 200.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 201.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 201.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 201.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 202.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 202.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 202.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 202.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 203.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 204.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 205.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 209.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_15'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 211.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 213.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9480 ; free virtual = 28903
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9480 ; free virtual = 28903
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9335 ; free virtual = 28762
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9329 ; free virtual = 28763
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:26) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:28) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:29) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:8) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:27->lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9315 ; free virtual = 28753
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:25:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:24:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:48:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:21:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 668.020 ; gain = 298.203 ; free physical = 9284 ; free virtual = 28719
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum5'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_1', conv.c:10) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 28.
WARNING: [SCHED 204-21] Estimated clock period (10.751ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_33_4_1', conv.c:10) (3.36 ns)
	'add' operation ('tmp22', conv.c:10) (3.02 ns)
	'add' operation ('tmp21', conv.c:10) (0 ns)
	'add' operation ('tmp18', conv.c:10) (4.37 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.56 seconds; current allocated memory: 211.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 212.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5' and 'store' operation (conv.c:30) of variable 'input_load', conv.c:30 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5' and 'store' operation (conv.c:30) of variable 'input_load', conv.c:30 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5' and 'store' operation (conv.c:30) of variable 'input_load', conv.c:30 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:30) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:30) of variable 'input_load_12', conv.c:30 on array 'matrix_sum', conv.c:21 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 44.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 213.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 214.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 215.440 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 215.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 216.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 216.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 216.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 217.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 217.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 217.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 218.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 218.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_muldEe': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum5'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 220.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5fYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 226.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 231.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 233.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 234.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 236.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.934 ; gain = 0.113 ; free physical = 9488 ; free virtual = 28914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.934 ; gain = 0.113 ; free physical = 9488 ; free virtual = 28914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.820 ; gain = 192.000 ; free physical = 9346 ; free virtual = 28775
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 561.820 ; gain = 192.000 ; free physical = 9342 ; free virtual = 28775
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:26) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:28) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:29) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:8) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:27->lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 561.820 ; gain = 192.000 ; free physical = 9331 ; free virtual = 28770
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:25:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:24:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:48:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:21:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 668.023 ; gain = 298.203 ; free physical = 9299 ; free virtual = 28734
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum5'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_8', conv.c:10) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 13, Depth = 28.
WARNING: [SCHED 204-21] Estimated clock period (10.751ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_33_4_1', conv.c:10) (3.36 ns)
	'add' operation ('tmp22', conv.c:10) (3.02 ns)
	'add' operation ('tmp21', conv.c:10) (0 ns)
	'add' operation ('tmp18', conv.c:10) (4.37 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.38 seconds; current allocated memory: 211.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 212.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5' and 'store' operation (conv.c:30) of variable 'input_load', conv.c:30 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5' and 'store' operation (conv.c:30) of variable 'input_load', conv.c:30 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1)
   between 'call' operation ('tmp_39', conv.c:33) to 'conv_sum5' and 'store' operation (conv.c:30) of variable 'input_load', conv.c:30 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:30) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:30) of variable 'input_load_12', conv.c:30 on array 'matrix_sum', conv.c:21 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 41, Depth = 44.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 213.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 214.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 215.439 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 215.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 216.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 216.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 216.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 217.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 217.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 217.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 218.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 218.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_muldEe': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum5'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 220.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5fYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 226.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 231.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 233.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 234.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 236.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9513 ; free virtual = 28964
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9513 ; free virtual = 28964
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9367 ; free virtual = 28825
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9353 ; free virtual = 28824
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1.1' (conv.c:57) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:28) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:59) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:30) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:34) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:27->lenet_cnn_float.c:90) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9320 ; free virtual = 28776
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (conv.c:56:15) in function 'Conv2_12x12x20_5x5x40_1_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:54:9) in function 'Conv2_12x12x20_5x5x40_1_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:53:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:52:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:26:8) in function 'Conv1_28x28x1_5x5x20_1_0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:25:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:24:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:49:26)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 660.020 ; gain = 290.203 ; free physical = 9334 ; free virtual = 28783
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.15' to 'conv_sum_15'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv.c:31) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.06 seconds; current allocated memory: 199.845 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 200.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 201.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 201.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 201.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 202.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'conv_sum.15' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 202.467 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 203.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 203.388 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 203.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 204.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 204.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 206.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 210.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9542 ; free virtual = 28974
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9542 ; free virtual = 28974
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9404 ; free virtual = 28842
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9400 ; free virtual = 28842
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1.1' (conv.c:57) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:28) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:8:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:59) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:30) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:8) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:34) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:27->lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9377 ; free virtual = 28827
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (conv.c:56:15) in function 'Conv2_12x12x20_5x5x40_1_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:54:9) in function 'Conv2_12x12x20_5x5x40_1_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:53:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:52:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:26:8) in function 'Conv1_28x28x1_5x5x20_1_0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:25:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:24:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:49:26)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 9331 ; free virtual = 28794
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.15' to 'conv_sum_15'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv.c:31) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.56 seconds; current allocated memory: 201.102 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 201.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 202.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 202.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.15'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_1', conv.c:10) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 34.
WARNING: [SCHED 204-21] Estimated clock period (10.751ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_33_4_3', conv.c:10) (3.36 ns)
	'add' operation ('tmp23', conv.c:10) (3.02 ns)
	'add' operation ('tmp21', conv.c:10) (0 ns)
	'add' operation ('tmp18', conv.c:10) (4.37 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 203.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 204.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_29', conv.c:63) to 'conv_sum.15' and 'store' operation (conv.c:61) of variable 'input_load', conv.c:61 on array 'matrix_sum', conv.c:49.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 13 of 'call' operation ('tmp_29', conv.c:63) to 'conv_sum.15'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 13 of 'call' operation ('tmp_29', conv.c:63) to 'conv_sum.15'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 13 of 'call' operation ('tmp_29', conv.c:63) to 'conv_sum.15'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 13 of 'call' operation ('tmp_29', conv.c:63) to 'conv_sum.15'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 13 of 'call' operation ('tmp_29', conv.c:63) to 'conv_sum.15'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 13 of 'call' operation ('tmp_29', conv.c:63) to 'conv_sum.15'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 13 of 'call' operation ('tmp_29', conv.c:63) to 'conv_sum.15'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 13 of 'call' operation ('tmp_29', conv.c:63) to 'conv_sum.15'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 13 of 'call' operation ('tmp_29', conv.c:63) to 'conv_sum.15'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 13 of 'call' operation ('tmp_29', conv.c:63) to 'conv_sum.15'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 13 of 'call' operation ('tmp_29', conv.c:63) to 'conv_sum.15'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 13 of 'call' operation ('tmp_29', conv.c:63) to 'conv_sum.15'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_29', conv.c:63) to 'conv_sum.15' and 'store' operation (conv.c:61) of variable 'input_load', conv.c:61 on array 'matrix_sum', conv.c:49.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 13 of 'call' operation ('tmp_29', conv.c:63) to 'conv_sum.15'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 13 of 'call' operation ('tmp_29', conv.c:63) to 'conv_sum.15'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 13 of 'call' operation ('tmp_29', conv.c:63) to 'conv_sum.15'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 13 of 'call' operation ('tmp_29', conv.c:63) to 'conv_sum.15'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 13 of 'call' operation ('tmp_29', conv.c:63) to 'conv_sum.15'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 13 of 'call' operation ('tmp_29', conv.c:63) to 'conv_sum.15'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 13 of 'call' operation ('tmp_29', conv.c:63) to 'conv_sum.15'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 34, distance = 1, offset = 1)
   between 'call' operation ('tmp_29', conv.c:63) to 'conv_sum.15' and 'store' operation (conv.c:61) of variable 'input_load', conv.c:61 on array 'matrix_sum', conv.c:49.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_3', conv.c:61) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:61) of variable 'input_load_2', conv.c:61 on array 'matrix_sum', conv.c:49 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 37, Depth = 40.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 205.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 206.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 206.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 206.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 207.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 208.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 209.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 213.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulhbi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulg8j': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_15'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 216.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 222.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 224.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9551 ; free virtual = 28985
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9551 ; free virtual = 28985
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9394 ; free virtual = 28845
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9401 ; free virtual = 28845
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1.1' (conv.c:57) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:28) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:59) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:30) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:34) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:27->lenet_cnn_float.c:90) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9381 ; free virtual = 28830
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (conv.c:56:15) in function 'Conv2_12x12x20_5x5x40_1_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:54:9) in function 'Conv2_12x12x20_5x5x40_1_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:53:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:52:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:26:8) in function 'Conv1_28x28x1_5x5x20_1_0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:25:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:24:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:49:26)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 9342 ; free virtual = 28797
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.15' to 'conv_sum_15'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv.c:31) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.98 seconds; current allocated memory: 199.849 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 200.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 201.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 201.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 201.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 202.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'conv_sum.15' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 202.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 203.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 203.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 203.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 204.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 204.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 206.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 210.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9598 ; free virtual = 29024
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9598 ; free virtual = 29024
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9452 ; free virtual = 28884
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9450 ; free virtual = 28884
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1.1' (conv.c:57) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:28) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:59) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:30) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:34) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:27->lenet_cnn_float.c:90) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9425 ; free virtual = 28868
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (conv.c:56:15) in function 'Conv2_12x12x20_5x5x40_1_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:54:9) in function 'Conv2_12x12x20_5x5x40_1_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:53:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:52:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:26:8) in function 'Conv1_28x28x1_5x5x20_1_0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:25:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:24:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:49:26)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 660.020 ; gain = 290.203 ; free physical = 9403 ; free virtual = 28842
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.15' to 'conv_sum_15'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv.c:31) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.67 seconds; current allocated memory: 199.849 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 200.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 201.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 201.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 201.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 202.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'conv_sum.15' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 202.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 203.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 203.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 203.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 204.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 204.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 206.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 210.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9642 ; free virtual = 29068
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9642 ; free virtual = 29068
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9497 ; free virtual = 28929
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9493 ; free virtual = 28929
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:27->lenet_cnn_float.c:90) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9471 ; free virtual = 28914
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:48:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 9441 ; free virtual = 28880
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.15' to 'conv_sum_15'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.35 seconds; current allocated memory: 198.765 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 199.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 199.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 200.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 200.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 201.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 201.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 201.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 202.497 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 203.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 204.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 207.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_15'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 209.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 210.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 212.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9688 ; free virtual = 29114
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9688 ; free virtual = 29114
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9543 ; free virtual = 28975
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9539 ; free virtual = 28975
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:24) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:27) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:33) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:17)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9527 ; free virtual = 28969
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:48:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 676.016 ; gain = 306.203 ; free physical = 9487 ; free virtual = 28926
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.33 seconds; current allocated memory: 219.983 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 220.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 220.972 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 221.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 221.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 222.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 222.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 223.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:11) (3.36 ns)
	'add' operation ('tmp3', fc.c:11) (3.02 ns)
	'add' operation ('tmp2', fc.c:11) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 223.868 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 224.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_26', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_29', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_30', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 229.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 235.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 235.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 236.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 237.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 240.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 242.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 244.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 245.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 248.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 264.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9716 ; free virtual = 29145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9716 ; free virtual = 29145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9571 ; free virtual = 29005
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9563 ; free virtual = 29005
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:42) in function 'Fc2_400_10' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:24) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:45) in function 'Fc2_400_10' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:27) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:33) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc2_400_10' (fc.c:36)...797 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:17)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9542 ; free virtual = 28989
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:48:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 684.020 ; gain = 314.203 ; free physical = 9498 ; free virtual = 28939
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.26 seconds; current allocated memory: 254.128 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 254.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 255.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 255.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 255.786 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 256.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 256.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 256.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 257.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 257.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:11) (3.36 ns)
	'add' operation ('tmp3', fc.c:11) (3.02 ns)
	'add' operation ('tmp2', fc.c:11) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 258.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 258.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_26', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_26', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_26', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_26', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_34', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_35', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_36', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_36', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_36', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_36', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_36', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 263.267 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 269.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc2_400_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_102', fc.c:46) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 200, Depth = 284.
WARNING: [SCHED 204-21] Estimated clock period (10.751ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_71_20', fc.c:46) (3.36 ns)
	'add' operation ('tmp232', fc.c:46) (3.02 ns)
	'add' operation ('tmp234', fc.c:46) (0 ns)
	'add' operation ('tmp235', fc.c:46) (4.37 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.89 seconds; current allocated memory: 281.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.17 seconds; current allocated memory: 296.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.37 seconds; current allocated memory: 296.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 297.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 298.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 301.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 303.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 305.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 307.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 309.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 326.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc2_400_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_15ns_16s_31_1_1' to 'lenet_cnn_mul_muljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_31s_32_1_1' to 'lenet_cnn_mac_mulkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32s_32_1_1' to 'lenet_cnn_mac_mullbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulkbM': 144 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mullbW': 112 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_muljbC': 144 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc2_400_10'.
INFO: [HLS 200-111]  Elapsed time: 2.02 seconds; current allocated memory: 358.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_oncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_oocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_opcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outqcK' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_cnn'.
INFO: [HLS 200-111]  Elapsed time: 6.1 seconds; current allocated memory: 414.026 MB.
INFO: [RTMG 210-278] Implementing memory 'Conv1_28x28x1_5x5bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_conv1_omb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_pool1_oncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_conv2_oocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_pool2_opcA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_fc1_outqcK_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:28 ; elapsed = 00:01:33 . Memory (MB): peak = 775.047 ; gain = 405.230 ; free physical = 9251 ; free virtual = 28775
INFO: [SYSC 207-301] Generating SystemC RTL for lenet_cnn.
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_cnn.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9730 ; free virtual = 29165
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9730 ; free virtual = 29165
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9584 ; free virtual = 29026
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9593 ; free virtual = 29037
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:24) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:28) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:27) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:30) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:34) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:17)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9573 ; free virtual = 29021
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:26:8) in function 'Conv1_28x28x1_5x5x20_1_0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:25:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:24:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:49:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 625.812 ; gain = 256.000 ; free physical = 9522 ; free virtual = 28973
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv.c:31) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.98 seconds; current allocated memory: 220.519 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 221.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 221.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 222.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 222.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 223.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 223.661 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 223.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:11) (3.36 ns)
	'add' operation ('tmp3', fc.c:11) (3.02 ns)
	'add' operation ('tmp2', fc.c:11) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_26', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_29', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_30', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 229.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 236.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 236.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 237.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 238.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 242.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 244.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 246.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 248.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9771 ; free virtual = 29200
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9771 ; free virtual = 29200
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9626 ; free virtual = 29060
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9621 ; free virtual = 29060
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:42) in function 'Fc2_400_10' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:24) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:28) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:45) in function 'Fc2_400_10' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:27) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:30) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:34) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc2_400_10' (fc.c:36)...797 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:17)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9598 ; free virtual = 29044
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:26:8) in function 'Conv1_28x28x1_5x5x20_1_0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:25:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:24:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:49:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 684.016 ; gain = 314.203 ; free physical = 9553 ; free virtual = 28994
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv.c:31) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.54 seconds; current allocated memory: 254.627 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 255.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 255.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 256.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 256.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 256.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 257.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 257.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 257.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 257.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:11) (3.36 ns)
	'add' operation ('tmp3', fc.c:11) (3.02 ns)
	'add' operation ('tmp2', fc.c:11) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 258.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 259.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_26', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_26', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_26', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_26', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_34', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_35', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_36', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_36', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_36', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_36', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_36', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_25', fc.c:28) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 263.954 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 270.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc2_400_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_102', fc.c:46) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 200, Depth = 284.
WARNING: [SCHED 204-21] Estimated clock period (10.751ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_71_20', fc.c:46) (3.36 ns)
	'add' operation ('tmp232', fc.c:46) (3.02 ns)
	'add' operation ('tmp234', fc.c:46) (0 ns)
	'add' operation ('tmp235', fc.c:46) (4.37 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18 seconds; current allocated memory: 281.940 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.23 seconds; current allocated memory: 296.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.43 seconds; current allocated memory: 297.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 298.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 300.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 303.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 305.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 307.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 309.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 311.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 328.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc2_400_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_15ns_16s_31_1_1' to 'lenet_cnn_mul_muljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_31s_32_1_1' to 'lenet_cnn_mac_mulkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32s_32_1_1' to 'lenet_cnn_mac_mullbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulkbM': 144 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mullbW': 112 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_muljbC': 144 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc2_400_10'.
INFO: [HLS 200-111]  Elapsed time: 2.03 seconds; current allocated memory: 360.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_oncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_oocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_opcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outqcK' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_cnn'.
INFO: [HLS 200-111]  Elapsed time: 5.98 seconds; current allocated memory: 416.129 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9777 ; free virtual = 29216
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9777 ; free virtual = 29216
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9632 ; free virtual = 29077
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9630 ; free virtual = 29077
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:24) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:28) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:27) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:30) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:34) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:17)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9609 ; free virtual = 29062
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:26:8) in function 'Conv1_28x28x1_5x5x20_1_0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:25:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:24:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:49:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 676.016 ; gain = 306.203 ; free physical = 9567 ; free virtual = 29019
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv.c:31) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.78 seconds; current allocated memory: 220.514 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 221.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 222.413 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 222.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 223.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 223.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 223.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 223.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:11) (3.36 ns)
	'add' operation ('tmp3', fc.c:11) (3.02 ns)
	'add' operation ('tmp2', fc.c:11) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 224.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_26', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_29', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_30', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 229.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 236.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 236.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 237.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 238.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 242.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 244.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 246.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 248.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9805 ; free virtual = 29235
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9805 ; free virtual = 29235
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9660 ; free virtual = 29095
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9658 ; free virtual = 29096
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:24) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (pool.c:19) in function 'Pool1_24x24x20_2x2x20_2_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:28) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:27) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (pool.c:22) in function 'Pool1_24x24x20_2x2x20_2_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (pool.c:23) in function 'Pool1_24x24x20_2x2x20_2_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:30) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:34) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:17)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9637 ; free virtual = 29080
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:26:8) in function 'Conv1_28x28x1_5x5x20_1_0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:25:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:24:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:3:57)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:49:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 9592 ; free virtual = 29035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv.c:31) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.08 seconds; current allocated memory: 221.258 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_3', pool.c:24) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 222.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 222.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 223.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 224.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 224.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 224.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:11) (3.36 ns)
	'add' operation ('tmp3', fc.c:11) (3.02 ns)
	'add' operation ('tmp2', fc.c:11) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 225.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_16', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_15', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_15', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_15', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_15', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_15', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_15', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_15', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_15', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_16', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_15', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_15', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_15', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_15', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_15', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_15', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_16', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_15', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_16', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_15', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_15', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_24', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_15', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_25', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_15', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_26', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_15', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_26', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_15', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_26', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_15', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_26', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_15', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_26', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_15', fc.c:28) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 230.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 237.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 237.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 238.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 239.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 243.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 246.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xhbi' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9805 ; free virtual = 29235
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9805 ; free virtual = 29235
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9660 ; free virtual = 29096
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9658 ; free virtual = 29096
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:24) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (pool.c:17) in function 'Pool1_24x24x20_2x2x20_2_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:28) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:27) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (pool.c:19) in function 'Pool1_24x24x20_2x2x20_2_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (pool.c:20) in function 'Pool1_24x24x20_2x2x20_2_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (pool.c:22) in function 'Pool1_24x24x20_2x2x20_2_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (pool.c:23) in function 'Pool1_24x24x20_2x2x20_2_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:30) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:34) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:17)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9632 ; free virtual = 29077
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:26:8) in function 'Conv1_28x28x1_5x5x20_1_0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:25:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:24:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:17:23)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:49:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 684.016 ; gain = 314.203 ; free physical = 9578 ; free virtual = 29021
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv.c:31) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.75 seconds; current allocated memory: 261.513 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 262.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'max'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 262.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 262.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', pool.c:24) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.4 seconds; current allocated memory: 273.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.92 seconds; current allocated memory: 285.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.01 seconds; current allocated memory: 286.476 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 286.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 287.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 287.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 287.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 287.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:11) (3.36 ns)
	'add' operation ('tmp3', fc.c:11) (3.02 ns)
	'add' operation ('tmp2', fc.c:11) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 288.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 289.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_10', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_9', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_9', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_9', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_9', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_9', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_9', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_9', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_9', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_10', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_9', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_9', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_9', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_9', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_9', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_9', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_10', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_9', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_10', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_9', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_15', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_9', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_18', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_9', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_19', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_9', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_9', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_9', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_9', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_9', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_9', fc.c:28) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 293.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 300.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 300.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 301.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 303.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 307.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 2.71 seconds; current allocated memory: 332.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 5.86 seconds; current allocated memory: 384.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 386.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 387.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 390.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 406.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_cnn'.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 412.968 MB.
INFO: [RTMG 210-278] Implementing memory 'Conv1_28x28x1_5x5bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv2_12x12x20_5xg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_conv1_ojbC_ram (RAM)' using block RAMs.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9685 ; free virtual = 29116
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9685 ; free virtual = 29116
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9540 ; free virtual = 28977
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9538 ; free virtual = 28977
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:24) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (conv.c:25) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:27) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (conv.c:27) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:29) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:30) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:8) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:17)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9516 ; free virtual = 28961
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:24:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:51:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:21:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 753.812 ; gain = 384.000 ; free physical = 9335 ; free virtual = 28779
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_16', conv.c:10) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 28.
WARNING: [SCHED 204-21] Estimated clock period (10.751ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_33_4_1', conv.c:10) (3.36 ns)
	'add' operation ('tmp22', conv.c:10) (3.02 ns)
	'add' operation ('tmp21', conv.c:10) (0 ns)
	'add' operation ('tmp18', conv.c:10) (4.37 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.5 seconds; current allocated memory: 395.967 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 396.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:34) to 'conv_sum6' and 'store' operation (conv.c:31) of variable 'input_load', conv.c:31 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:34) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:34) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:34) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:34) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:34) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:34) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:34) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:34) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:34) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:34) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:34) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:34) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:34) to 'conv_sum6' and 'store' operation (conv.c:31) of variable 'input_load', conv.c:31 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 28 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:34) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:34) to 'conv_sum6' and 'store' operation (conv.c:31) of variable 'input_load', conv.c:31 on array 'matrix_sum', conv.c:21.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_10', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_s', conv.c:34) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_25', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_s', conv.c:34) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 200, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_35', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_s', conv.c:34) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 228, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_40', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_s', conv.c:34) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_45', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_s', conv.c:34) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_45', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_s', conv.c:34) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_45', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_s', conv.c:34) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_45', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_s', conv.c:34) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'store' operation (conv.c:31) of variable 'input_load_45', conv.c:31 on array 'matrix_sum', conv.c:21 and 'call' operation ('tmp_s', conv.c:34) to 'conv_sum6'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.49 seconds; current allocated memory: 404.909 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.74 seconds; current allocated memory: 415.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.65 seconds; current allocated memory: 416.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 416.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 416.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 417.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 417.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 417.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 418.229 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 418.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:11) (3.36 ns)
	'add' operation ('tmp3', fc.c:11) (3.02 ns)
	'add' operation ('tmp2', fc.c:11) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 419.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 419.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_19', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_19', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_19', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_19', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_19', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_19', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_19', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_19', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_19', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_19', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_19', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_19', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_19', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_19', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_19', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_19', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_25', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_19', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_28', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_19', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_29', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_19', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_30', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_19', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_30', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_19', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_30', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_19', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_30', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_19', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_30', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_19', fc.c:28) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 424.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 430.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 431.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 431.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_muldEe': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 434.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5fYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 2.76 seconds; current allocated memory: 460.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 2.6 seconds; current allocated memory: 483.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 485.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 487.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 489.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_muldEe': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 491.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9640 ; free virtual = 29074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9640 ; free virtual = 29074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9494 ; free virtual = 28934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9492 ; free virtual = 28934
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:24) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:28) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:27) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:30) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:34) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:17)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9472 ; free virtual = 28919
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:26:8) in function 'Conv1_28x28x1_5x5x20_1_0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:25:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:24:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:51:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 9424 ; free virtual = 28871
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv.c:31) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.47 seconds; current allocated memory: 220.515 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 221.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 221.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 222.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 222.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 223.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 223.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 223.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 223.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:11) (3.36 ns)
	'add' operation ('tmp3', fc.c:11) (3.02 ns)
	'add' operation ('tmp2', fc.c:11) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 224.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_26', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_29', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_30', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 229.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 236.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 236.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 237.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 238.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 242.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 244.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 246.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 248.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9595 ; free virtual = 29035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9595 ; free virtual = 29035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9449 ; free virtual = 28895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9440 ; free virtual = 28896
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:24) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1.1' (conv.c:58) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:27) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:60) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:33) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:17)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9433 ; free virtual = 28880
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (conv.c:57:15) in function 'Conv2_12x12x20_5x5x40_1_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:55:9) in function 'Conv2_12x12x20_5x5x40_1_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:54:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:53:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:50:26)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 676.020 ; gain = 306.203 ; free physical = 9393 ; free virtual = 28838
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.66 seconds; current allocated memory: 220.314 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 220.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 221.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 221.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 221.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 222.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'conv_sum.16' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 222.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 223.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 223.635 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 223.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:11) (3.36 ns)
	'add' operation ('tmp3', fc.c:11) (3.02 ns)
	'add' operation ('tmp2', fc.c:11) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_26', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_29', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_30', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 229.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 236.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 236.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 236.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 238.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 241.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 242.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 245.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 247.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9533 ; free virtual = 28966
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9533 ; free virtual = 28966
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9389 ; free virtual = 28827
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9370 ; free virtual = 28811
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:24) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:27) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:34) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:17)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9348 ; free virtual = 28795
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:8:6) in function 'conv_sum.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.2' (conv.c:8:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:27:8) in function 'Conv1_28x28x1_5x5x20_1_0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:26:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:25:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:51:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:24)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 9300 ; free virtual = 28745
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.54 seconds; current allocated memory: 220.230 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 221.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 221.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 221.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 222.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 222.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 222.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 223.271 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 223.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:11) (3.36 ns)
	'add' operation ('tmp3', fc.c:11) (3.02 ns)
	'add' operation ('tmp2', fc.c:11) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_26', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_29', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_30', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 229.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 235.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 236.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 236.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 237.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 241.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 243.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 244.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 246.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9473 ; free virtual = 28905
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9473 ; free virtual = 28905
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9327 ; free virtual = 28766
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9325 ; free virtual = 28767
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:24) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (conv.c:8) in function 'conv_sum' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (conv.c:8) in function 'conv_sum.1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:27) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:34) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum.1' into 'Conv2_12x12x20_5x5x40_1_0' (conv.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:17)...79 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv2_12x12x20_5x5x40_1_0' (conv.c:46)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv1_28x28x1_5x5x20_1_0' (conv.c:17)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9302 ; free virtual = 28750
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1.1' (conv.c:58:15) in function 'Conv2_12x12x20_5x5x40_1_0' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:56:9) in function 'Conv2_12x12x20_5x5x40_1_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:55:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:54:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:27:8) in function 'Conv1_28x28x1_5x5x20_1_0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:26:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:25:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:8:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:24)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 668.020 ; gain = 298.203 ; free physical = 9272 ; free virtual = 28716
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_22', conv.c:11->conv.c:34) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.751ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_33_2_i', conv.c:11->conv.c:34) (3.36 ns)
	'add' operation ('tmp2', conv.c:11->conv.c:34) (3.02 ns)
	'add' operation ('tmp_130', conv.c:11->conv.c:34) (0 ns)
	'add' operation ('conv_sum_2_4_i', conv.c:11->conv.c:34) (4.37 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.64 seconds; current allocated memory: 211.246 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 212.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 212.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 212.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_18', conv.c:11->conv.c:64) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.751ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_33_2_i', conv.c:11->conv.c:64) (3.36 ns)
	'add' operation ('tmp2', conv.c:11->conv.c:64) (3.02 ns)
	'add' operation ('tmp_125', conv.c:11->conv.c:64) (0 ns)
	'add' operation ('conv_sum_2_4_i', conv.c:11->conv.c:64) (4.37 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 213.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 214.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 214.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 214.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:11) (3.36 ns)
	'add' operation ('tmp3', fc.c:11) (3.02 ns)
	'add' operation ('tmp2', fc.c:11) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 215.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 216.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_26', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_29', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_30', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', fc.c:28) to 'fc_sum' and 'call' operation ('tmp_20', fc.c:28) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 220.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 227.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 227.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 227.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_muleOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulfYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_muleOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 229.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 233.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9419 ; free virtual = 28852
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9419 ; free virtual = 28852
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9275 ; free virtual = 28713
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9268 ; free virtual = 28713
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:34) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9256 ; free virtual = 28704
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:8:6) in function 'conv_sum.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.2' (conv.c:8:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:27:8) in function 'Conv1_28x28x1_5x5x20_1_0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:26:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:25:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:51:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:24)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 676.020 ; gain = 306.203 ; free physical = 9217 ; free virtual = 28662
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.92 seconds; current allocated memory: 219.733 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 220.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 220.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 221.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 221.573 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 221.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 222.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 222.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 223.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 223.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 224.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_17', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 229.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 235.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 236.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 236.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 237.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 241.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 243.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 245.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 247.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 250.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 266.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulpcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 272.999 MB.
INFO: [RTMG 210-278] Implementing memory 'Conv1_28x28x1_5x5bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_conv1_ojbC_ram (RAM)' using block RAMs.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9794 ; free virtual = 28676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9794 ; free virtual = 28676
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9641 ; free virtual = 28536
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9637 ; free virtual = 28536
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:30) in function 'Conv1_28x28x1_5x5x20_1_0' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:35) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9615 ; free virtual = 28520
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:8:6) in function 'conv_sum.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.2' (conv.c:8:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:27:8) in function 'Conv1_28x28x1_5x5x20_1_0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:26:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:25:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:52:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:24)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 9566 ; free virtual = 28469
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 63.11 seconds; current allocated memory: 219.887 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 220.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 221.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 222.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 222.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 223.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 224.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 224.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_17', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 229.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 235.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 236.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 236.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 238.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 241.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 243.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 245.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 247.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 250.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 266.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulpcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 273.424 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9802 ; free virtual = 28692
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9802 ; free virtual = 28692
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9657 ; free virtual = 28553
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9654 ; free virtual = 28553
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:9) in function 'conv_sum' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:9) in function 'conv_sum.1' partially with a factor of 2.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9632 ; free virtual = 28538
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (conv.c:8:6) in function 'conv_sum.1' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (conv.c:8:6) in function 'conv_sum' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:53:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:23:24)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 684.016 ; gain = 314.203 ; free physical = 9581 ; free virtual = 28483
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_s', conv.c:12) (3.36 ns)
	'add' operation ('conv_sum_2', conv.c:12) (3.02 ns)
	'add' operation ('conv_sum_2_1', conv.c:12) (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.73 seconds; current allocated memory: 229.097 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 229.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 229.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 230.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 230.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 230.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_5', conv.c:12) (3.36 ns)
	'add' operation ('conv_sum_2', conv.c:12) (3.02 ns)
	'add' operation ('conv_sum_2_1', conv.c:12) (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 231.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 231.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 232.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 232.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 232.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 233.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 233.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 234.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_17', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 239.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 245.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 245.842 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 246.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muldEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 247.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5fYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 249.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 251.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muldEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 253.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 255.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 258.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 260.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 277.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d0' to 0.
WARNING: [RTGEN 206-101]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9791 ; free virtual = 28681
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9791 ; free virtual = 28681
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9646 ; free virtual = 28542
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9642 ; free virtual = 28542
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:35) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9621 ; free virtual = 28526
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:8:6) in function 'conv_sum.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.2' (conv.c:8:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:27:8) in function 'Conv1_28x28x1_5x5x20_1_0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:26:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:25:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:52:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:24)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:00:59 . Memory (MB): peak = 676.016 ; gain = 306.203 ; free physical = 9581 ; free virtual = 28484
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.44 seconds; current allocated memory: 219.717 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 220.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 221.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 221.554 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 221.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 222.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 222.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 222.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 223.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 223.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 224.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_17', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 229.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 235.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 235.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 236.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 237.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 241.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 243.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 245.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 247.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 250.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 266.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulpcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 272.972 MB.
INFO: [RTMG 210-278] Implementing memory 'Conv1_28x28x1_5x5bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_conv1_ojbC_ram (RAM)' using block RAMs.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9773 ; free virtual = 28668
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9773 ; free virtual = 28668
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9629 ; free virtual = 28529
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9626 ; free virtual = 28530
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:39) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9604 ; free virtual = 28514
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:8:6) in function 'conv_sum.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.2' (conv.c:8:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:31:8) in function 'Conv1_28x28x1_5x5x20_1_0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:30:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:29:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:56:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:24)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 625.812 ; gain = 256.000 ; free physical = 9548 ; free virtual = 28465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.22 seconds; current allocated memory: 219.829 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 220.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 221.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 221.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 222.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 222.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 222.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 223.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 223.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 224.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 224.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_17', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 229.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 235.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 236.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 236.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 238.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 241.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 243.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 245.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 247.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 250.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 266.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulpcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 273.094 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9736 ; free virtual = 28639
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9736 ; free virtual = 28639
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9575 ; free virtual = 28500
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9596 ; free virtual = 28500
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:39) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9574 ; free virtual = 28484
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:8:6) in function 'conv_sum.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.2' (conv.c:8:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:31:8) in function 'Conv1_28x28x1_5x5x20_1_0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:30:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:29:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:56:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:24)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 676.020 ; gain = 306.203 ; free physical = 9534 ; free virtual = 28441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.2 seconds; current allocated memory: 219.890 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 220.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 221.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 221.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 222.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 222.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 223.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 224.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_17', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 229.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 235.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 236.217 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 236.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 238.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 241.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 243.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 245.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 247.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 250.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 266.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulpcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 273.237 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9764 ; free virtual = 28659
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9764 ; free virtual = 28659
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9619 ; free virtual = 28519
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9615 ; free virtual = 28519
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:39) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9593 ; free virtual = 28503
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:8:6) in function 'conv_sum.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.2' (conv.c:8:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:31:8) in function 'Conv1_28x28x1_5x5x20_1_0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:30:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:29:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:58:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:24)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 625.812 ; gain = 256.000 ; free physical = 9548 ; free virtual = 28455
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MulnS' (conv.c:40) on 'add' operation ('sum', conv.c:39) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.68 seconds; current allocated memory: 219.980 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 220.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 221.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 221.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 221.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 222.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 222.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 222.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 223.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 224.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_17', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 229.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 235.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 236.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 236.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 238.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 241.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 243.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 245.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 247.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 250.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 266.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9802 ; free virtual = 28697
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9802 ; free virtual = 28697
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9657 ; free virtual = 28558
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9653 ; free virtual = 28558
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:40) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9630 ; free virtual = 28542
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:8:6) in function 'conv_sum.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.2' (conv.c:8:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:32:8) in function 'Conv1_28x28x1_5x5x20_1_0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:31:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:30:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:59:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:24)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:00:59 . Memory (MB): peak = 625.812 ; gain = 256.000 ; free physical = 9587 ; free virtual = 28494
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MulnS' (conv.c:41) on 'add' operation ('sum', conv.c:40) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MulnS' (conv.c:78) on 'add' operation ('sum', conv.c:77) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.55 seconds; current allocated memory: 220.005 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 221.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 221.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 221.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 222.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 222.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 223.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 224.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_17', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 229.558 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 235.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 236.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 236.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 238.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 241.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 243.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 245.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 247.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 250.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 266.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9807 ; free virtual = 28709
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9807 ; free virtual = 28709
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9669 ; free virtual = 28570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9666 ; free virtual = 28570
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:40) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9645 ; free virtual = 28554
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:8:6) in function 'conv_sum.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.2' (conv.c:8:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:32:8) in function 'Conv1_28x28x1_5x5x20_1_0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:31:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:30:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:59:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:24)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 9598 ; free virtual = 28506
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MulnS' (conv.c:41) on 'add' operation ('sum', conv.c:40) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MulnS' (conv.c:79) on 'add' operation ('sum', conv.c:78) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.63 seconds; current allocated memory: 219.990 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 221.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 221.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 221.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 222.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 222.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 223.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 224.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_17', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 229.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 235.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 236.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 236.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 238.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 241.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 243.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 245.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 247.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 250.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 266.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9853 ; free virtual = 28748
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9853 ; free virtual = 28748
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9707 ; free virtual = 28608
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9705 ; free virtual = 28609
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:34) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:41) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9683 ; free virtual = 28593
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:32:8) in function 'Conv1_28x28x1_5x5x20_1_0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:31:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:30:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:60:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 9637 ; free virtual = 28545
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MulnS' (conv.c:42) on 'add' operation ('sum', conv.c:41) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MulnS' (conv.c:80) on 'add' operation ('sum', conv.c:79) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv.c:38) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:38) of variable 'input_load_3', conv.c:38 on array 'matrix_sum', conv.c:22 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.67 seconds; current allocated memory: 220.346 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 221.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 221.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 221.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 222.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 223.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 223.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 223.722 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 224.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 224.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_15', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_14', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_14', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_14', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_14', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_14', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_14', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_14', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_14', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_15', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_14', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_14', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_14', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_14', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_14', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_14', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_15', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_14', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_15', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_14', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_14', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_23', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_14', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_24', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_14', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_25', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_14', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_25', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_14', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_25', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_14', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_25', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_14', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_25', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_14', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 230.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 236.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 236.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 237.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 239.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 242.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 245.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 246.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 249.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 251.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 268.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9854 ; free virtual = 28737
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9854 ; free virtual = 28737
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9710 ; free virtual = 28598
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9689 ; free virtual = 28598
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:40) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9712 ; free virtual = 28614
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:8:6) in function 'conv_sum.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.2' (conv.c:8:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:32:8) in function 'Conv1_28x28x1_5x5x20_1_0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:31:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:30:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:59:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:8:24)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:01:00 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 9670 ; free virtual = 28565
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MulnS' (conv.c:41) on 'add' operation ('sum', conv.c:40) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MulnS' (conv.c:78) on 'add' operation ('sum', conv.c:77) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.45 seconds; current allocated memory: 220.004 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 220.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 221.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 221.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 221.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 222.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 222.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 222.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 223.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 224.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_17', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 229.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 235.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 236.323 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 236.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 238.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 241.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 243.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 245.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 247.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 250.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 266.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9969 ; free virtual = 28852
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9969 ; free virtual = 28852
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9824 ; free virtual = 28713
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9819 ; free virtual = 28713
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9796 ; free virtual = 28697
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:8:6) in function 'conv_sum.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:8:6) in function 'conv_sum'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:59:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:23:24)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 625.812 ; gain = 256.000 ; free physical = 9744 ; free virtual = 28641
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MulnS' (conv.c:12) on 'add' operation ('conv_sum', conv.c:11) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MulnS' (conv.c:12) on 'add' operation ('conv_sum', conv.c:11) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 65.46 seconds; current allocated memory: 229.042 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 229.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 229.767 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 230.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 230.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 230.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 231.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 231.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 231.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 232.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 232.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 232.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 233.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 234.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_13', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_13', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_13', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_13', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_18', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_23', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_23', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_23', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_23', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_23', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 238.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 245.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 245.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 246.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muldEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muldEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 247.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 248.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 250.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muldEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 253.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 255.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 257.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 259.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 276.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10040 ; free virtual = 28923
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10040 ; free virtual = 28923
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9798 ; free virtual = 28711
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9583 ; free virtual = 28552
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9521 ; free virtual = 28529
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:8:6) in function 'conv_sum.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:8:6) in function 'conv_sum'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:59:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:23:24)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 625.812 ; gain = 256.000 ; free physical = 9535 ; free virtual = 28515
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MulnS' (conv.c:12) on 'add' operation ('conv_sum', conv.c:11) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MulnS' (conv.c:12) on 'add' operation ('conv_sum', conv.c:11) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 67.67 seconds; current allocated memory: 229.038 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 229.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 229.763 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 230.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 230.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 230.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 231.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 231.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 231.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 232.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 232.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 232.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 233.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 234.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_13', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_13', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_13', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_13', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_18', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_23', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_23', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_23', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_23', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_23', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 238.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 245.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 245.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 246.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muldEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muldEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 247.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 248.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 250.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muldEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 253.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 255.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 257.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 259.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 276.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9702 ; free virtual = 28685
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9702 ; free virtual = 28685
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9528 ; free virtual = 28531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9536 ; free virtual = 28556
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9489 ; free virtual = 28509
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:8:6) in function 'conv_sum.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:8:6) in function 'conv_sum'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:59:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:23:24)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 9408 ; free virtual = 28431
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul' (conv.c:12) on 'add' operation ('conv_sum', conv.c:11) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul' (conv.c:12) on 'add' operation ('conv_sum', conv.c:11) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 70.5 seconds; current allocated memory: 229.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 229.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 229.762 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 230.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 230.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 230.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 231.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 231.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 231.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 232.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 232.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 232.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 233.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 234.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_13', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_13', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_13', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_13', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_18', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_23', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_23', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_23', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_23', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_23', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_12', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 238.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 245.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 245.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 246.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muldEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muldEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 247.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 248.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 250.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muldEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 253.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 255.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 257.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 259.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 276.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9828 ; free virtual = 28836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9828 ; free virtual = 28836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9683 ; free virtual = 28696
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9682 ; free virtual = 28696
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:43) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9659 ; free virtual = 28680
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:9:6) in function 'conv_sum.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.2' (conv.c:9:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:35:8) in function 'Conv1_28x28x1_5x5x20_1_0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:34:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:33:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:61:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:9:24)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 625.812 ; gain = 256.000 ; free physical = 9612 ; free virtual = 28632
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.76 seconds; current allocated memory: 219.936 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 221.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 221.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 221.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 222.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 222.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 222.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 223.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 224.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_17', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 229.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 236.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 236.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 236.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_3_1' to 'lenet_cnn_mul_16seOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16seOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 238.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 241.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16seOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 243.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 245.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 247.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 250.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 267.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulpcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 273.417 MB.
INFO: [RTMG 210-282]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9873 ; free virtual = 28888
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9873 ; free virtual = 28888
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9729 ; free virtual = 28750
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9718 ; free virtual = 28749
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:35) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (conv.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:38) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9711 ; free virtual = 28734
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:9:6) in function 'conv_sum.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:34:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:33:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:61:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:25:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 9656 ; free virtual = 28678
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_16', conv.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 40.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 63.01 seconds; current allocated memory: 233.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 235.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6' and 'store' operation (conv.c:40) of variable 'input_load', conv.c:40 on array 'matrix_sum', conv.c:25.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 39 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 40, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6' and 'store' operation (conv.c:40) of variable 'input_load', conv.c:40 on array 'matrix_sum', conv.c:25.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:40) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:40) of variable 'input_load_13', conv.c:40 on array 'matrix_sum', conv.c:25 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 65, Depth = 68.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.34 seconds; current allocated memory: 236.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 237.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 238.183 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 238.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 238.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 239.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 239.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 239.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 240.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 240.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 241.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 242.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_44', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_44', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_44', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_44', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_49', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_52', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_53', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_54', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_54', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_54', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_54', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_54', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 246.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 253.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 253.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 254.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_3_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 256.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 263.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 268.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 270.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 272.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 274.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9884 ; free virtual = 28920
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9884 ; free virtual = 28920
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9748 ; free virtual = 28781
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9758 ; free virtual = 28781
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:71) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:35) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (conv.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (conv.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:75) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:76) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:38) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv2_12x12x20_5x5x40_1_0' (conv.c:56)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9736 ; free virtual = 28763
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:70:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:69:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:34:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:33:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:61:9)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:25:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:26 ; elapsed = 00:01:26 . Memory (MB): peak = 753.816 ; gain = 384.000 ; free physical = 9595 ; free virtual = 28616
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_16', conv.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 40.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 86.85 seconds; current allocated memory: 358.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 359.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6' and 'store' operation (conv.c:40) of variable 'input_load', conv.c:40 on array 'matrix_sum', conv.c:25.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 39 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 40, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6' and 'store' operation (conv.c:40) of variable 'input_load', conv.c:40 on array 'matrix_sum', conv.c:25.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_503', conv.c:40) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:40) of variable 'input_load_512', conv.c:40 on array 'matrix_sum', conv.c:25 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 65, Depth = 68.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.44 seconds; current allocated memory: 361.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 362.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 362.818 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 363.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_36', conv.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 30.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 364.267 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 365.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17' and 'store' operation (conv.c:78) of variable 'input_load', conv.c:78 on array 'matrix_sum', conv.c:61.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17' and 'store' operation (conv.c:78) of variable 'input_load', conv.c:78 on array 'matrix_sum', conv.c:61.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17' and 'store' operation (conv.c:78) of variable 'input_load', conv.c:78 on array 'matrix_sum', conv.c:61.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'store' operation (conv.c:78) of variable 'input_load_50', conv.c:78 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 144, distance = 1, offset = 1)
   between 'store' operation (conv.c:78) of variable 'input_load_125', conv.c:78 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 200, distance = 1, offset = 1)
   between 'store' operation (conv.c:78) of variable 'input_load_175', conv.c:78 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 228, distance = 1, offset = 1)
   between 'store' operation (conv.c:78) of variable 'input_load_200', conv.c:78 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'store' operation (conv.c:78) of variable 'input_load_200', conv.c:78 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'store' operation (conv.c:78) of variable 'input_load_225', conv.c:78 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'store' operation (conv.c:78) of variable 'input_load_225', conv.c:78 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'store' operation (conv.c:78) of variable 'input_load_225', conv.c:78 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'store' operation (conv.c:78) of variable 'input_load_225', conv.c:78 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 90.06 seconds; current allocated memory: 377.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.32 seconds; current allocated memory: 395.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.12 seconds; current allocated memory: 396.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 396.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 397.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 397.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 402.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 408.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 409.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 410.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_3_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 413.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 420.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 424.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 428.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 4.21 seconds; current allocated memory: 470.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 5.31 seconds; current allocated memory: 511.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 514.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 530.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9913 ; free virtual = 28959
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 9913 ; free virtual = 28959
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9768 ; free virtual = 28819
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9762 ; free virtual = 28819
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (conv.c:70) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:35) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (conv.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (conv.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (conv.c:72) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:75) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:76) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:77) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:38) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9979 ; free virtual = 29017
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 9979 ; free virtual = 29017
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9834 ; free virtual = 28878
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9829 ; free virtual = 28877
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (conv.c:70) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:35) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (conv.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (conv.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (conv.c:72) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:75) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:76) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:77) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:38) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv2_12x12x20_5x5x40_1_0' (conv.c:56)...312 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:30 ; elapsed = 00:01:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9810 ; free virtual = 28860
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:69:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:34:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:33:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:61:9)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:25:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:11:58 ; elapsed = 00:12:00 . Memory (MB): peak = 7537.816 ; gain = 7168.000 ; free physical = 2834 ; free virtual = 21886
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_16', conv.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 40.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 743.74 seconds; current allocated memory: 3.000 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 3.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6' and 'store' operation (conv.c:40) of variable 'input_load', conv.c:40 on array 'matrix_sum', conv.c:25.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 39 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 40, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6' and 'store' operation (conv.c:40) of variable 'input_load', conv.c:40 on array 'matrix_sum', conv.c:25.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4003', conv.c:40) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10010 ; free virtual = 29057
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10010 ; free virtual = 29057
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9854 ; free virtual = 28918
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9858 ; free virtual = 28918
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:71) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:35) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (conv.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (conv.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:75) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:76) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:77) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:38) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv2_12x12x20_5x5x40_1_0' (conv.c:56)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9827 ; free virtual = 28902
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:70:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:69:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:34:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:33:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:61:9)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:25:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:25 ; elapsed = 00:01:26 . Memory (MB): peak = 753.812 ; gain = 384.000 ; free physical = 9697 ; free virtual = 28757
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_16', conv.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 40.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 86.38 seconds; current allocated memory: 358.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 359.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6' and 'store' operation (conv.c:40) of variable 'input_load', conv.c:40 on array 'matrix_sum', conv.c:25.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 39 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 40, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6' and 'store' operation (conv.c:40) of variable 'input_load', conv.c:40 on array 'matrix_sum', conv.c:25.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_503', conv.c:40) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:40) of variable 'input_load_512', conv.c:40 on array 'matrix_sum', conv.c:25 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 65, Depth = 68.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.55 seconds; current allocated memory: 361.169 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 362.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 362.843 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 363.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_36', conv.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 30.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 364.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 365.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17' and 'store' operation (conv.c:79) of variable 'input_load', conv.c:79 on array 'matrix_sum', conv.c:61.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17' and 'store' operation (conv.c:79) of variable 'input_load', conv.c:79 on array 'matrix_sum', conv.c:61.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17' and 'store' operation (conv.c:79) of variable 'input_load', conv.c:79 on array 'matrix_sum', conv.c:61.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'store' operation (conv.c:79) of variable 'input_load_50', conv.c:79 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 144, distance = 1, offset = 1)
   between 'store' operation (conv.c:79) of variable 'input_load_125', conv.c:79 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 200, distance = 1, offset = 1)
   between 'store' operation (conv.c:79) of variable 'input_load_175', conv.c:79 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 228, distance = 1, offset = 1)
   between 'store' operation (conv.c:79) of variable 'input_load_200', conv.c:79 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'store' operation (conv.c:79) of variable 'input_load_200', conv.c:79 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'store' operation (conv.c:79) of variable 'input_load_225', conv.c:79 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'store' operation (conv.c:79) of variable 'input_load_225', conv.c:79 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'store' operation (conv.c:79) of variable 'input_load_225', conv.c:79 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'store' operation (conv.c:79) of variable 'input_load_225', conv.c:79 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 92.43 seconds; current allocated memory: 377.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.3 seconds; current allocated memory: 395.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.1 seconds; current allocated memory: 396.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 396.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 397.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 397.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 402.475 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 408.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 409.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 410.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_3_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 413.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 420.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 424.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 428.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 4.18 seconds; current allocated memory: 470.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 5.31 seconds; current allocated memory: 511.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 514.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 530.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10040 ; free virtual = 29089
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10040 ; free virtual = 29089
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9895 ; free virtual = 28949
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9900 ; free virtual = 28959
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:73) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:35) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (conv.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (conv.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:75) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:76) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:38) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 9866 ; free virtual = 28944
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv.c:71:9) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:70:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:69:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:34:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:33:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:61:6)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:25:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 684.016 ; gain = 314.203 ; free physical = 9833 ; free virtual = 28894
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_16', conv.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 40.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.98 seconds; current allocated memory: 237.619 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 238.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6' and 'store' operation (conv.c:40) of variable 'input_load', conv.c:40 on array 'matrix_sum', conv.c:25.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 39 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 40, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6' and 'store' operation (conv.c:40) of variable 'input_load', conv.c:40 on array 'matrix_sum', conv.c:25.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_28', conv.c:40) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:40) of variable 'input_load_37', conv.c:40 on array 'matrix_sum', conv.c:25 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 65, Depth = 68.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.35 seconds; current allocated memory: 240.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 241.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 241.900 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 242.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_17', conv.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 30.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 243.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 244.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17' and 'store' operation (conv.c:78) of variable 'input_load', conv.c:78 on array 'matrix_sum', conv.c:61.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17' and 'store' operation (conv.c:78) of variable 'input_load', conv.c:78 on array 'matrix_sum', conv.c:61.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:80) to 'conv_sum.17' and 'store' operation (conv.c:78) of variable 'input_load', conv.c:78 on array 'matrix_sum', conv.c:61.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:78) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:78) of variable 'input_load_13', conv.c:78 on array 'matrix_sum', conv.c:61 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 55, Depth = 58.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.63 seconds; current allocated memory: 246.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 247.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 247.811 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 248.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 248.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 249.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 254.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 260.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 260.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 261.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_3_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 264.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 271.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 275.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 279.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 286.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 291.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 294.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 310.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.934 ; gain = 0.113 ; free physical = 10089 ; free virtual = 29135
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.934 ; gain = 0.113 ; free physical = 10089 ; free virtual = 29135
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.820 ; gain = 192.000 ; free physical = 9944 ; free virtual = 28995
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.820 ; gain = 192.000 ; free physical = 9937 ; free virtual = 28994
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (conv.c:9) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:24).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (conv.c:9) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:76) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:77) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:38) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:39) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:11) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:11) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:11:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 561.820 ; gain = 192.000 ; free physical = 9907 ; free virtual = 28980
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv.c:72:9) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:71:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:70:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:35:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:34:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:62:6)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:26:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 684.023 ; gain = 314.203 ; free physical = 9871 ; free virtual = 28930
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_16', conv.c:13) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 40.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.49 seconds; current allocated memory: 237.615 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 238.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6' and 'store' operation (conv.c:41) of variable 'input_load', conv.c:41 on array 'matrix_sum', conv.c:26.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 39 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 40, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6' and 'store' operation (conv.c:41) of variable 'input_load', conv.c:41 on array 'matrix_sum', conv.c:26.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_28', conv.c:41) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:41) of variable 'input_load_37', conv.c:41 on array 'matrix_sum', conv.c:26 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 65, Depth = 68.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.36 seconds; current allocated memory: 240.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 241.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 241.897 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 242.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_17', conv.c:13) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 30.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 243.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 244.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17' and 'store' operation (conv.c:79) of variable 'input_load', conv.c:79 on array 'matrix_sum', conv.c:62.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17' and 'store' operation (conv.c:79) of variable 'input_load', conv.c:79 on array 'matrix_sum', conv.c:62.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17' and 'store' operation (conv.c:79) of variable 'input_load', conv.c:79 on array 'matrix_sum', conv.c:62.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:79) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:79) of variable 'input_load_13', conv.c:79 on array 'matrix_sum', conv.c:62 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 55, Depth = 58.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.67 seconds; current allocated memory: 246.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 247.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 247.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 248.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 248.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 249.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 254.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 260.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 260.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 261.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_3_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 264.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 271.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 275.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 279.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 286.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 291.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 294.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 310.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: ==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.934 ; gain = 0.113 ; free physical = 10126 ; free virtual = 29165
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.934 ; gain = 0.113 ; free physical = 10126 ; free virtual = 29165
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.820 ; gain = 192.000 ; free physical = 9981 ; free virtual = 29025
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.820 ; gain = 192.000 ; free physical = 9984 ; free virtual = 29033
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:76) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:77) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:38) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:39) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:11) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:11) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:11:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 561.820 ; gain = 192.000 ; free physical = 9966 ; free virtual = 29027
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv.c:72:9) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:71:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:70:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:35:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:34:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:62:6)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:26:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 684.023 ; gain = 314.203 ; free physical = 9926 ; free virtual = 28977
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_16', conv.c:13) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 40.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.39 seconds; current allocated memory: 237.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 238.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6' and 'store' operation (conv.c:41) of variable 'input_load', conv.c:41 on array 'matrix_sum', conv.c:26.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 39 is infeasible due to multiple pipeline iteration latency = 40 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 40, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:44) to 'conv_sum6' and 'store' operation (conv.c:41) of variable 'input_load', conv.c:41 on array 'matrix_sum', conv.c:26.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_28', conv.c:41) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:41) of variable 'input_load_37', conv.c:41 on array 'matrix_sum', conv.c:26 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 65, Depth = 68.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.35 seconds; current allocated memory: 240.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 241.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 241.897 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 242.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_17', conv.c:13) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 30.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 243.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 244.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17' and 'store' operation (conv.c:79) of variable 'input_load', conv.c:79 on array 'matrix_sum', conv.c:62.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17' and 'store' operation (conv.c:79) of variable 'input_load', conv.c:79 on array 'matrix_sum', conv.c:62.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 30 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:81) to 'conv_sum.17' and 'store' operation (conv.c:79) of variable 'input_load', conv.c:79 on array 'matrix_sum', conv.c:62.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:79) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:79) of variable 'input_load_13', conv.c:79 on array 'matrix_sum', conv.c:62 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 55, Depth = 58.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.61 seconds; current allocated memory: 246.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 247.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 247.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 248.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 248.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 249.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 254.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 260.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 260.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 261.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_3_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 264.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 271.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 275.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 279.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 286.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 291.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 294.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 310.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: ==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10160 ; free virtual = 29199
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10160 ; free virtual = 29199
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10014 ; free virtual = 29059
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10009 ; free virtual = 29059
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:72) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:34) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:75) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9986 ; free virtual = 29043
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv.c:70:9) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:69:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:68:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:33:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:32:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:60:6)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 9939 ; free virtual = 28990
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_16', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 41.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.69 seconds; current allocated memory: 237.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 239.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 41 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 41 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 41 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 41 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 41 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 41 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 41 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 41 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 41 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 41 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 41 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 41 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 41 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 39 is infeasible due to multiple pipeline iteration latency = 41 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 40 is infeasible due to multiple pipeline iteration latency = 41 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 41, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_28', conv.c:39) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:39) of variable 'input_load_37', conv.c:39 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 66, Depth = 69.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.34 seconds; current allocated memory: 240.357 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 241.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 241.982 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 242.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_17', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 31.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 243.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 244.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17' and 'store' operation (conv.c:77) of variable 'input_load', conv.c:77 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 31 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 31 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 31 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 31 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 31 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 31 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 31 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 31 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 31 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 31 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 31 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 31 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17' and 'store' operation (conv.c:77) of variable 'input_load', conv.c:77 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 31 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 31 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 31 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 31 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17' and 'store' operation (conv.c:77) of variable 'input_load', conv.c:77 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:77) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:77) of variable 'input_load_13', conv.c:77 on array 'matrix_sum', conv.c:60 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 56, Depth = 59.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.59 seconds; current allocated memory: 246.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 247.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 247.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 248.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 249.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 249.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 254.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 260.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 261.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 261.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_4_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 264.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 271.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 276.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 279.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 286.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 292.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 294.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 311.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10157 ; free virtual = 29205
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10157 ; free virtual = 29205
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10022 ; free virtual = 29075
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10019 ; free virtual = 29076
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:72) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:34) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:75) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9984 ; free virtual = 29060
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv.c:70:9) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:69:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:68:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:33:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:32:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:60:6)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 684.020 ; gain = 314.203 ; free physical = 9950 ; free virtual = 29009
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_16', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.73 seconds; current allocated memory: 237.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 238.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_28', conv.c:39) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:39) of variable 'input_load_37', conv.c:39 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 67.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.13 seconds; current allocated memory: 240.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 241.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 241.818 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 242.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_17', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 243.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 244.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17' and 'store' operation (conv.c:77) of variable 'input_load', conv.c:77 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17' and 'store' operation (conv.c:77) of variable 'input_load', conv.c:77 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17' and 'store' operation (conv.c:77) of variable 'input_load', conv.c:77 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:77) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:77) of variable 'input_load_13', conv.c:77 on array 'matrix_sum', conv.c:60 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 54, Depth = 57.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.61 seconds; current allocated memory: 245.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 247.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 247.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 247.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 248.696 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 249.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 254.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 260.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 260.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 261.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_2_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 264.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 271.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 275.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 279.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 286.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 291.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 294.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 310.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10217 ; free virtual = 29264
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10217 ; free virtual = 29264
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10072 ; free virtual = 29125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10067 ; free virtual = 29125
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:34) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:76) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10035 ; free virtual = 29109
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (conv.c:72:15) in function 'Conv2_12x12x20_5x5x40_1_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:70:9) in function 'Conv2_12x12x20_5x5x40_1_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:69:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:68:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:33:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:32:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:60:26)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 684.020 ; gain = 314.203 ; free physical = 9983 ; free virtual = 29058
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_16', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.19 seconds; current allocated memory: 234.072 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 235.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_8', conv.c:39) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:39) of variable 'input_load_17', conv.c:39 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 67.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.02 seconds; current allocated memory: 236.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 237.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 238.303 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 238.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 239.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 239.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'conv_sum.17' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 239.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 240.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 240.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 241.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 241.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 242.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_44', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_44', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_44', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_44', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_49', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_52', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_53', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_54', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_54', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_54', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_54', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_54', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 247.171 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 253.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 253.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 254.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_2_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 257.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 264.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 268.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 270.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 273.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 275.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10530 ; free virtual = 29461
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10530 ; free virtual = 29461
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10385 ; free virtual = 29322
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10380 ; free virtual = 29323
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:34) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10343 ; free virtual = 29307
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (conv.c:74:12) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (conv.c:72:15) in function 'Conv2_12x12x20_5x5x40_1_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:70:9) in function 'Conv2_12x12x20_5x5x40_1_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:69:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:68:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:33:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:32:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:60:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:01:00 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 10306 ; free virtual = 29250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_16', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.51 seconds; current allocated memory: 233.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 235.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:39) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:39) of variable 'input_load_13', conv.c:39 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 67.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.02 seconds; current allocated memory: 236.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 237.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 238.088 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 238.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 238.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 239.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'conv_sum.17' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 239.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 240.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 240.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 240.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 241.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 242.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_44', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_44', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_44', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_44', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_49', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_52', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_53', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_54', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_54', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_54', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_54', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_54', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_43', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 246.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 253.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 253.462 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 254.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_2_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 256.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 263.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 268.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 270.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 272.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 274.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10562 ; free virtual = 29494
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10562 ; free virtual = 29494
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10417 ; free virtual = 29354
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10411 ; free virtual = 29354
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:72) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:34) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:75) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10383 ; free virtual = 29345
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv.c:70:9) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:69:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:68:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:33:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:32:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:60:6)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 10344 ; free virtual = 29288
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_16', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.97 seconds; current allocated memory: 237.623 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 238.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_28', conv.c:39) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:39) of variable 'input_load_37', conv.c:39 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 67.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.05 seconds; current allocated memory: 240.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 241.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 241.805 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 242.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_17', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 243.261 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 244.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:76) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:76) of variable 'input_load_13', conv.c:76 on array 'matrix_sum', conv.c:60 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 54, Depth = 57.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.6 seconds; current allocated memory: 245.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 247.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 247.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 247.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 248.696 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 249.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 254.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 260.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 260.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 261.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_2_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 264.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 271.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 275.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 279.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 286.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 291.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 294.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 310.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10583 ; free virtual = 29516
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10583 ; free virtual = 29516
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10439 ; free virtual = 29377
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10423 ; free virtual = 29377
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:70) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:34) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:73) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:75) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv2_12x12x20_5x5x40_1_0' (conv.c:55)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10410 ; free virtual = 29361
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:69:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:68:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:33:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:32:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:60:9)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:25 ; elapsed = 00:01:26 . Memory (MB): peak = 753.816 ; gain = 384.000 ; free physical = 10272 ; free virtual = 29217
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_16', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 86.65 seconds; current allocated memory: 358.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 359.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_503', conv.c:39) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:39) of variable 'input_load_512', conv.c:39 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 67.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.11 seconds; current allocated memory: 361.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 362.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 362.738 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 363.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_36', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 364.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 365.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_50', conv.c:76 on array 'matrix_sum', conv.c:60 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_125', conv.c:76 on array 'matrix_sum', conv.c:60 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 200, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_175', conv.c:76 on array 'matrix_sum', conv.c:60 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 228, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_200', conv.c:76 on array 'matrix_sum', conv.c:60 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_225', conv.c:76 on array 'matrix_sum', conv.c:60 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_225', conv.c:76 on array 'matrix_sum', conv.c:60 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_225', conv.c:76 on array 'matrix_sum', conv.c:60 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_225', conv.c:76 on array 'matrix_sum', conv.c:60 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_225', conv.c:76 on array 'matrix_sum', conv.c:60 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 90.51 seconds; current allocated memory: 376.842 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.21 seconds; current allocated memory: 394.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.11 seconds; current allocated memory: 395.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 395.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 396.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 397.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 401.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 408.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 408.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 409.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_2_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 412.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 419.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 424.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 427.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 4.21 seconds; current allocated memory: 469.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 5.31 seconds; current allocated memory: 510.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 513.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 529.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10649 ; free virtual = 29590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10649 ; free virtual = 29590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10505 ; free virtual = 29453
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10501 ; free virtual = 29454
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (conv.c:70) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:34) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (conv.c:72) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:76) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:77) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10704 ; free virtual = 29646
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10704 ; free virtual = 29646
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10560 ; free virtual = 29508
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10562 ; free virtual = 29515
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:72) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:34) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:75) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10530 ; free virtual = 29498
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv.c:70:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:69:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:68:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:33:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:32:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:60:5)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [XFORM 203-531] Rewinding loop in function 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 684.016 ; gain = 314.203 ; free physical = 10494 ; free virtual = 29448
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_16', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.3 seconds; current allocated memory: 237.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 239.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_28', conv.c:39) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:39) of variable 'input_load_37', conv.c:39 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 67.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.05 seconds; current allocated memory: 240.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 241.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 242.003 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 242.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_20', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 243.463 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 244.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:76) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:76) of variable 'input_load_13', conv.c:76 on array 'matrix_sum', conv.c:60 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 54, Depth = 57.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.54 seconds; current allocated memory: 247.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 249.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 249.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 250.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 250.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 251.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 256.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 262.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 262.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 263.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_2_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 266.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 273.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 277.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 281.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 288.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 294.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 297.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 313.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10732 ; free virtual = 29672
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10732 ; free virtual = 29672
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10587 ; free virtual = 29532
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10582 ; free virtual = 29533
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:72) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:34) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:75) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10556 ; free virtual = 29522
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv.c:70:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:69:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:68:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:33:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:32:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:60:5)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [XFORM 203-531] Rewinding loop in function 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 684.020 ; gain = 314.203 ; free physical = 10517 ; free virtual = 29472
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_16', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.74 seconds; current allocated memory: 237.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 239.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_28', conv.c:39) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:39) of variable 'input_load_37', conv.c:39 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 67.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.01 seconds; current allocated memory: 240.360 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 241.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 242.003 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 242.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_17', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 243.462 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 244.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:76) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:76) of variable 'input_load_13', conv.c:76 on array 'matrix_sum', conv.c:60 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 54, Depth = 57.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.48 seconds; current allocated memory: 247.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 249.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 249.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 250.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 250.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 251.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 256.134 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 262.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 262.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 263.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_2_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 266.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 273.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 277.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 281.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 288.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 294.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 297.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 313.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10754 ; free virtual = 29694
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10754 ; free virtual = 29694
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10607 ; free virtual = 29552
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10601 ; free virtual = 29553
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:72) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:34) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:75) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10561 ; free virtual = 29537
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv.c:70:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:69:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:68:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:33:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:32:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:60:5)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 625.812 ; gain = 256.000 ; free physical = 10528 ; free virtual = 29481
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_16', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.43 seconds; current allocated memory: 237.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 238.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_28', conv.c:39) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:39) of variable 'input_load_37', conv.c:39 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 67.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.99 seconds; current allocated memory: 240.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 241.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 241.791 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 242.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_17', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 243.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 244.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:76) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:76) of variable 'input_load_12', conv.c:76 on array 'matrix_sum', conv.c:60 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 42, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 245.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 247.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 247.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 247.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 248.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 249.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 253.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 260.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 260.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 261.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_2_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 264.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 271.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 275.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 279.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 285.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 291.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 293.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 310.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10761 ; free virtual = 29702
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10761 ; free virtual = 29702
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10616 ; free virtual = 29562
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10610 ; free virtual = 29562
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:72) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:34) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:75) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10576 ; free virtual = 29543
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv.c:70:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:69:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:68:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:33:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:32:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:60:5)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 10532 ; free virtual = 29485
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_16', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.31 seconds; current allocated memory: 237.596 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 238.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_28', conv.c:39) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:39) of variable 'input_load_37', conv.c:39 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 67.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.05 seconds; current allocated memory: 240.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 241.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 241.778 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 242.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_17', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 243.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 244.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:76) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:76) of variable 'input_load_12', conv.c:76 on array 'matrix_sum', conv.c:60 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 42, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 245.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 247.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 247.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 247.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 248.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 249.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 253.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 260.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 260.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 261.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_2_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 264.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 270.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 275.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 279.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 285.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 291.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 293.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 310.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10758 ; free virtual = 29699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10758 ; free virtual = 29699
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10613 ; free virtual = 29559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10608 ; free virtual = 29560
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:72) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:34) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:75) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10584 ; free virtual = 29543
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv.c:70:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:69:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:68:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:33:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:32:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:60:5)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 684.016 ; gain = 314.203 ; free physical = 10540 ; free virtual = 29493
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_16', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.47 seconds; current allocated memory: 237.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 238.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_28', conv.c:39) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:39) of variable 'input_load_37', conv.c:39 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 67.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.03 seconds; current allocated memory: 240.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 241.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 241.732 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 242.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_17', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 243.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 244.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:76) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:76) of variable 'input_load_12', conv.c:76 on array 'matrix_sum', conv.c:60 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 42, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 245.790 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 246.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 247.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 247.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 248.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 249.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 253.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 260.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 260.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 261.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_2_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 264.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 270.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 275.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 279.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 285.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 290.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 293.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 309.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10754 ; free virtual = 29695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10754 ; free virtual = 29695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10596 ; free virtual = 29556
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10604 ; free virtual = 29556
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:25) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:71) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:34) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:28) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:73) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:24) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:46) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10573 ; free virtual = 29540
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:43:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:43:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:41:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:40:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:39:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:21:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:19:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:18:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:17:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv.c:69:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:68:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:67:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:33:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:32:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:60:5)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 10531 ; free virtual = 29484
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_16', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.78 seconds; current allocated memory: 237.580 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 238.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_28', conv.c:39) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:39) of variable 'input_load_37', conv.c:39 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 67.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.01 seconds; current allocated memory: 240.167 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 241.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 241.807 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 242.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_17', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 243.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 244.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17' and 'store' operation (conv.c:75) of variable 'input_load', conv.c:75 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17' and 'store' operation (conv.c:75) of variable 'input_load', conv.c:75 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17' and 'store' operation (conv.c:75) of variable 'input_load', conv.c:75 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:75) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:75) of variable 'input_load_12', conv.c:75 on array 'matrix_sum', conv.c:60 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 42, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 245.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 247.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 247.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 247.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 248.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 249.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:29) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:29) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 253.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 260.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:48->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:48->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:48->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:48->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 260.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 261.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_2_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 264.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 271.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 275.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 279.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 285.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 291.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 293.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 310.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10713 ; free virtual = 29252
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10713 ; free virtual = 29252
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10568 ; free virtual = 29113
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:26) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10559 ; free virtual = 29113
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:27) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:71) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:34) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:30) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:73) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:26) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10538 ; free virtual = 29096
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:47:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:48:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:46:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:45:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:44:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:23:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:21:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:20:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:19:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv.c:69:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:68:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:67:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:33:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:32:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:60:5)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 10487 ; free virtual = 29040
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_16', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.91 seconds; current allocated memory: 237.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 239.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_28', conv.c:39) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:39) of variable 'input_load_37', conv.c:39 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 67.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.09 seconds; current allocated memory: 240.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 241.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 241.971 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 242.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_17', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 243.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 244.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17' and 'store' operation (conv.c:75) of variable 'input_load', conv.c:75 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17' and 'store' operation (conv.c:75) of variable 'input_load', conv.c:75 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17' and 'store' operation (conv.c:75) of variable 'input_load', conv.c:75 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:75) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:75) of variable 'input_load_12', conv.c:75 on array 'matrix_sum', conv.c:60 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 42, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 246.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 247.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 247.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 248.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 248.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 249.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:31) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:31) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:31) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:31) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:31) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:31) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:31) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:31) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:31) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:31) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:31) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:31) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:31) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:31) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:31) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:31) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:31) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:31) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:31) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:31) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:31) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:31) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:31) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:31) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:31) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:31) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:31) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:31) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:31) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:31) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:31) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:31) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:31) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:31) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:31) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:31) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 254.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 260.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (10.439ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_67_i', fc.c:52->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('sum', fc.c:52->lenet_cnn_float.c:96) (3.02 ns)
	'select' operation ('storemerge_i', fc.c:57->lenet_cnn_float.c:96) (0.805 ns)
	'store' operation (fc.c:56->lenet_cnn_float.c:96) of variable 'storemerge_i', fc.c:57->lenet_cnn_float.c:96 on array 'output_r' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 260.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10743 ; free virtual = 29287
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10743 ; free virtual = 29287
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10598 ; free virtual = 29148
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:26) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10589 ; free virtual = 29147
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:26) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:71) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:34) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:29) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:73) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:26) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10561 ; free virtual = 29132
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:45:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:48:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:46:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:45:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:44:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:23:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:21:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:20:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:19:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv.c:69:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:68:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:67:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:33:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:32:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:60:5)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 625.812 ; gain = 256.000 ; free physical = 10519 ; free virtual = 29076
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_16', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.54 seconds; current allocated memory: 237.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 238.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_28', conv.c:39) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:39) of variable 'input_load_37', conv.c:39 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 67.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.05 seconds; current allocated memory: 240.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 241.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 241.874 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 242.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_17', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 243.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 244.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17' and 'store' operation (conv.c:75) of variable 'input_load', conv.c:75 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17' and 'store' operation (conv.c:75) of variable 'input_load', conv.c:75 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17' and 'store' operation (conv.c:75) of variable 'input_load', conv.c:75 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:75) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:75) of variable 'input_load_12', conv.c:75 on array 'matrix_sum', conv.c:60 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 42, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 245.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 247.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 247.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 247.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 248.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 249.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 254.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 260.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:50->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:50->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:50->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:50->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 260.776 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10782 ; free virtual = 29326
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10782 ; free virtual = 29326
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10637 ; free virtual = 29187
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10632 ; free virtual = 29188
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:26) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:71) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:34) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:29) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:73) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10600 ; free virtual = 29171
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:45:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:47:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:45:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:44:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:43:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:22:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:20:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:19:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:18:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv.c:69:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:68:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:67:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:33:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:32:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:60:5)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 684.020 ; gain = 314.203 ; free physical = 10563 ; free virtual = 29120
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_16', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.58 seconds; current allocated memory: 237.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 238.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_28', conv.c:39) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:39) of variable 'input_load_37', conv.c:39 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 67.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.02 seconds; current allocated memory: 240.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 241.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 241.861 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 242.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_17', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 243.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 244.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17' and 'store' operation (conv.c:75) of variable 'input_load', conv.c:75 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17' and 'store' operation (conv.c:75) of variable 'input_load', conv.c:75 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17' and 'store' operation (conv.c:75) of variable 'input_load', conv.c:75 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:75) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:75) of variable 'input_load_12', conv.c:75 on array 'matrix_sum', conv.c:60 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 42, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 245.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 247.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 247.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 247.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 248.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 249.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 253.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 260.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:50->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:50->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:50->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:50->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 260.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 261.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_2_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 264.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 271.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 275.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 279.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 285.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 291.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 293.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 310.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10887 ; free virtual = 29429
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10887 ; free virtual = 29429
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10692 ; free virtual = 29295
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:26) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10750 ; free virtual = 29319
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:26) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:71) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:34) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:29) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:73) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:26) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10726 ; free virtual = 29303
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:45:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:46:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:44:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:43:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:42:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:23:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:21:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:20:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:19:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv.c:69:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:68:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:67:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:33:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:32:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:60:5)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 684.020 ; gain = 314.203 ; free physical = 10682 ; free virtual = 29285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_16', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.08 seconds; current allocated memory: 237.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 238.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_28', conv.c:39) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:39) of variable 'input_load_37', conv.c:39 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 67.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.11 seconds; current allocated memory: 240.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 241.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 241.843 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 242.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_17', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 243.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 244.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17' and 'store' operation (conv.c:75) of variable 'input_load', conv.c:75 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17' and 'store' operation (conv.c:75) of variable 'input_load', conv.c:75 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17' and 'store' operation (conv.c:75) of variable 'input_load', conv.c:75 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:75) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:75) of variable 'input_load_12', conv.c:75 on array 'matrix_sum', conv.c:60 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 42, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 245.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 247.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 247.580 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 247.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 248.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 249.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 253.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 260.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:50->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:50->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:50->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:50->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 260.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10976 ; free virtual = 29527
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10976 ; free virtual = 29527
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10832 ; free virtual = 29388
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:26) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10818 ; free virtual = 29388
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:26) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:69) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.1.1' (conv.c:72) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:34) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:29) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:72) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:75) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:26) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv2_12x12x20_5x5x40_1_0' (conv.c:55)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10810 ; free virtual = 29371
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:45:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:46:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:44:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:43:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:42:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:23:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:21:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:20:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:19:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:68:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:67:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:33:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:32:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:60:9)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:25 ; elapsed = 00:01:25 . Memory (MB): peak = 753.816 ; gain = 384.000 ; free physical = 10672 ; free virtual = 29228
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_16', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 85.72 seconds; current allocated memory: 358.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 359.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_503', conv.c:39) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:39) of variable 'input_load_512', conv.c:39 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 67.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.13 seconds; current allocated memory: 361.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 362.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 362.777 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 363.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_36', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 364.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 365.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_50', conv.c:76 on array 'matrix_sum', conv.c:60 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_125', conv.c:76 on array 'matrix_sum', conv.c:60 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 200, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_175', conv.c:76 on array 'matrix_sum', conv.c:60 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 228, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_200', conv.c:76 on array 'matrix_sum', conv.c:60 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_225', conv.c:76 on array 'matrix_sum', conv.c:60 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_225', conv.c:76 on array 'matrix_sum', conv.c:60 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_225', conv.c:76 on array 'matrix_sum', conv.c:60 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_225', conv.c:76 on array 'matrix_sum', conv.c:60 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_225', conv.c:76 on array 'matrix_sum', conv.c:60 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 90.18 seconds; current allocated memory: 375.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.26 seconds; current allocated memory: 391.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.13 seconds; current allocated memory: 392.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 392.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 393.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 394.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10969 ; free virtual = 29524
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10969 ; free virtual = 29524
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10825 ; free virtual = 29385
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:26) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10822 ; free virtual = 29384
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:26) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:69) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.1.1' (conv.c:72) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:34) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:29) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:72) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:75) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:26) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv2_12x12x20_5x5x40_1_0' (conv.c:55)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10794 ; free virtual = 29368
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:45:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:46:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:44:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:43:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:42:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:23:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:21:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:20:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:19:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:68:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:67:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:33:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:32:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:60:9)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 753.816 ; gain = 384.000 ; free physical = 10656 ; free virtual = 29223
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_16', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 85.32 seconds; current allocated memory: 358.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 359.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_503', conv.c:39) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:39) of variable 'input_load_512', conv.c:39 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 67.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.22 seconds; current allocated memory: 361.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 362.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 362.760 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 363.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_36', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 364.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 365.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_50', conv.c:76 on array 'matrix_sum', conv.c:60 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_125', conv.c:76 on array 'matrix_sum', conv.c:60 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 200, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_175', conv.c:76 on array 'matrix_sum', conv.c:60 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 228, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_200', conv.c:76 on array 'matrix_sum', conv.c:60 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_225', conv.c:76 on array 'matrix_sum', conv.c:60 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_225', conv.c:76 on array 'matrix_sum', conv.c:60 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_225', conv.c:76 on array 'matrix_sum', conv.c:60 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_225', conv.c:76 on array 'matrix_sum', conv.c:60 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_225', conv.c:76 on array 'matrix_sum', conv.c:60 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 89.86 seconds; current allocated memory: 375.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.4 seconds; current allocated memory: 391.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.24 seconds; current allocated memory: 392.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 392.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 393.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 394.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10948 ; free virtual = 29503
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10948 ; free virtual = 29503
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10803 ; free virtual = 29364
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:26) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10796 ; free virtual = 29361
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:26) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:72) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:34) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:29) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:75) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:26) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10761 ; free virtual = 29343
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:45:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:46:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:44:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:43:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:42:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:23:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:21:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:20:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:19:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv.c:69:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:68:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:67:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:33:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:32:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:60:5)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 684.020 ; gain = 314.203 ; free physical = 10695 ; free virtual = 29262
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_16', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.41 seconds; current allocated memory: 237.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 238.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_28', conv.c:39) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:39) of variable 'input_load_37', conv.c:39 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 67.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.08 seconds; current allocated memory: 240.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'matrix_sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 241.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 241.873 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 242.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_17', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 243.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 244.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:76) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:76) of variable 'input_load_12', conv.c:76 on array 'matrix_sum', conv.c:60 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 42, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 245.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 247.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 247.597 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 247.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 248.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 249.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 253.975 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 260.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:50->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:50->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:50->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:50->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 260.733 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10891 ; free virtual = 29456
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10891 ; free virtual = 29456
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10722 ; free virtual = 29315
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:26) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10606 ; free virtual = 29193
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:26) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:71) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:33) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:29) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:73) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:35) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:26) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10592 ; free virtual = 29175
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:45:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:46:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:44:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:43:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:42:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:23:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:21:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:20:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:19:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv.c:68:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:67:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:66:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:32:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:31:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:59:5)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 625.812 ; gain = 256.000 ; free physical = 10530 ; free virtual = 29118
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_17', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_19', conv.c:11) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.36 seconds; current allocated memory: 237.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 238.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6' and 'store' operation (conv.c:38) of variable 'input_load', conv.c:38 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6' and 'store' operation (conv.c:38) of variable 'input_load', conv.c:38 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_28', conv.c:38) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:38) of variable 'input_load_36', conv.c:38 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 52, Depth = 55.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 240.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 241.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 241.766 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 242.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_17', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 243.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 244.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17' and 'store' operation (conv.c:75) of variable 'input_load', conv.c:75 on array 'matrix_sum', conv.c:59.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17' and 'store' operation (conv.c:75) of variable 'input_load', conv.c:75 on array 'matrix_sum', conv.c:59.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17' and 'store' operation (conv.c:75) of variable 'input_load', conv.c:75 on array 'matrix_sum', conv.c:59.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:75) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:75) of variable 'input_load_12', conv.c:75 on array 'matrix_sum', conv.c:59 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 42, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 245.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 247.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 247.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 247.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 248.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 249.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 253.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 260.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:50->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:50->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:50->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:50->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 260.615 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10735 ; free virtual = 29292
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10735 ; free virtual = 29292
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10591 ; free virtual = 29154
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10585 ; free virtual = 29153
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:26) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:71) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:33) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:29) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:73) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:35) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10562 ; free virtual = 29138
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:45:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:45:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:43:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:42:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:41:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:22:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:20:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:19:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:18:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv.c:68:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:67:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:66:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:32:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:31:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:59:5)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 684.016 ; gain = 314.203 ; free physical = 10518 ; free virtual = 29087
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_16', conv.c:11) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.33 seconds; current allocated memory: 237.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 238.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6' and 'store' operation (conv.c:38) of variable 'input_load', conv.c:38 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6' and 'store' operation (conv.c:38) of variable 'input_load', conv.c:38 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_28', conv.c:38) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:38) of variable 'input_load_36', conv.c:38 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 52, Depth = 55.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 240.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 241.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 241.728 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 242.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_17', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 243.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 244.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17' and 'store' operation (conv.c:75) of variable 'input_load', conv.c:75 on array 'matrix_sum', conv.c:59.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17' and 'store' operation (conv.c:75) of variable 'input_load', conv.c:75 on array 'matrix_sum', conv.c:59.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17' and 'store' operation (conv.c:75) of variable 'input_load', conv.c:75 on array 'matrix_sum', conv.c:59.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:75) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:75) of variable 'input_load_12', conv.c:75 on array 'matrix_sum', conv.c:59 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 42, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 245.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 247.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 247.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 247.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 248.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 249.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 253.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 260.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:50->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:50->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:50->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:50->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 260.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 261.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_2_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 264.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 270.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 275.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 278.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 285.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 290.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 293.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 309.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we0' to 0.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10732 ; free virtual = 29289
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10732 ; free virtual = 29289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10587 ; free virtual = 29150
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10582 ; free virtual = 29151
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:26) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:68) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.1.1' (conv.c:71) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:33) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:29) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:71) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:73) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:35) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv2_12x12x20_5x5x40_1_0' (conv.c:54)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10559 ; free virtual = 29134
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:45:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:45:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:43:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:42:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:41:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:22:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:20:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:19:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:18:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:67:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:66:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:32:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:31:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:59:9)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 753.812 ; gain = 384.000 ; free physical = 10420 ; free virtual = 28990
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_16', conv.c:11) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 85.32 seconds; current allocated memory: 358.499 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 359.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6' and 'store' operation (conv.c:38) of variable 'input_load', conv.c:38 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6' and 'store' operation (conv.c:38) of variable 'input_load', conv.c:38 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_503', conv.c:38) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:38) of variable 'input_load_511', conv.c:38 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 52, Depth = 55.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.49 seconds; current allocated memory: 361.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 362.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 362.660 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 363.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_36', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 364.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 365.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17' and 'store' operation (conv.c:75) of variable 'input_load', conv.c:75 on array 'matrix_sum', conv.c:59.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17' and 'store' operation (conv.c:75) of variable 'input_load', conv.c:75 on array 'matrix_sum', conv.c:59.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17' and 'store' operation (conv.c:75) of variable 'input_load', conv.c:75 on array 'matrix_sum', conv.c:59.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1)
   between 'store' operation (conv.c:75) of variable 'input_load_50', conv.c:75 on array 'matrix_sum', conv.c:59 and 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1)
   between 'store' operation (conv.c:75) of variable 'input_load_125', conv.c:75 on array 'matrix_sum', conv.c:59 and 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 200, distance = 1, offset = 1)
   between 'store' operation (conv.c:75) of variable 'input_load_175', conv.c:75 on array 'matrix_sum', conv.c:59 and 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 228, distance = 1, offset = 1)
   between 'store' operation (conv.c:75) of variable 'input_load_200', conv.c:75 on array 'matrix_sum', conv.c:59 and 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'store' operation (conv.c:75) of variable 'input_load_225', conv.c:75 on array 'matrix_sum', conv.c:59 and 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'store' operation (conv.c:75) of variable 'input_load_225', conv.c:75 on array 'matrix_sum', conv.c:59 and 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'store' operation (conv.c:75) of variable 'input_load_225', conv.c:75 on array 'matrix_sum', conv.c:59 and 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'store' operation (conv.c:75) of variable 'input_load_225', conv.c:75 on array 'matrix_sum', conv.c:59 and 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'store' operation (conv.c:75) of variable 'input_load_225', conv.c:75 on array 'matrix_sum', conv.c:59 and 'call' operation ('tmp_s', conv.c:77) to 'conv_sum.17'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 90.58 seconds; current allocated memory: 375.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.47 seconds; current allocated memory: 391.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.21 seconds; current allocated memory: 392.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 392.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 393.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 393.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 398.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 404.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:50->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:50->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:50->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:50->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 405.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 406.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_2_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 409.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 416.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 420.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 424.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 3.35 seconds; current allocated memory: 456.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 5.2 seconds; current allocated memory: 497.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 499.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 515.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10727 ; free virtual = 29286
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10727 ; free virtual = 29286
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10582 ; free virtual = 29147
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10576 ; free virtual = 29147
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:26) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:71) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.1.1.1' (conv.c:73) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:33) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:29) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:73) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:75) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:35) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10545 ; free virtual = 29131
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:45:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:45:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:43:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:42:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:41:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:22:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:20:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:19:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:18:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv.c:68:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:67:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:66:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:32:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:31:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:59:5)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 684.016 ; gain = 314.203 ; free physical = 10508 ; free virtual = 29080
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_16', conv.c:11) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.39 seconds; current allocated memory: 237.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 238.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6' and 'store' operation (conv.c:38) of variable 'input_load', conv.c:38 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6' and 'store' operation (conv.c:38) of variable 'input_load', conv.c:38 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_28', conv.c:38) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:38) of variable 'input_load_36', conv.c:38 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 52, Depth = 55.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 240.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 241.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 241.731 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 242.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_17', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 243.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 244.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:59.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:59.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:59.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:76) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:76) of variable 'input_load_12', conv.c:76 on array 'matrix_sum', conv.c:59 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 42, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 245.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 247.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 247.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 247.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 248.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 249.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 253.830 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 260.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:50->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:50->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:50->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:50->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 260.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 261.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_2_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 264.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 270.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 275.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 278.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 285.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 290.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 293.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 309.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10748 ; free virtual = 29309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10748 ; free virtual = 29309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10614 ; free virtual = 29169
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10609 ; free virtual = 29170
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:26) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:68) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.1.1.1' (conv.c:73) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:33) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:29) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:71) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:73) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:75) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:35) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv2_12x12x20_5x5x40_1_0' (conv.c:54)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10586 ; free virtual = 29154
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:45:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:45:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:43:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:42:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:41:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:22:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:20:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:19:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:18:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:67:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:66:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:32:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:31:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:59:9)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:25 ; elapsed = 00:01:25 . Memory (MB): peak = 753.812 ; gain = 384.000 ; free physical = 10446 ; free virtual = 29009
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_16', conv.c:11) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 86.07 seconds; current allocated memory: 358.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 359.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6' and 'store' operation (conv.c:38) of variable 'input_load', conv.c:38 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6' and 'store' operation (conv.c:38) of variable 'input_load', conv.c:38 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_503', conv.c:38) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:38) of variable 'input_load_511', conv.c:38 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 52, Depth = 55.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.53 seconds; current allocated memory: 360.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 362.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 362.605 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 362.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_36', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 364.049 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 365.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:59.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:59.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:59.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_50', conv.c:76 on array 'matrix_sum', conv.c:59 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_125', conv.c:76 on array 'matrix_sum', conv.c:59 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 200, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_175', conv.c:76 on array 'matrix_sum', conv.c:59 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 228, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_200', conv.c:76 on array 'matrix_sum', conv.c:59 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_225', conv.c:76 on array 'matrix_sum', conv.c:59 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_225', conv.c:76 on array 'matrix_sum', conv.c:59 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_225', conv.c:76 on array 'matrix_sum', conv.c:59 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_225', conv.c:76 on array 'matrix_sum', conv.c:59 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_225', conv.c:76 on array 'matrix_sum', conv.c:59 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 89.49 seconds; current allocated memory: 375.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.54 seconds; current allocated memory: 390.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.32 seconds; current allocated memory: 391.998 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 392.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 393.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 393.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 398.323 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 404.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:50->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:50->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:50->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:50->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 405.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 406.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_2_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 409.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 416.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 420.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 424.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 3.5 seconds; current allocated memory: 456.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 5.37 seconds; current allocated memory: 497.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 499.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 515.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10765 ; free virtual = 29326
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10765 ; free virtual = 29326
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10621 ; free virtual = 29187
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10616 ; free virtual = 29187
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:26) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:68) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.1.1.1.1' (conv.c:74) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:33) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:29) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:71) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:73) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:35) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv2_12x12x20_5x5x40_1_0' (conv.c:54)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10584 ; free virtual = 29170
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:45:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:45:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:43:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:42:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:41:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:22:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:20:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:19:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:18:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:67:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:66:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:32:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:31:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:59:2)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:25 ; elapsed = 00:01:25 . Memory (MB): peak = 753.812 ; gain = 384.000 ; free physical = 10454 ; free virtual = 29027
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_16', conv.c:11) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 86.02 seconds; current allocated memory: 358.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 359.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6' and 'store' operation (conv.c:38) of variable 'input_load', conv.c:38 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6' and 'store' operation (conv.c:38) of variable 'input_load', conv.c:38 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_503', conv.c:38) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:38) of variable 'input_load_511', conv.c:38 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 52, Depth = 55.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.5 seconds; current allocated memory: 361.049 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 362.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 362.658 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 363.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_36', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 364.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 365.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:59.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:59.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:59.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_50', conv.c:76 on array 'matrix_sum', conv.c:59 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_125', conv.c:76 on array 'matrix_sum', conv.c:59 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 200, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_175', conv.c:76 on array 'matrix_sum', conv.c:59 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 228, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_200', conv.c:76 on array 'matrix_sum', conv.c:59 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_225', conv.c:76 on array 'matrix_sum', conv.c:59 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_225', conv.c:76 on array 'matrix_sum', conv.c:59 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_225', conv.c:76 on array 'matrix_sum', conv.c:59 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_225', conv.c:76 on array 'matrix_sum', conv.c:59 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'store' operation (conv.c:76) of variable 'input_load_225', conv.c:76 on array 'matrix_sum', conv.c:59 and 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 89.87 seconds; current allocated memory: 375.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.5 seconds; current allocated memory: 391.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.24 seconds; current allocated memory: 392.028 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 392.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 393.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 393.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 398.373 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 404.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:50->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:50->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:50->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:50->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 405.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 406.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_2_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 409.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 416.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 420.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 424.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 3.34 seconds; current allocated memory: 456.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 5.26 seconds; current allocated memory: 497.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 499.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 515.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10796 ; free virtual = 29357
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10796 ; free virtual = 29357
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10651 ; free virtual = 29217
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10643 ; free virtual = 29218
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:26) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:71) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.1.1.1.1' (conv.c:74) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:33) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:29) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:73) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:35) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10610 ; free virtual = 29201
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:45:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:45:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:43:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:42:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:41:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:22:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:20:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:19:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:18:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv.c:68:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:67:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:66:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:32:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:31:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:59:5)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 10572 ; free virtual = 29145
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_16', conv.c:11) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.56 seconds; current allocated memory: 237.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 238.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6' and 'store' operation (conv.c:38) of variable 'input_load', conv.c:38 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6' and 'store' operation (conv.c:38) of variable 'input_load', conv.c:38 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_28', conv.c:38) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:38) of variable 'input_load_36', conv.c:38 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 52, Depth = 55.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 240.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 241.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 241.738 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 242.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_17', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 243.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 244.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:59.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:59.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:59.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:76) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:76) of variable 'input_load_12', conv.c:76 on array 'matrix_sum', conv.c:59 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 42, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 245.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 247.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 247.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 247.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 248.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 249.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 253.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 260.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:50->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:50->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:50->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:50->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 260.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 261.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_2_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 264.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 270.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 275.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 278.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 285.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 290.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 293.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 309.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10794 ; free virtual = 29396
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10794 ; free virtual = 29396
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10723 ; free virtual = 29288
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10711 ; free virtual = 29288
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:71) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.1.1.1.1' (conv.c:74) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:33) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:73) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:35) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_sum' into 'lenet_cnn' (fc.c:30->lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10687 ; free virtual = 29271
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (fc.c:9:6) in function 'lenet_cnn'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (fc.c:29:9) in function 'lenet_cnn' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (fc.c:26:7) in function 'lenet_cnn' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (fc.c:45:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:45:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:43:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:42:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:41:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:22:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:20:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:19:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:18:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv.c:68:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:67:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:66:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:32:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:31:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:59:5)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 668.020 ; gain = 298.203 ; free physical = 10666 ; free virtual = 29238
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum5'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_1', conv.c:11) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.46 seconds; current allocated memory: 216.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 217.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_60', conv.c:41) to 'conv_sum5' and 'store' operation (conv.c:38) of variable 'input_load', conv.c:38 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_60', conv.c:41) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_60', conv.c:41) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_60', conv.c:41) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_60', conv.c:41) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_60', conv.c:41) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_60', conv.c:41) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_60', conv.c:41) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_60', conv.c:41) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_60', conv.c:41) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_60', conv.c:41) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_60', conv.c:41) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_60', conv.c:41) to 'conv_sum5'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_60', conv.c:41) to 'conv_sum5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_60', conv.c:41) to 'conv_sum5' and 'store' operation (conv.c:38) of variable 'input_load', conv.c:38 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_28', conv.c:38) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:38) of variable 'input_load_36', conv.c:38 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 52, Depth = 55.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 218.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 219.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 220.482 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 220.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.16'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_2', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 221.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 223.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_55', conv.c:78) to 'conv_sum.16' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:59.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_55', conv.c:78) to 'conv_sum.16'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_55', conv.c:78) to 'conv_sum.16'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_55', conv.c:78) to 'conv_sum.16'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_55', conv.c:78) to 'conv_sum.16'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_55', conv.c:78) to 'conv_sum.16'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_55', conv.c:78) to 'conv_sum.16'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_55', conv.c:78) to 'conv_sum.16'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_55', conv.c:78) to 'conv_sum.16'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_55', conv.c:78) to 'conv_sum.16'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_55', conv.c:78) to 'conv_sum.16'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_55', conv.c:78) to 'conv_sum.16'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_55', conv.c:78) to 'conv_sum.16'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_55', conv.c:78) to 'conv_sum.16' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:59.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_55', conv.c:78) to 'conv_sum.16'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_55', conv.c:78) to 'conv_sum.16'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_55', conv.c:78) to 'conv_sum.16' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:59.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:76) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:76) of variable 'input_load_12', conv.c:76 on array 'matrix_sum', conv.c:59 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 42, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 224.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 225.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 226.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 226.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_5', fc.c:50->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_6', fc.c:50->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:50->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:50->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 227.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 228.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_2_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum5'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 231.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 237.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 242.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 245.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 252.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 257.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_oibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we0' to 0.
WARNING==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10872 ; free virtual = 29430
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 10872 ; free virtual = 29430
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10727 ; free virtual = 29290
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10722 ; free virtual = 29290
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:26) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:71) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.1.1.1.1' (conv.c:74) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:33) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:29) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:73) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:35) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 10687 ; free virtual = 29274
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:45:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:45:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:43:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:42:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:41:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:22:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:20:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:19:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:18:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv.c:68:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:67:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:66:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:32:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:31:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:59:5)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:24:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 684.016 ; gain = 314.203 ; free physical = 10654 ; free virtual = 29224
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_16', conv.c:11) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.41 seconds; current allocated memory: 237.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 238.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6' and 'store' operation (conv.c:38) of variable 'input_load', conv.c:38 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:41) to 'conv_sum6' and 'store' operation (conv.c:38) of variable 'input_load', conv.c:38 on array 'matrix_sum', conv.c:24.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_28', conv.c:38) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:38) of variable 'input_load_36', conv.c:38 on array 'matrix_sum', conv.c:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 52, Depth = 55.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 240.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 241.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 241.733 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 242.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_17', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 243.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 244.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:59.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:59.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:59.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:76) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:76) of variable 'input_load_12', conv.c:76 on array 'matrix_sum', conv.c:59 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 42, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 245.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 247.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 247.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 247.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 248.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 249.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 253.831 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 260.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:50->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:50->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:50->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:50->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 260.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 261.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_2_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 264.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 270.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 275.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 278.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 285.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 290.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 293.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 309.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10945 ; free virtual = 29505
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10945 ; free virtual = 29505
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10800 ; free virtual = 29365
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10795 ; free virtual = 29366
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:26) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:72) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:34) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (conv.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (conv.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:29) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:74) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:75) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:36) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:10) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:10:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10771 ; free virtual = 29349
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:45:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:45:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:43:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:42:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:41:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:22:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:20:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:19:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:18:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv.c:69:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:68:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:67:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:33:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:32:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:60:5)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:25:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 10721 ; free virtual = 29293
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_16', conv.c:11) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.53 seconds; current allocated memory: 237.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 238.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:25.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:42) to 'conv_sum6' and 'store' operation (conv.c:39) of variable 'input_load', conv.c:39 on array 'matrix_sum', conv.c:25.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_28', conv.c:39) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:39) of variable 'input_load_36', conv.c:39 on array 'matrix_sum', conv.c:25 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 52, Depth = 55.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 240.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 241.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 241.733 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 242.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_17', conv.c:11) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 243.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 244.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:78) to 'conv_sum.17' and 'store' operation (conv.c:76) of variable 'input_load', conv.c:76 on array 'matrix_sum', conv.c:60.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:76) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:76) of variable 'input_load_12', conv.c:76 on array 'matrix_sum', conv.c:60 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 42, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 245.804 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 247.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 247.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 247.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 248.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 249.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 253.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 260.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:50->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:50->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:50->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:50->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 260.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 261.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_2_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 264.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 270.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 275.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 278.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 285.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 290.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 293.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 309.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 11023 ; free virtual = 29583
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 11023 ; free virtual = 29583
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10877 ; free virtual = 29443
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10872 ; free virtual = 29443
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:26) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (conv.c:73) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:35) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (conv.c:9) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:24).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (conv.c:9) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:29) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:75) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:76) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:38) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:11) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:11) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:11:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 10840 ; free virtual = 29427
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:45:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:45:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:43:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:42:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:41:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:22:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:20:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:19:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:18:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv.c:70:8) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:69:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:68:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:34:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:33:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:61:5)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:26:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 10798 ; free virtual = 29370
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_16', conv.c:12) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.27 seconds; current allocated memory: 237.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 238.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6' and 'store' operation (conv.c:40) of variable 'input_load', conv.c:40 on array 'matrix_sum', conv.c:26.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6' and 'store' operation (conv.c:40) of variable 'input_load', conv.c:40 on array 'matrix_sum', conv.c:26.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_28', conv.c:40) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:40) of variable 'input_load_36', conv.c:40 on array 'matrix_sum', conv.c:26 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 52, Depth = 55.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 240.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 241.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 241.735 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 242.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_17', conv.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 243.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 244.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17' and 'store' operation (conv.c:77) of variable 'input_load', conv.c:77 on array 'matrix_sum', conv.c:61.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17' and 'store' operation (conv.c:77) of variable 'input_load', conv.c:77 on array 'matrix_sum', conv.c:61.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17' and 'store' operation (conv.c:77) of variable 'input_load', conv.c:77 on array 'matrix_sum', conv.c:61.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', conv.c:77) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:77) of variable 'input_load_12', conv.c:77 on array 'matrix_sum', conv.c:61 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 42, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 245.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 247.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 247.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 247.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 248.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 249.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 253.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 260.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:50->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:50->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:50->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:50->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 260.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 261.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_2_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 264.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 270.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 275.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 278.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 285.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 290.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 293.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 309.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 369.934 ; gain = 0.113 ; free physical = 10145 ; free virtual = 29029
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 369.934 ; gain = 0.113 ; free physical = 10145 ; free virtual = 29029
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 561.820 ; gain = 192.000 ; free physical = 9942 ; free virtual = 28854
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 561.820 ; gain = 192.000 ; free physical = 10018 ; free virtual = 28916
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:26) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:70) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:35) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (conv.c:9) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:24).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (conv.c:9) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:29) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:73) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:75) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:76) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:38) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:11) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:11) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:11:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv2_12x12x20_5x5x40_1_0' (conv.c:56)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 561.820 ; gain = 192.000 ; free physical = 10081 ; free virtual = 28940
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:45:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:45:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:43:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:42:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:41:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:22:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:20:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:19:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:18:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:69:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:68:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:34:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:33:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:61:9)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:26:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 753.820 ; gain = 384.000 ; free physical = 9820 ; free virtual = 28683
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_16', conv.c:12) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 88.68 seconds; current allocated memory: 358.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 359.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6' and 'store' operation (conv.c:40) of variable 'input_load', conv.c:40 on array 'matrix_sum', conv.c:26.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6' and 'store' operation (conv.c:40) of variable 'input_load', conv.c:40 on array 'matrix_sum', conv.c:26.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_503', conv.c:40) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:40) of variable 'input_load_511', conv.c:40 on array 'matrix_sum', conv.c:26 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 52, Depth = 55.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 361.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 362.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 362.673 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 363.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_36', conv.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 364.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 365.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17' and 'store' operation (conv.c:77) of variable 'input_load', conv.c:77 on array 'matrix_sum', conv.c:61.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17' and 'store' operation (conv.c:77) of variable 'input_load', conv.c:77 on array 'matrix_sum', conv.c:61.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17' and 'store' operation (conv.c:77) of variable 'input_load', conv.c:77 on array 'matrix_sum', conv.c:61.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_50', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_125', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 200, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_175', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 228, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_200', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_225', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_225', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_225', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_225', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_225', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 93.63 seconds; current allocated memory: 375.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.92 seconds; current allocated memory: 391.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.39 seconds; current allocated memory: 392.042 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 392.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 393.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 393.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 398.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 404.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:50->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:50->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:50->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:50->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 405.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 406.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_2_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 409.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 416.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 420.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 424.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 3.41 seconds; current allocated memory: 456.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 5.55 seconds; current allocated memory: 497.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 499.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 515.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10084 ; free virtual = 28949
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10084 ; free virtual = 28949
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9693 ; free virtual = 28561
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 8536 ; free virtual = 27427
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:26) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:70) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:35) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (conv.c:11) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (conv.c:11) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:29) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:73) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:75) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:76) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:38) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:11) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:11) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:11:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv2_12x12x20_5x5x40_1_0' (conv.c:56)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 8579 ; free virtual = 27481
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:45:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:45:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:43:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:42:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:41:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:22:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:20:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:19:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:18:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:69:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:68:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:34:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:33:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:61:9)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:26:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:30 ; elapsed = 00:01:30 . Memory (MB): peak = 753.816 ; gain = 384.000 ; free physical = 9617 ; free virtual = 28522
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_16', conv.c:12) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 90.98 seconds; current allocated memory: 358.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 359.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6' and 'store' operation (conv.c:40) of variable 'input_load', conv.c:40 on array 'matrix_sum', conv.c:26.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6' and 'store' operation (conv.c:40) of variable 'input_load', conv.c:40 on array 'matrix_sum', conv.c:26.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_503', conv.c:40) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:40) of variable 'input_load_511', conv.c:40 on array 'matrix_sum', conv.c:26 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 52, Depth = 55.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.98 seconds; current allocated memory: 361.049 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 362.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 362.659 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 363.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_36', conv.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 364.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 365.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17' and 'store' operation (conv.c:77) of variable 'input_load', conv.c:77 on array 'matrix_sum', conv.c:61.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17' and 'store' operation (conv.c:77) of variable 'input_load', conv.c:77 on array 'matrix_sum', conv.c:61.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17' and 'store' operation (conv.c:77) of variable 'input_load', conv.c:77 on array 'matrix_sum', conv.c:61.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_50', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_125', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 200, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_175', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 228, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_200', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_225', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_225', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_225', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_225', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_225', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 97.11 seconds; current allocated memory: 375.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.74 seconds; current allocated memory: 391.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.42 seconds; current allocated memory: 392.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 392.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 393.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 393.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 398.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 404.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:50->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:50->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:50->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:50->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 405.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 406.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_2_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 409.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 416.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 420.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 424.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 3.46 seconds; current allocated memory: 456.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 5.32 seconds; current allocated memory: 497.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 499.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 515.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10116 ; free virtual = 29118
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 10116 ; free virtual = 29118
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9987 ; free virtual = 28994
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9981 ; free virtual = 28993
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:26) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:70) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:35) in function 'Conv1_28x28x1_5x5x20_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum' (conv.c:4).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (conv.c:11) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (conv.c:11) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:29) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:73) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:75) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:76) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:37) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:38) in function 'Conv1_28x28x1_5x5x20_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:11) in function 'conv_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:11) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:11:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum' (conv.c:4)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv2_12x12x20_5x5x40_1_0' (conv.c:56)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 9833 ; free virtual = 28885
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:45:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:45:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:43:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:42:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:41:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:22:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:20:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:19:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:18:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:69:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:68:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:34:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:33:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:61:9)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:26:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:29 ; elapsed = 00:01:30 . Memory (MB): peak = 753.816 ; gain = 384.000 ; free physical = 9945 ; free virtual = 28952
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.17' to 'conv_sum_17'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_16', conv.c:12) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 90.73 seconds; current allocated memory: 358.522 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 359.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6' and 'store' operation (conv.c:40) of variable 'input_load', conv.c:40 on array 'matrix_sum', conv.c:26.
WARNING: [SCHED 204-62] II = 26 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 29 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 30 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 31 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 32 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 33 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 34 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 35 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 36 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 37 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-62] II = 38 is infeasible due to multiple pipeline iteration latency = 39 and incompatible II = 25 of 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:43) to 'conv_sum6' and 'store' operation (conv.c:40) of variable 'input_load', conv.c:40 on array 'matrix_sum', conv.c:26.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_503', conv.c:40) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv.c:40) of variable 'input_load_511', conv.c:40 on array 'matrix_sum', conv.c:26 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 52, Depth = 55.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.52 seconds; current allocated memory: 361.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 362.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 362.683 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 363.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.17'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_36', conv.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 364.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 365.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17' and 'store' operation (conv.c:77) of variable 'input_load', conv.c:77 on array 'matrix_sum', conv.c:61.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17' and 'store' operation (conv.c:77) of variable 'input_load', conv.c:77 on array 'matrix_sum', conv.c:61.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17' and 'store' operation (conv.c:77) of variable 'input_load', conv.c:77 on array 'matrix_sum', conv.c:61.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_50', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_125', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 200, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_175', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 228, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_200', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_225', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_225', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_225', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_225', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_225', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.17'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 89.54 seconds; current allocated memory: 375.882 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.62 seconds; current allocated memory: 391.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.34 seconds; current allocated memory: 392.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 392.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 393.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 393.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_67', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_69', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_58', fc.c:30) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 398.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 404.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:50->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:50->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:50->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:50->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 405.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 406.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_2_1' to 'lenet_cnn_mul_16sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum6'.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 409.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 416.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 420.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16sdEe': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_17'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 424.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 3.37 seconds; current allocated memory: 456.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 5.45 seconds; current allocated memory: 497.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 499.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 515.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 5533 ; free virtual = 27534
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 5533 ; free virtual = 27534
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 5380 ; free virtual = 27394
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 5377 ; free virtual = 27395
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:26) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:29) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:43) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 5355 ; free virtual = 27378
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:45:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:45:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:43:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:42:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:41:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:22:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:20:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:19:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:18:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:61:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:9:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 5313 ; free virtual = 27335
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.08 seconds; current allocated memory: 219.688 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 220.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 220.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 221.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 221.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 221.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 222.072 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 222.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 222.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 223.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 223.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 224.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_17', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 229.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 235.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:50->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:50->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:50->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:50->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 235.831 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 236.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 237.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 240.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 242.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 244.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 246.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 249.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 265.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulpcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 272.233 MB.
INFO: [RTMG 210-278] Implementing memory 'Conv1_28x28x1_5x5bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_conv1_ojbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_pool1_okbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_conv2_olbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_pool2_omb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_fc1_outncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 625.816 ; gain = 256.000 ; free physical = 5273 ; free virtual = 27301
INFO: [SYSC 207-301] Generating SystemC RTL for lenet_cnn.
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_cnn.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 8447 ; free virtual = 28495
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 369.930 ; gain = 0.113 ; free physical = 8447 ; free virtual = 28495
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 8300 ; free virtual = 28356
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 8298 ; free virtual = 28358
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:26) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:29) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:43) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 561.816 ; gain = 192.000 ; free physical = 8275 ; free virtual = 28340
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:45:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:45:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:43:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:42:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:41:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:22:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:20:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:19:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:18:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:61:27)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:9:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 676.020 ; gain = 306.203 ; free physical = 8223 ; free virtual = 28287
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.94 seconds; current allocated memory: 219.704 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 220.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 220.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 221.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 221.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 221.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 222.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 222.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 223.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 223.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 224.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_17', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_11', fc.c:30) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 229.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 235.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:50->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:50->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:50->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:50->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 235.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 236.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32ns_32_1_1' to 'lenet_cnn_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 237.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 240.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_11ns_6ns_15_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 242.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 244.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 246.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 249.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 265.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulpcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 272.245 MB.
INFO: [RTMG 210-278] Implementing memory 'Conv1_28x28x1_5x5bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_conv1_ojbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_pool1_okbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_conv2_olbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_pool2_omb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_fc1_outncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 684.020 ; gain = 314.203 ; free physical = 8161 ; free virtual = 28257
INFO: [SYSC 207-301] Generating SystemC RTL for lenet_cnn.
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_cnn.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'lenet_weights.hdf5'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'conv.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_float.c' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.c' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 8292 ; free virtual = 28369
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 369.926 ; gain = 0.113 ; free physical = 8292 ; free virtual = 28369
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 8135 ; free virtual = 28229
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum31' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.132' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc1_40_400' into 'lenet_cnn' (lenet_cnn_float.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 8136 ; free virtual = 28230
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (fc.c:26) in function 'Fc1_40_400' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv.c:70) in function 'Conv2_12x12x20_5x5x40_1_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fc_sum' (fc.c:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (fc.c:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_sum.1' (conv.c:9:25).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (conv.c:11) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:29) in function 'Fc1_40_400' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv.c:73) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv.c:75) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv.c:76) in function 'Conv2_12x12x20_5x5x40_1_0' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (fc.c:9) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fc.c:10) in function 'fc_sum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (conv.c:9) in function 'conv_sum.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (conv.c:11) in function 'conv_sum.1' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool1_24x24x20_2x2x20_2_0' (pool.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'conv_sum.1' (conv.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Pool2_8x8x40_2x2x40_2_0' (pool.c:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'fc_sum' (fc.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'Fc2_400_10' into 'lenet_cnn' (lenet_cnn_float.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_sum' into 'Conv1_28x28x1_5x5x20_1_0' (conv.c:43) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fc_sum' (fc.c:5)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_sum.1' (conv.c:11:2)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Fc1_40_400' (fc.c:18)...79 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv2_12x12x20_5x5x40_1_0' (conv.c:56)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 561.812 ; gain = 192.000 ; free physical = 8115 ; free virtual = 28212
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc.c:45:7) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:45:13) in function 'Pool2_8x8x40_2x2x40_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:43:11) in function 'Pool2_8x8x40_2x2x40_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:42:9) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:41:7) in function 'Pool2_8x8x40_2x2x40_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (pool.c:22:13) in function 'Pool1_24x24x20_2x2x20_2_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool.c:20:11) in function 'Pool1_24x24x20_2x2x20_2_0' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (pool.c:19:9) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (pool.c:18:7) in function 'Pool1_24x24x20_2x2x20_2_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:69:7) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:68:6) in function 'Conv2_12x12x20_5x5x40_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.2' (conv.c:9:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (conv.c:35:8) in function 'Conv1_28x28x1_5x5x20_1_0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.c:34:7) in function 'Conv1_28x28x1_5x5x20_1_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.c:33:6) in function 'Conv1_28x28x1_5x5x20_1_0'.
WARNING: [XFORM 203-631] Renaming function 'Pool2_8x8x40_2x2x40_2_0' to 'Pool2_8x8x40_2x2x40_' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Pool1_24x24x20_2x2x20_2_0' to 'Pool1_24x24x20_2x2x2' (pool.c:4:29)
WARNING: [XFORM 203-631] Renaming function 'Conv2_12x12x20_5x5x40_1_0' to 'Conv2_12x12x20_5x5x4' (conv.c:61:9)
WARNING: [XFORM 203-631] Renaming function 'Conv1_28x28x1_5x5x20_1_0' to 'Conv1_28x28x1_5x5x20' (conv.c:9:24)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:22 ; elapsed = 00:01:23 . Memory (MB): peak = 753.812 ; gain = 384.000 ; free physical = 7984 ; free virtual = 28081
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_sum.16' to 'conv_sum_16'.
WARNING: [SYN 201-103] Legalizing function name 'Pool2_8x8x40_2x2x40_' to 'Pool2_8x8x40_2x2x40_s'.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/input' to 'lenet_cnn/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/output' to 'lenet_cnn/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 83.45 seconds; current allocated memory: 345.327 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 345.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 346.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 346.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_sum.16'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_36', conv.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 347.838 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 349.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.16' and 'store' operation (conv.c:77) of variable 'input_load', conv.c:77 on array 'matrix_sum', conv.c:61.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.16'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.16'.
WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.16'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.16'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.16'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.16'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.16'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.16'.
WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.16'.
WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.16'.
WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.16'.
WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.16'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.16' and 'store' operation (conv.c:77) of variable 'input_load', conv.c:77 on array 'matrix_sum', conv.c:61.
WARNING: [SCHED 204-62] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.16'.
WARNING: [SCHED 204-62] II = 28 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 13 of 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.16'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.16' and 'store' operation (conv.c:77) of variable 'input_load', conv.c:77 on array 'matrix_sum', conv.c:61.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_50', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.16'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_125', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.16'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 200, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_175', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.16'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 228, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_200', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.16'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_225', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.16'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_225', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.16'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_225', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.16'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_225', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.16'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'store' operation (conv.c:77) of variable 'input_load_225', conv.c:77 on array 'matrix_sum', conv.c:61 and 'call' operation ('tmp_s', conv.c:79) to 'conv_sum.16'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 98.48 seconds; current allocated memory: 359.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.62 seconds; current allocated memory: 374.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.37 seconds; current allocated memory: 375.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 376.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fc_sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('p_of_matrix_load_4', fc.c:12) on array 'p_of_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_of_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (8.932ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', fc.c:12) (3.36 ns)
	'add' operation ('tmp3', fc.c:12) (3.02 ns)
	'add' operation ('tmp2', fc.c:12) (2.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 376.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 377.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp_56', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_55', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_55', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_55', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_55', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 12 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_55', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_55', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_55', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_55', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp_56', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_55', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_55', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_55', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_55', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_55', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 8 of 'call' operation ('tmp_55', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('tmp_56', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_55', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('tmp_56', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_55', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1)
   between 'call' operation ('tmp_61', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_55', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 198, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_55', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('tmp_65', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_55', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('tmp_66', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_55', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_66', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_55', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_66', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_55', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_66', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_55', fc.c:30) to 'fc_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_66', fc.c:30) to 'fc_sum' and 'call' operation ('tmp_55', fc.c:30) to 'fc_sum'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 382.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 388.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', fc.c:50->lenet_cnn_float.c:96) (3.36 ns)
	'add' operation ('tmp_1', fc.c:50->lenet_cnn_float.c:96) (3.02 ns)
	'getelementptr' operation ('fc2_kernel_addr', fc.c:50->lenet_cnn_float.c:96) (0 ns)
	'load' operation ('fc2_kernel_load', fc.c:50->lenet_cnn_float.c:96) on array 'fc2_kernel' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 388.815 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 389.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_28x28x1_5x5x20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_28x28x1_5x5x20_matrix_sum' to 'Conv1_28x28x1_5x5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_sitofp_32ns_32_6_1' to 'lenet_cnn_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_16s_16s_32_2_1' to 'lenet_cnn_mul_16seOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16seOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_28x28x1_5x5x20'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 391.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool1_24x24x20_2x2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool1_24x24x20_2x2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 395.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_sum_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_11ns_16_1_1' to 'lenet_cnn_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_16seOg': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_sum_16'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 398.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_12x12x20_5x5x4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_12x12x20_5x5x4_matrix_sum' to 'Conv2_12x12x20_5xg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_12x12x20_5x5x4'.
INFO: [HLS 200-111]  Elapsed time: 3.56 seconds; current allocated memory: 431.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool2_8x8x40_2x2x40_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool2_8x8x40_2x2x40_s'.
INFO: [HLS 200-111]  Elapsed time: 5.58 seconds; current allocated memory: 472.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_16s_16s_32_1_1' to 'lenet_cnn_mul_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_16s_16s_32s_32_1_1' to 'lenet_cnn_mac_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_mulhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 474.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fc1_40_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fc1_40_400'.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 490.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/conv2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc1_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc2_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool1_output' to 'lenet_cnn_pool1_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv2_output' to 'lenet_cnn_conv2_olbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc1_output' to 'lenet_cnn_fc1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_4ns_10ns_9ns_13_1_1' to 'lenet_cnn_mac_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mac_muladd_15ns_16s_32ns_32_1_1' to 'lenet_cnn_mac_mulpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_cnn/fc2_bias_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_cnn/fc2_bias_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mac_mulpcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_cnn'.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 497.113 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_cnn_mul_16seOg_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'Conv1_28x28x1_5x5bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv2_12x12x20_5xg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_conv1_ojbC_ram (RAM_1P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_pool1_okbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_conv2_olbW_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_pool2_omb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_fc1_outncg_ram (RAM)' using block RAMs.
