# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Fri Feb 05 11:53:44 2021
# 
# Allegro PCB Router v16-6-111 made 2012/09/05 at 23:00:56
# Running on: processor21, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Batch File Name: pasde.do
# Did File Name: C:/orcadData/digitalconvertor/allegro/specctra.did
# Current time = Fri Feb 05 11:53:44 2021
# PCB C:/orcadData/digitalconvertor/allegro
# Master Unit set up as: MM 100000
# PCB Limits xlo=-72.0000 ylo=-72.0000 xhi=229.0000 yhi=142.0000
# Total 25 Images Consolidated.
# Via VIA z=1, 2 xlo= -0.3048 ylo= -0.3048 xhi=  0.3048 yhi=  0.3048
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 34, Images Processed 42, Padstacks Processed 5
# Nets Processed 27, Net Terminals 86
# PCB Area=62370.000  EIC=6  Area/EIC=10395.000  SMDs=3
# Total Pin Count: 97
# Signal Connections Created 59
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 59
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 814.4740 Horizontal 443.3294 Vertical 371.1446
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 814.4740 Horizontal 448.3200 Vertical 366.1540
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaae08012.tmp ...
# All Components Selected.
# All Nets Selected.
# Net GND Unselected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Command smart_route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command smart_route will ignore pcb layer rule(s), mcm via rule(s)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Fri Feb 05 11:53:55 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 59
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 814.4740 Horizontal 443.3294 Vertical 371.1446
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 814.4740 Horizontal 448.3200 Vertical 366.1540
# Attempts 0 Successes 0 Failures 0 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 59
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 814.4740 Horizontal 443.3294 Vertical 371.1446
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 814.4740 Horizontal 448.3200 Vertical 366.1540
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Fri Feb 05 11:53:55 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 59
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 814.4740 Horizontal 443.3294 Vertical 371.1446
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 814.4740 Horizontal 448.3200 Vertical 366.1540
# Start Route Pass 1 of 25
# Routing 46 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 11 (Cross: 11, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 46 Successes 46 Failures 0 Vias 6
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 25
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# <<WARNING:>> Smart Route: Unroute count 59 is very high after 1 passes. 
# Design may not reach 100%. 
# Check placement, components outside boundary, design rules, keepout positions
# Start Route Pass 2 of 25
# Routing 57 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 51 Successes 51 Failures 0 Vias 9
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.7273
# End Pass 2 of 25
# 11 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 2 passes.
# Start Route Pass 3 of 25
# Routing 13 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 1 (Cross: 0, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 13 Successes 13 Failures 0 Vias 10
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 25
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 3 passes.
# Start Route Pass 4 of 25
# Routing 2 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 7 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 2 Successes 2 Failures 0 Vias 8
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 25
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 4 passes.
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 5, at vias 2 Total Vias 8
# Percent Connected   77.97
# Manhattan Length 817.1626 Horizontal 446.0865 Vertical 371.0761
# Routed Length 742.6273 Horizontal 362.4733 Vertical 380.1540
# Ratio Actual / Manhattan   0.9088
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 11:53:55 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 5, at vias 2 Total Vias 8
# Percent Connected   77.97
# Manhattan Length 817.1626 Horizontal 446.0865 Vertical 371.0761
# Routed Length 742.6273 Horizontal 362.4733 Vertical 380.1540
# Ratio Actual / Manhattan   0.9088
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Clean Pass 1 of 2
# Routing 57 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 50 Successes 50 Failures 0 Vias 6
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 60 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 5, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 826.6155 Horizontal 451.7376 Vertical 374.8779
# Routed Length 743.3736 Horizontal 363.0720 Vertical 380.3016
# Ratio Actual / Manhattan   0.8993
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 11:53:55 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 5, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 826.6155 Horizontal 451.7376 Vertical 374.8779
# Routed Length 743.3736 Horizontal 363.0720 Vertical 380.3016
# Ratio Actual / Manhattan   0.8993
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 8 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 5 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 5, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 825.6035 Horizontal 451.4805 Vertical 374.1230
# Routed Length 743.3736 Horizontal 363.0720 Vertical 380.3016
# Ratio Actual / Manhattan   0.9004
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 11:53:55 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 5, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 825.6035 Horizontal 451.4805 Vertical 374.1230
# Routed Length 743.3736 Horizontal 363.0720 Vertical 380.3016
# Ratio Actual / Manhattan   0.9004
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Clean Pass 1 of 2
# Routing 55 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 50 Successes 50 Failures 0 Vias 4
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 55 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 50 Successes 50 Failures 0 Vias 4
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 5, at vias 0 Total Vias 4
# Percent Connected   77.97
# Manhattan Length 826.4410 Horizontal 452.9885 Vertical 373.4525
# Routed Length 748.3501 Horizontal 364.4850 Vertical 383.8651
# Ratio Actual / Manhattan   0.9055
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 11:53:55 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 5, at vias 0 Total Vias 4
# Percent Connected   77.97
# Manhattan Length 826.4410 Horizontal 452.9885 Vertical 373.4525
# Routed Length 748.3501 Horizontal 364.4850 Vertical 383.8651
# Ratio Actual / Manhattan   0.9055
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 8 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 4
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 6 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 5, at vias 0 Total Vias 4
# Percent Connected   77.97
# Manhattan Length 825.4290 Horizontal 452.5540 Vertical 372.8750
# Routed Length 748.3501 Horizontal 364.4850 Vertical 383.8651
# Ratio Actual / Manhattan   0.9066
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 11:53:55 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 5, at vias 0 Total Vias 4
# Percent Connected   77.97
# Manhattan Length 825.4290 Horizontal 452.5540 Vertical 372.8750
# Routed Length 748.3501 Horizontal 364.4850 Vertical 383.8651
# Ratio Actual / Manhattan   0.9066
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Clean Pass 1 of 2
# Routing 55 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 50 Successes 50 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 53 Successes 53 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 815.6185 Horizontal 444.8112 Vertical 370.8073
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8953
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 11:53:56 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 815.6185 Horizontal 444.8112 Vertical 370.8073
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8953
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 9 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 7 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 814.6065 Horizontal 444.5541 Vertical 370.0524
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8964
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 11:53:56 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 814.6065 Horizontal 444.5541 Vertical 370.0524
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8964
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Clean Pass 1 of 2
# Routing 55 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 11:53:56 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 8 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 8 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 11:53:56 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Clean Pass 1 of 2
# Routing 55 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 51 Successes 51 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 53 Successes 53 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 815.6185 Horizontal 444.8112 Vertical 370.8073
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8953
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 11:53:56 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 815.6185 Horizontal 444.8112 Vertical 370.8073
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8953
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 9 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 9 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 814.6065 Horizontal 444.5541 Vertical 370.0524
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8964
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 11:53:56 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 814.6065 Horizontal 444.5541 Vertical 370.0524
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8964
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Clean Pass 1 of 2
# Routing 55 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 11:53:56 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 8 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 10 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 11:53:56 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Clean Pass 1 of 2
# Routing 55 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 51 Successes 51 Failures 0 Vias 3
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 53 Successes 53 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 815.6185 Horizontal 444.8112 Vertical 370.8073
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8953
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 11:53:56 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 815.6185 Horizontal 444.8112 Vertical 370.8073
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8953
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 8 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 11 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 814.6065 Horizontal 444.5541 Vertical 370.0524
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8964
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 11:53:56 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 814.6065 Horizontal 444.5541 Vertical 370.0524
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8964
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Clean Pass 1 of 2
# Routing 55 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 11:53:56 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 9 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 12 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 11:53:56 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Clean Pass 1 of 2
# Routing 55 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 51 Successes 51 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 53 Successes 53 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 815.6185 Horizontal 444.8112 Vertical 370.8073
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8953
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 11:53:56 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 815.6185 Horizontal 444.8112 Vertical 370.8073
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8953
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 8 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 13 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 814.6065 Horizontal 444.5541 Vertical 370.0524
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8964
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 11:53:56 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 814.6065 Horizontal 444.5541 Vertical 370.0524
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8964
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Clean Pass 1 of 2
# Routing 55 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 11:53:56 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 9 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 14 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 11:53:56 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Clean Pass 1 of 2
# Routing 55 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 51 Successes 51 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 53 Successes 53 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 815.6185 Horizontal 444.8112 Vertical 370.8073
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8953
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 11:53:56 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 815.6185 Horizontal 444.8112 Vertical 370.8073
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8953
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 9 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 15 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 37|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 814.6065 Horizontal 444.5541 Vertical 370.0524
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8964
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 11:53:57 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 814.6065 Horizontal 444.5541 Vertical 370.0524
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8964
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Clean Pass 1 of 2
# Routing 55 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 37|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 11:53:57 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 10 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 16 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 37|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 40|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 11:53:57 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Clean Pass 1 of 2
# Routing 55 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 51 Successes 51 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 53 Successes 53 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 37|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 40|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 815.6185 Horizontal 444.8112 Vertical 370.8073
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8953
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 11:53:57 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 815.6185 Horizontal 444.8112 Vertical 370.8073
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8953
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 9 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 17 passes.
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 37|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 40|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 43|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 814.6065 Horizontal 444.5541 Vertical 370.0524
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8964
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 11:53:57 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 814.6065 Horizontal 444.5541 Vertical 370.0524
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8964
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Clean Pass 1 of 2
# Routing 55 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 37|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 40|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 43|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 11:53:57 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 8 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 18 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 37|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 40|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 43|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 46|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 11:53:57 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Clean Pass 1 of 2
# Routing 55 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 51 Successes 51 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 53 Successes 53 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 37|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 40|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 43|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 46|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 815.6185 Horizontal 444.8112 Vertical 370.8073
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8953
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 11:53:57 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 815.6185 Horizontal 444.8112 Vertical 370.8073
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8953
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 9 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 19 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 37|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 40|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 43|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 46|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 49|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 814.6065 Horizontal 444.5541 Vertical 370.0524
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8964
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 11:53:57 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 814.6065 Horizontal 444.5541 Vertical 370.0524
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8964
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Clean Pass 1 of 2
# Routing 55 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 37|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 40|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 43|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 46|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 49|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 11:53:57 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 8 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 20 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 37|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 40|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 43|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 46|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 49|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 52|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 11:53:57 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Clean Pass 1 of 2
# Routing 55 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 51 Successes 51 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 53 Successes 53 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 37|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 40|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 43|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 46|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 49|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 52|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 815.6185 Horizontal 444.8112 Vertical 370.8073
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8953
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 11:53:57 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 815.6185 Horizontal 444.8112 Vertical 370.8073
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8953
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 9 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 21 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 37|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 40|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 43|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 46|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 49|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 52|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 55|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 814.6065 Horizontal 444.5541 Vertical 370.0524
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8964
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 11:53:57 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 814.6065 Horizontal 444.5541 Vertical 370.0524
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8964
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Clean Pass 1 of 2
# Routing 55 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 37|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 40|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 43|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 46|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 49|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 52|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 55|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 11:53:57 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 10 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 22 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 37|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 40|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 43|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 46|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 49|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 52|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 55|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 58|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 11:53:57 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Clean Pass 1 of 2
# Routing 55 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 51 Successes 51 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 53 Successes 53 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 37|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 40|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 43|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 46|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 49|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 52|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 55|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 58|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 815.6185 Horizontal 444.8112 Vertical 370.8073
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8953
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 11:53:57 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 815.6185 Horizontal 444.8112 Vertical 370.8073
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8953
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 8 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 23 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 37|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 40|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 43|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 46|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 49|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 52|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 55|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 58|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 61|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 814.6065 Horizontal 444.5541 Vertical 370.0524
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8964
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 11:53:57 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 814.6065 Horizontal 444.5541 Vertical 370.0524
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8964
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Clean Pass 1 of 2
# Routing 55 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 37|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 40|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 43|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 46|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 49|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 52|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 55|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 58|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 61|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 11:53:58 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 9 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 3
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 24 passes.
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 37|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 40|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 43|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 46|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 49|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 52|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 55|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 58|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 61|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 64|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:01|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 11:53:58 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Clean Pass 1 of 2
# Routing 55 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 51 Successes 51 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 53 Successes 53 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 37|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 40|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 43|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 46|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 49|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 52|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 55|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 58|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 61|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 64|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 65|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 66|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 815.6185 Horizontal 444.8112 Vertical 370.8073
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8953
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 11:53:58 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 815.6185 Horizontal 444.8112 Vertical 370.8073
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8953
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 10 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 25 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 37|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 40|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 43|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 46|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 49|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 52|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 55|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 58|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 61|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 64|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 65|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 66|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 67|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 814.6065 Horizontal 444.5541 Vertical 370.0524
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8964
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 11:53:58 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 814.6065 Horizontal 444.5541 Vertical 370.0524
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8964
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Clean Pass 1 of 2
# Routing 55 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 37|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 40|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 43|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 46|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 49|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 52|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 55|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 58|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 61|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 64|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 65|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 66|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 67|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 68|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 69|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 11:53:58 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 8 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 37|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 40|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 43|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 46|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 49|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 52|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 55|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 58|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 61|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 64|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 65|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 66|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 67|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 68|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 69|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 70|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# <<WARNING:>> Smart Route: No real conflict reduction achieved in previous 5 passes. 
# Automatically forcing convergence.
# Current time = Fri Feb 05 11:53:58 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Route Pass 1 of 5
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 6 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 37|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 40|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 43|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 46|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 49|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 52|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 55|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 58|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 61|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 64|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 65|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 66|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 67|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 68|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 69|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 70|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 71|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# <<ERROR:>> Smart Route: Design has 59 unrouted connections. 
# Check placement, rules, grids, keepouts
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 11:53:58 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Clean Pass 1 of 2
# Routing 55 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 51 Successes 51 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 53 Successes 53 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 37|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 40|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 43|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 46|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 49|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 52|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 55|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 58|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 61|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 64|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 65|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 66|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 67|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 68|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 69|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 70|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 71|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 72|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 73|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 815.6185 Horizontal 444.8112 Vertical 370.8073
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8953
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 11:53:58 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 815.6185 Horizontal 444.8112 Vertical 370.8073
# Routed Length 730.2430 Horizontal 362.2470 Vertical 367.9960
# Ratio Actual / Manhattan   0.8953
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Start Clean Pass 1 of 2
# Routing 55 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    11|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     3|     0|   0|   13|    9|    0|   0| 72|  0:00:00|  0:00:00|
# Route    |  3|     0|     1|   0|   13|   10|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   13|    4|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|   13|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    3|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 24|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 25|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 28|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 31|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 34|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 37|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 40|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 43|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 46|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 49|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 52|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 55|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 58|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 61|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 64|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 65|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 66|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 67|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 68|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 69|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 70|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 71|     0|     0|   0|   13|    3|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 72|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 73|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 74|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 75|     0|     0|   0|   13|    3|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 728.9055 Horizontal 360.9095 Vertical 367.9960
# Ratio Actual / Manhattan   0.8963
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Smart Route: Smart_route finished, completion rate: 77.97.
write routes (changed_only) (reset_changed) C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaaf08012.tmp
# Routing Written to File C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaaf08012.tmp
# Loading Do File C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaah08012.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Net N01336 Selected.
# Net N02980 Selected.
# Net N01317 Selected.
# All Selected Wires Unprotected.
# Command delete cmd detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command delete cmd will ignore pcb layer rule(s), mcm via rule(s)
# All unprotected selected wires were deleted.
# Current time = Fri Feb 05 12:13:51 2021
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 17
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 3
# Percent Connected   71.19
# Manhattan Length 813.2690 Horizontal 444.2142 Vertical 369.0548
# Routed Length 575.6130 Horizontal 268.6235 Vertical 306.9895
# Ratio Actual / Manhattan   0.7078
# Unconnected Length 265.3150 Horizontal 164.2150 Vertical 101.1000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command delete cmd detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command delete cmd will ignore pcb layer rule(s), mcm via rule(s)
# All Components Unselected.
# All Nets Unselected.
# Current time = Fri Feb 05 12:13:51 2021
# Nets Processed 28, Net Terminals 109
# Signal Connections Created 13
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 28 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 6
# Percent Connected   77.97
# Manhattan Length 813.2690 Horizontal 445.8918 Vertical 367.3772
# Routed Length 698.6068 Horizontal 344.9435 Vertical 367.4240
# Ratio Actual / Manhattan   0.8590
# Unconnected Length 146.8965 Horizontal  93.3500 Vertical  53.5465
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
quit
