Sarita V. Adve , Mark D. Hill , Barton P. Miller , Robert H. B. Netzer, Detecting data races on weak memory systems, Proceedings of the 18th annual international symposium on Computer architecture, p.234-243, May 27-30, 1991, Toronto, Ontario, Canada[doi>10.1145/115952.115976]
Paulo Sérgio Almeida , Carlos Baquero , Nuno Preguiça , David Hutchison, Scalable Bloom Filters, Information Processing Letters, v.101 n.6, p.255-261, March, 2007[doi>10.1016/j.ipl.2006.10.007]
C. Scott Ananian , Krste Asanovic , Bradley C. Kuszmaul , Charles E. Leiserson , Sean Lie, Unbounded Transactional Memory, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.316-327, February 12-16, 2005[doi>10.1109/HPCA.2005.41]
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Burton H. Bloom, Space/time trade-offs in hash coding with allowable errors, Communications of the ACM, v.13 n.7, p.422-426, July 1970[doi>10.1145/362686.362692]
Cao Minh, C., Chung, J., Kozyrakis, C., and Olukotun, K. 2008. STAMP: Stanford transactional applications for multi-processing. In IISWC '08: Proceedings of the IEEE International Symposium on Workload Characterization.
J. Lawrence Carter , Mark N. Wegman, Universal classes of hash functions (Extended Abstract), Proceedings of the ninth annual ACM symposium on Theory of computing, p.106-112, May 04-04, 1977, Boulder, Colorado, USA[doi>10.1145/800105.803400]
Jared Casper , Tayo Oguntebi , Sungpack Hong , Nathan G. Bronson , Christos Kozyrakis , Kunle Olukotun, Hardware acceleration of transactional memory on commodity systems, Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, March 05-11, 2011, Newport Beach, California, USA[doi>10.1145/1950365.1950372]
Luis Ceze , James Tuck , Pablo Montesinos , Josep Torrellas, BulkSC: bulk enforcement of sequential consistency, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250697]
Luis Ceze , James Tuck , Josep Torrellas , Calin Cascaval, Bulk Disambiguation of Speculative Threads in Multiprocessors, Proceedings of the 33rd annual international symposium on Computer Architecture, p.227-238, June 17-21, 2006[doi>10.1109/ISCA.2006.13]
Chang, F., chang Feng, W., and Li, K. 2004. Approximate caches for packet classification. In INFOCOM 2004. Proceedings of the 23th Annual Joint Conference of the IEEE Computer and Communications Societies. Vol. 4, 2196--2207.
Chang, F., Li, K., and chang Feng, W. 2004. Approximate caches for packet classification. In Proceedings of INFOCOM.
Jong-Deok Choi , Keunwoo Lee , Alexey Loginov , Robert O'Callahan , Vivek Sarkar , Manu Sridharan, Efficient and precise datarace detection for multithreaded object-oriented programs, Proceedings of the ACM SIGPLAN 2002 Conference on Programming language design and implementation, June 17-19, 2002, Berlin, Germany[doi>10.1145/512529.512560]
Choi, W. and Draper, J. 2011. Implementation of unified signatures for transactional memory systems. In Proceedings of the IEEE International Parallel and Distributed Processing Symposium.
Li Fan , Pei Cao , Jussara Almeida , Andrei Z. Broder, Summary cache: a scalable wide-area web cache sharing protocol, IEEE/ACM Transactions on Networking (TON), v.8 n.3, p.281-293, June 2000[doi>10.1109/90.851975]
Lance Hammond , Vicky Wong , Mike Chen , Brian D. Carlstrom , John D. Davis , Ben Hertzberg , Manohar K. Prabhu , Honggo Wijaya , Christos Kozyrakis , Kunle Olukotun, Transactional Memory Coherence and Consistency, Proceedings of the 31st annual international symposium on Computer architecture, p.102, June 19-23, 2004, München, Germany
Maurice Herlihy , J. Eliot B. Moss, Transactional memory: architectural support for lock-free data structures, Proceedings of the 20th annual international symposium on computer architecture, p.289-300, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165164]
Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi , Kim Hazelwood, Pin: building customized program analysis tools with dynamic instrumentation, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA[doi>10.1145/1065010.1065034]
Lev, Y. and Moir, M. 2006. Debugging with transactional memory. In Proceedings of the 1st ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing.
Brandon Lucia , Joseph Devietti , Karin Strauss , Luis Ceze, Atom-Aid: Detecting and Surviving Atomicity Violations, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.277-288, June 21-25, 2008[doi>10.1109/ISCA.2008.4]
Mojtaba Mehrara , Jeff Hao , Po-Chun Hsu , Scott Mahlke, Parallelizing sequential applications on commodity hardware using a low-cost software transactional memory, Proceedings of the 2009 ACM SIGPLAN conference on Programming language design and implementation, June 15-21, 2009, Dublin, Ireland[doi>10.1145/1542476.1542495]
Abdullah Muzahid , Dario Suárez , Shanxiang Qi , Josep Torrellas, SigRace: signature-based data race detection, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555797]
Robert H. B. Netzer , Barton P. Miller, Improving the accuracy of data race detection, Proceedings of the third ACM SIGPLAN symposium on Principles and practice of parallel programming, p.133-144, April 21-24, 1991, Williamsburg, Virginia, USA[doi>10.1145/109625.109640]
Netzer, R. N. and Miller, B. P. 1989. Detecting data races in parallel program executions. In Proceedings of the 1990 Workshop on Advances in Languages and Compilers for Parallel Computing. MIT Press, 109--129.
Robert O'Callahan , Jong-Deok Choi, Hybrid dynamic data race detection, Proceedings of the ninth ACM SIGPLAN symposium on Principles and practice of parallel programming, June 11-13, 2003, San Diego, California, USA[doi>10.1145/781498.781528]
Milos Prvulovic , Josep Torrellas, ReEnact: using thread-level speculation mechanisms to debug data races in multithreaded codes, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859632]
Ricardo Quislant , Eladio Gutierrez , Oscar Plata , Emilio L. Zapata, Improving Signatures by Locality Exploitation for Transactional Memory, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.303-312, September 12-16, 2009[doi>10.1109/PACT.2009.25]
M. V. Ramakrishna , E. Fu , E. Bahcekapili, Efficient Hardware Hashing Functions for High Performance Computers, IEEE Transactions on Computers, v.46 n.12, p.1378-1381, December 1997[doi>10.1109/12.641938]
Paruj Ratanaworabhan , Martin Burtscher , Darko Kirovski , Benjamin Zorn , Rahul Nagpal , Karthik Pattabiraman, Detecting and tolerating asymmetric races, Proceedings of the 14th ACM SIGPLAN symposium on Principles and practice of parallel programming, February 14-18, 2009, Raleigh, NC, USA[doi>10.1145/1504176.1504202]
Patrick Reynolds , Amin Vahdat, Efficient peer-to-peer keyword searching, Proceedings of the ACM/IFIP/USENIX 2003 International Conference on Middleware, June 16-20, 2003, Rio de Janeiro, Brazil
Rhea, S. and Kubiatowicz, J. 2002. Probabilistic location and routing. In INFOCOM 2002. Proceedings of the 21st Annual Joint Conference of the IEEE Computer and Communications Societies. IEEE. Vol. 3, 1248--1257.
Torvald Riegel , Christof Fetzer , Pascal Felber, Time-based transactional memory with scalable time bases, Proceedings of the nineteenth annual ACM symposium on Parallel algorithms and architectures, June 09-11, 2007, San Diego, California, USA[doi>10.1145/1248377.1248415]
Daniel Sanchez , Luke Yen , Mark D. Hill , Karthikeyan Sankaralingam, Implementing Signatures for Transactional Memory, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.123-133, December 01-05, 2007[doi>10.1109/MICRO.2007.24]
Sutirtha Sanyal , Sourav Roy , Adrian Cristal , Osman S. Unsal , Mateo Valero, Dynamically Filtering Thread-Local Variables in Lazy-Lazy Hardware Transactional Memory, Proceedings of the 2009 11th IEEE International Conference on High Performance Computing and Communications, p.171-179, June 25-27, 2009[doi>10.1109/HPCC.2009.84]
Shenghua, Z., Zheng, Q., Yuan, Z., and Xiaolan, P. 2009. A cascade hash design of bloom filter for signature detection. In Proceedings of the International Forum on Information Technology and Applications, (IFITA '09). Vol. 2, 559--562.
Michael F. Spear , Maged M. Michael , Christoph von Praun, RingSTM: scalable transactions with a single atomic instruction, Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures, June 14-16, 2008, Munich, Germany[doi>10.1145/1378533.1378583]
James Tuck , Wonsun Ahn , Luis Ceze , Josep Torrellas, SoftSig: software-exposed hardware signatures for code analysis and optimization, Proceedings of the 13th international conference on Architectural support for programming languages and operating systems, March 01-05, 2008, Seattle, WA, USA[doi>10.1145/1346281.1346300]
Luke Yen , Mark D. Hill, Signatures in transactional memory systems, University of Wisconsin at Madison, Madison, WI, 2009
Luke Yen , Jayaram Bobba , Michael R. Marty , Kevin E. Moore , Haris Volos , Mark D. Hill , Michael M. Swift , David A. Wood, LogTM-SE: Decoupling Hardware Transactional Memory from Caches, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.261-272, February 10-14, 2007[doi>10.1109/HPCA.2007.346204]
Luke Yen , Stark C. Draper , Mark D. Hill, Notary: Hardware techniques to enhance signatures, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.234-245, November 08-12, 2008[doi>10.1109/MICRO.2008.4771794]
Yuan Yu , Tom Rodeheffer , Wei Chen, RaceTrack: efficient detection of data race conditions via adaptive tracking, Proceedings of the twentieth ACM symposium on Operating systems principles, October 23-26, 2005, Brighton, United Kingdom[doi>10.1145/1095810.1095832]
Pin Zhou , Radu Teodorescu , Yuanyuan Zhou, HARD: Hardware-Assisted Lockset-based Race Detection, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.121-132, February 10-14, 2007[doi>10.1109/HPCA.2007.346191]
