{"schemaVersion":{"major":0,"minor":3,"patch":0},"metadata":{"required":true,"roleHeading":"Instance Property","symbolKind":"property","role":"symbol","modules":[{"name":"VHDLMachines"}],"title":"machines","externalID":"s:12VHDLMachines28ArrangementVHDLRepresentableP8machinesSayAA07MachineC0_pGvp","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"machines"},{"kind":"text","text":": [any "},{"preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP","kind":"typeIdentifier","text":"MachineVHDLRepresentable"},{"kind":"text","text":"]"}]},"sections":[],"abstract":[{"text":"The machines within the representation.","type":"text"}],"variants":[{"paths":["\/documentation\/vhdlmachines\/arrangementvhdlrepresentable\/machines"],"traits":[{"interfaceLanguage":"swift"}]}],"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/machines","interfaceLanguage":"swift"},"primaryContentSections":[{"declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"machines","kind":"identifier"},{"text":": [any ","kind":"text"},{"preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP","text":"MachineVHDLRepresentable","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable","kind":"typeIdentifier"},{"text":"] { ","kind":"text"},{"text":"get","kind":"keyword"},{"text":" }","kind":"text"}]}],"kind":"declarations"}],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable"]]},"kind":"symbol","references":{"doc://VHDLMachines/documentation/VHDLMachines/MachineVHDLRepresentable":{"navigatorTitle":[{"kind":"identifier","text":"MachineVHDLRepresentable"}],"type":"topic","abstract":[{"type":"text","text":"Provide abstract "},{"type":"codeVoice","code":"VHDL"},{"text":" representation of a ","type":"text"},{"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","isActive":true},{"text":".","type":"text"}],"fragments":[{"kind":"keyword","text":"protocol"},{"kind":"text","text":" "},{"kind":"identifier","text":"MachineVHDLRepresentable"}],"url":"\/documentation\/vhdlmachines\/machinevhdlrepresentable","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable","title":"MachineVHDLRepresentable","kind":"symbol","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementVHDLRepresentable":{"navigatorTitle":[{"text":"ArrangementVHDLRepresentable","kind":"identifier"}],"fragments":[{"text":"protocol","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ArrangementVHDLRepresentable","kind":"identifier"}],"title":"ArrangementVHDLRepresentable","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable","url":"\/documentation\/vhdlmachines\/arrangementvhdlrepresentable","kind":"symbol","abstract":[{"text":"An arrangement representation in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementVHDLRepresentable/machines":{"required":true,"abstract":[{"type":"text","text":"The machines within the representation."}],"type":"topic","role":"symbol","url":"\/documentation\/vhdlmachines\/arrangementvhdlrepresentable\/machines","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/machines","title":"machines","kind":"symbol","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"machines"},{"kind":"text","text":": [any "},{"kind":"typeIdentifier","text":"MachineVHDLRepresentable","preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP"},{"kind":"text","text":"]"}]},"doc://VHDLMachines/documentation/VHDLMachines/Machine":{"navigatorTitle":[{"kind":"identifier","text":"Machine"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Machine"}],"title":"Machine","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","url":"\/documentation\/vhdlmachines\/machine","kind":"symbol","abstract":[{"type":"text","text":"The VHDL implementation of an LLFSM."}]}}}