// Generated by CIRCT firtool-1.77.0
import "DPI-C" function void IFULaunchARReq();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]

import "DPI-C" function void PerfCountIFU();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]

import "DPI-C" function void IFURecvRResp();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]


// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module IF(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7]
                io_arready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:16:16]
  output        io_arvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:16:16]
  output [31:0] io_araddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:16:16]
  output        io_rready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:16:16]
  input         io_rvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:16:16]
  input  [31:0] io_rrdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:16:16]
  output        io_jumpBus_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:16:16]
  input         io_jumpBus_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:16:16]
  input  [31:0] io_jumpBus_bits_jumpTarget,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:16:16]
  output        io_excepCMD_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:16:16]
  input         io_excepCMD_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:16:16]
  input  [31:0] io_excepCMD_bits_target,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:16:16]
  input         io_toID_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:16:16]
  output        io_toID_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:16:16]
  output [31:0] io_toID_bits_pc,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:16:16]
                io_toID_bits_inst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:16:16]
  output        io_toID_bits_nop,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:16:16]
                io_toID_bits_branchPred,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:16:16]
                io_toID_bits_hasException,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:16:16]
  input         io_flush	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:16:16]
);

  wire        io_toID_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:80:46]
  wire [31:0] io_toID_bits_inst_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:73:29]
  wire        io_excepCMD_ready_0 = io_toID_ready & io_toID_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:80:46, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg  [31:0] PC;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:30:24]
  wire        branchPred = io_toID_bits_inst_0[31] & io_toID_bits_inst_0[6:0] == 7'h63;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:33:{30,35,42,49}, :73:29]
  wire [31:0] npc =
    io_excepCMD_valid
      ? io_excepCMD_bits_target
      : io_jumpBus_valid
          ? io_jumpBus_bits_jumpTarget
          : branchPred
              ? PC
                + {{20{io_toID_bits_inst_0[31]}},
                   io_toID_bits_inst_0[7],
                   io_toID_bits_inst_0[30:25],
                   io_toID_bits_inst_0[11:8],
                   1'h0}
              : PC + 32'h4;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:30:24, :33:{30,35}, :34:{30,50,59,73}, :35:29, :40:39, :73:29, src/main/scala/chisel3/util/Mux.scala:50:70]
  reg         instGetted;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:51:31]
  reg  [31:0] instReg;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:52:28]
  reg         reqFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:57:29]
  wire        io_arvalid_0 = ~reset & ~reqFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:57:29, :58:{21,35,39}]
  wire        _reqValid_T = io_arready & io_arvalid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:58:35, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        io_rready_0 = io_rvalid & ~instGetted;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:51:31, :52:79, :69:30]
  assign io_toID_bits_inst_0 = io_rready_0 ? io_rrdata : instReg;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:52:28, :69:30, :73:29]
  wire        io_toID_bits_nop_0 = PC == 32'hFFFFFFC | io_flush;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:30:24, :75:{28,55}]
  assign io_toID_valid_0 =
    (io_rready_0 | instGetted) & (_reqValid_T | reqFired) | PC == 32'h10000000;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:30:24, :51:31, :57:29, :69:30, :70:31, :71:31, :80:{33,46,52}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7]
    if (_reqValid_T)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      IFULaunchARReq();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (io_rready_0) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:69:30, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      PerfCountIFU();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      IFURecvRResp();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    end
    if (reset) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7]
      PC <= 32'hFFFFFFC;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:30:24]
      instGetted <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:51:31]
      instReg <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:52:28]
      reqFired <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:57:29]
    end
    else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7]
      if (io_excepCMD_ready_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        PC <= npc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:30:24, src/main/scala/chisel3/util/Mux.scala:50:70]
      instGetted <=
        io_rready_0 & ~io_excepCMD_ready_0 | ~io_excepCMD_ready_0 & instGetted;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:51:31, :53:{35,38,52}, :54:20, :69:30, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      if (io_rready_0)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:69:30]
        instReg <= io_rrdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:52:28]
      reqFired <= _reqValid_T & ~io_excepCMD_ready_0 | ~io_excepCMD_ready_0 & reqFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:51:31, :53:38, :57:29, :59:{34,51}, :60:18, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7]
      `FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7]
        `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7]
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7]
        end	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7]
        PC = _RANDOM[2'h0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7, :30:24]
        instGetted = _RANDOM[2'h1][0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7, :51:31]
        instReg = {_RANDOM[2'h1][31:1], _RANDOM[2'h2][0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7, :51:31, :52:28]
        reqFired = _RANDOM[2'h2][1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7, :52:28, :57:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7]
      `FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_arvalid = io_arvalid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7, :58:35]
  assign io_araddr = npc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign io_rready = io_rready_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7, :69:30]
  assign io_jumpBus_ready = io_toID_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7, :80:46]
  assign io_excepCMD_ready = io_excepCMD_ready_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign io_toID_valid = io_toID_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7, :80:46]
  assign io_toID_bits_pc = PC;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7, :30:24]
  assign io_toID_bits_inst = io_toID_bits_inst_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7, :73:29]
  assign io_toID_bits_nop = io_toID_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7, :75:55]
  assign io_toID_bits_branchPred = branchPred;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7, :33:35]
  assign io_toID_bits_hasException = (|(PC[1:0])) & ~io_toID_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:15:7, :30:24, :75:55, :77:{36,43,47,50}]
endmodule

module ImmGen(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:83:7]
  input  [31:0] io_inst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:84:14]
  input  [2:0]  io_instType,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:84:14]
  output [31:0] io_imm	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:84:14]
);

  assign io_imm =
    (io_instType == 3'h1 ? {{21{io_inst[31]}}, io_inst[30:20]} : 32'h0)
    | (io_instType == 3'h2 ? {{21{io_inst[31]}}, io_inst[30:25], io_inst[11:7]} : 32'h0)
    | (io_instType == 3'h3
         ? {{20{io_inst[31]}}, io_inst[7], io_inst[30:25], io_inst[11:8], 1'h0}
         : 32'h0) | (io_instType == 3'h4 ? {io_inst[31:12], 12'h0} : 32'h0)
    | (io_instType == 3'h5
         ? {{12{io_inst[31]}}, io_inst[19:12], io_inst[20], io_inst[30:21], 1'h0}
         : 32'h0);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:83:7, :90:{18,40,45,57,71}, :91:{18,40,45,71,88}, :92:{18,40,45,71,100}, :93:{18,40,48}, :94:{18,40,45,71,88,101}, src/main/scala/chisel3/util/Mux.scala:30:73]
endmodule

module IDU(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:116:7]
  input  [31:0] io_inst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:14]
  output [31:0] io_imm,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:14]
  output [1:0]  io_decodeBundle_aluSrc1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:14]
                io_decodeBundle_aluSrc2,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:14]
  output [3:0]  io_decodeBundle_aluOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:14]
  output [1:0]  io_decodeBundle_mulOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:14]
                io_decodeBundle_divOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:14]
  output [2:0]  io_decodeBundle_bruOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:14]
  output [1:0]  io_decodeBundle_csrOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:14]
  output [3:0]  io_decodeBundle_amoOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:14]
                io_decodeBundle_fuType,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:14]
                io_decodeBundle_memWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:14]
                io_decodeBundle_memRead,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:14]
  output        io_decodeBundle_memSignExt,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:14]
                io_decodeBundle_csrWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:14]
                io_decodeBundle_regWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:14]
                io_decodeBundle_fencei,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:14]
                io_legal	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:14]
);

  wire [31:0] ctrlWord_invInputs = ~io_inst;	// @[src/main/scala/chisel3/util/pla.scala:78:21]
  wire [2:0]  _ctrlWord_andMatrixOutputs_T =
    {ctrlWord_invInputs[4], ctrlWord_invInputs[6], ctrlWord_invInputs[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :91:29, :98:53]
  wire [2:0]  _ctrlWord_andMatrixOutputs_T_2 =
    {io_inst[0], ctrlWord_invInputs[2], ctrlWord_invInputs[5]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [3:0]  _ctrlWord_andMatrixOutputs_T_3 =
    {io_inst[0], ctrlWord_invInputs[2], ctrlWord_invInputs[4], ctrlWord_invInputs[5]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]  _ctrlWord_andMatrixOutputs_T_7 =
    {io_inst[2], ctrlWord_invInputs[3], ctrlWord_invInputs[5]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [3:0]  _ctrlWord_andMatrixOutputs_T_8 =
    {io_inst[2], ctrlWord_invInputs[4], ctrlWord_invInputs[6], ctrlWord_invInputs[13]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [3:0]  _ctrlWord_andMatrixOutputs_T_11 =
    {io_inst[4], ctrlWord_invInputs[6], ctrlWord_invInputs[12], ctrlWord_invInputs[13]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [3:0]  _ctrlWord_andMatrixOutputs_T_15 =
    {ctrlWord_invInputs[2], ctrlWord_invInputs[4], io_inst[5], ctrlWord_invInputs[6]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [3:0]  _ctrlWord_andMatrixOutputs_T_16 =
    {ctrlWord_invInputs[2], ctrlWord_invInputs[4], io_inst[5], ctrlWord_invInputs[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [3:0]  _ctrlWord_andMatrixOutputs_T_18 =
    {io_inst[3], io_inst[5], ctrlWord_invInputs[6], ctrlWord_invInputs[27]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [5:0]  _ctrlWord_andMatrixOutputs_T_19 =
    {io_inst[3],
     io_inst[5],
     ctrlWord_invInputs[6],
     ctrlWord_invInputs[28],
     ctrlWord_invInputs[29],
     ctrlWord_invInputs[30]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]  _ctrlWord_andMatrixOutputs_T_22 = {io_inst[2], io_inst[4], io_inst[5]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [2:0]  _ctrlWord_andMatrixOutputs_T_23 =
    {ctrlWord_invInputs[2], ctrlWord_invInputs[4], io_inst[6]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [1:0]  _ctrlWord_andMatrixOutputs_T_24 = {io_inst[2], io_inst[6]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [1:0]  _ctrlWord_andMatrixOutputs_T_25 = {io_inst[3], io_inst[6]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [3:0]  _ctrlWord_andMatrixOutputs_T_26 =
    {io_inst[4], io_inst[6], ctrlWord_invInputs[12], ctrlWord_invInputs[13]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]  _ctrlWord_andMatrixOutputs_T_27 =
    {io_inst[4],
     io_inst[6],
     ctrlWord_invInputs[12],
     ctrlWord_invInputs[13],
     ctrlWord_invInputs[20]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]  _ctrlWord_andMatrixOutputs_T_31 =
    {io_inst[4], io_inst[12], ctrlWord_invInputs[13]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]  _ctrlWord_andMatrixOutputs_T_32 =
    {ctrlWord_invInputs[2],
     io_inst[4],
     ctrlWord_invInputs[6],
     io_inst[12],
     ctrlWord_invInputs[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]  _ctrlWord_andMatrixOutputs_T_35 = {io_inst[4], io_inst[6], io_inst[12]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [2:0]  _ctrlWord_andMatrixOutputs_T_37 =
    {ctrlWord_invInputs[4], ctrlWord_invInputs[5], io_inst[13]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [5:0]  _ctrlWord_andMatrixOutputs_T_38 =
    {ctrlWord_invInputs[6],
     io_inst[13],
     ctrlWord_invInputs[27],
     ctrlWord_invInputs[28],
     ctrlWord_invInputs[29],
     ctrlWord_invInputs[30]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]  _ctrlWord_andMatrixOutputs_T_39 =
    {io_inst[4], ctrlWord_invInputs[12], io_inst[13]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]  _ctrlWord_andMatrixOutputs_T_40 =
    {ctrlWord_invInputs[2],
     io_inst[4],
     ctrlWord_invInputs[6],
     io_inst[13],
     ctrlWord_invInputs[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]  _ctrlWord_andMatrixOutputs_T_42 =
    {ctrlWord_invInputs[2],
     ctrlWord_invInputs[4],
     io_inst[5],
     ctrlWord_invInputs[6],
     io_inst[13]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]  _ctrlWord_andMatrixOutputs_T_45 = {io_inst[4], io_inst[6], io_inst[13]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [2:0]  _ctrlWord_andMatrixOutputs_T_47 = {io_inst[4], io_inst[12], io_inst[13]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [2:0]  _ctrlWord_andMatrixOutputs_T_51 = {io_inst[4], io_inst[6], io_inst[14]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [6:0]  _ctrlWord_andMatrixOutputs_T_53 =
    {ctrlWord_invInputs[2],
     io_inst[4],
     ctrlWord_invInputs[6],
     io_inst[12],
     ctrlWord_invInputs[13],
     io_inst[14],
     ctrlWord_invInputs[25]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [3:0]  _ctrlWord_andMatrixOutputs_T_55 =
    {ctrlWord_invInputs[2], ctrlWord_invInputs[5], io_inst[13], io_inst[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]  _ctrlWord_andMatrixOutputs_T_57 =
    {ctrlWord_invInputs[2],
     ctrlWord_invInputs[6],
     io_inst[13],
     io_inst[14],
     ctrlWord_invInputs[25]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]  _ctrlWord_andMatrixOutputs_T_59 =
    {ctrlWord_invInputs[2], io_inst[4], io_inst[5], ctrlWord_invInputs[6], io_inst[25]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [3:0]  _ctrlWord_andMatrixOutputs_T_62 =
    {io_inst[3], ctrlWord_invInputs[6], io_inst[27], io_inst[28]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [3:0]  _ctrlWord_andMatrixOutputs_T_63 =
    {io_inst[3], ctrlWord_invInputs[6], io_inst[29], ctrlWord_invInputs[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]  _ctrlWord_andMatrixOutputs_T_65 =
    {io_inst[3],
     ctrlWord_invInputs[6],
     ctrlWord_invInputs[29],
     io_inst[30],
     ctrlWord_invInputs[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [3:0]  _ctrlWord_andMatrixOutputs_T_70 =
    {io_inst[3], ctrlWord_invInputs[6], io_inst[29], io_inst[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]  _ctrlWord_andMatrixOutputs_T_71 =
    {io_inst[3], ctrlWord_invInputs[6], ctrlWord_invInputs[29], io_inst[30], io_inst[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [22:0] _ctrlWord_orMatrixOutputs_T =
    {&{ctrlWord_invInputs[0],
       ctrlWord_invInputs[1],
       ctrlWord_invInputs[2],
       ctrlWord_invInputs[3],
       ctrlWord_invInputs[4],
       ctrlWord_invInputs[5],
       ctrlWord_invInputs[6],
       ctrlWord_invInputs[7],
       ctrlWord_invInputs[8],
       ctrlWord_invInputs[9],
       ctrlWord_invInputs[10],
       ctrlWord_invInputs[11],
       ctrlWord_invInputs[12],
       ctrlWord_invInputs[13],
       ctrlWord_invInputs[14],
       ctrlWord_invInputs[15],
       ctrlWord_invInputs[16],
       ctrlWord_invInputs[17],
       ctrlWord_invInputs[18],
       ctrlWord_invInputs[19],
       ctrlWord_invInputs[20],
       ctrlWord_invInputs[21],
       ctrlWord_invInputs[22],
       ctrlWord_invInputs[23],
       ctrlWord_invInputs[24],
       ctrlWord_invInputs[25],
       ctrlWord_invInputs[26],
       ctrlWord_invInputs[27],
       ctrlWord_invInputs[28],
       ctrlWord_invInputs[29],
       ctrlWord_invInputs[30],
       ctrlWord_invInputs[31]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[2],
       ctrlWord_invInputs[3],
       ctrlWord_invInputs[4],
       ctrlWord_invInputs[5],
       ctrlWord_invInputs[6],
       ctrlWord_invInputs[13]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[2],
       ctrlWord_invInputs[3],
       ctrlWord_invInputs[4],
       ctrlWord_invInputs[6],
       ctrlWord_invInputs[12],
       ctrlWord_invInputs[14]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[2],
       ctrlWord_invInputs[3],
       ctrlWord_invInputs[6],
       ctrlWord_invInputs[12],
       ctrlWord_invInputs[13],
       ctrlWord_invInputs[14],
       ctrlWord_invInputs[25],
       ctrlWord_invInputs[26],
       ctrlWord_invInputs[27],
       ctrlWord_invInputs[28],
       ctrlWord_invInputs[29],
       ctrlWord_invInputs[31]},
     &{io_inst[0],
       io_inst[1],
       io_inst[2],
       io_inst[3],
       ctrlWord_invInputs[4],
       ctrlWord_invInputs[5],
       ctrlWord_invInputs[6],
       ctrlWord_invInputs[7],
       ctrlWord_invInputs[8],
       ctrlWord_invInputs[9],
       ctrlWord_invInputs[10],
       ctrlWord_invInputs[11],
       ctrlWord_invInputs[12],
       ctrlWord_invInputs[13],
       ctrlWord_invInputs[14],
       ctrlWord_invInputs[15],
       ctrlWord_invInputs[16],
       ctrlWord_invInputs[17],
       ctrlWord_invInputs[18],
       ctrlWord_invInputs[19],
       ctrlWord_invInputs[28],
       ctrlWord_invInputs[29],
       ctrlWord_invInputs[30],
       ctrlWord_invInputs[31]},
     &{io_inst[0],
       io_inst[1],
       io_inst[2],
       io_inst[3],
       ctrlWord_invInputs[4],
       ctrlWord_invInputs[5],
       ctrlWord_invInputs[6],
       ctrlWord_invInputs[7],
       ctrlWord_invInputs[8],
       ctrlWord_invInputs[9],
       ctrlWord_invInputs[10],
       ctrlWord_invInputs[11],
       ctrlWord_invInputs[13],
       ctrlWord_invInputs[14],
       ctrlWord_invInputs[15],
       ctrlWord_invInputs[16],
       ctrlWord_invInputs[17],
       ctrlWord_invInputs[18],
       ctrlWord_invInputs[19],
       ctrlWord_invInputs[20],
       ctrlWord_invInputs[21],
       ctrlWord_invInputs[22],
       ctrlWord_invInputs[23],
       ctrlWord_invInputs[24],
       ctrlWord_invInputs[25],
       ctrlWord_invInputs[26],
       ctrlWord_invInputs[27],
       ctrlWord_invInputs[28],
       ctrlWord_invInputs[29],
       ctrlWord_invInputs[30],
       ctrlWord_invInputs[31]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[3],
       io_inst[4],
       ctrlWord_invInputs[5],
       ctrlWord_invInputs[6],
       ctrlWord_invInputs[12]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[3],
       io_inst[4],
       ctrlWord_invInputs[6],
       ctrlWord_invInputs[25],
       ctrlWord_invInputs[26],
       ctrlWord_invInputs[27],
       ctrlWord_invInputs[28],
       ctrlWord_invInputs[29],
       ctrlWord_invInputs[30],
       ctrlWord_invInputs[31]},
     &{io_inst[0],
       io_inst[1],
       io_inst[2],
       ctrlWord_invInputs[3],
       io_inst[4],
       ctrlWord_invInputs[6]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[2],
       ctrlWord_invInputs[3],
       ctrlWord_invInputs[4],
       io_inst[5],
       ctrlWord_invInputs[13],
       ctrlWord_invInputs[14]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[3],
       io_inst[4],
       io_inst[5],
       ctrlWord_invInputs[6],
       ctrlWord_invInputs[26],
       ctrlWord_invInputs[27],
       ctrlWord_invInputs[28],
       ctrlWord_invInputs[29],
       ctrlWord_invInputs[30],
       ctrlWord_invInputs[31]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[2],
       ctrlWord_invInputs[3],
       io_inst[4],
       io_inst[5],
       ctrlWord_invInputs[7],
       ctrlWord_invInputs[8],
       ctrlWord_invInputs[9],
       ctrlWord_invInputs[10],
       ctrlWord_invInputs[11],
       ctrlWord_invInputs[14],
       ctrlWord_invInputs[15],
       ctrlWord_invInputs[16],
       ctrlWord_invInputs[17],
       ctrlWord_invInputs[18],
       ctrlWord_invInputs[19],
       ctrlWord_invInputs[21],
       ctrlWord_invInputs[22],
       ctrlWord_invInputs[23],
       ctrlWord_invInputs[24],
       ctrlWord_invInputs[25],
       ctrlWord_invInputs[26],
       ctrlWord_invInputs[27],
       ctrlWord_invInputs[28],
       ctrlWord_invInputs[29],
       ctrlWord_invInputs[30],
       ctrlWord_invInputs[31]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[3],
       ctrlWord_invInputs[4],
       io_inst[5],
       io_inst[6],
       ctrlWord_invInputs[12],
       ctrlWord_invInputs[13],
       ctrlWord_invInputs[14]},
     &{io_inst[0],
       io_inst[1],
       io_inst[2],
       io_inst[3],
       ctrlWord_invInputs[4],
       io_inst[5],
       io_inst[6]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[2],
       ctrlWord_invInputs[3],
       io_inst[4],
       io_inst[5],
       io_inst[6],
       io_inst[12]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[3],
       io_inst[4],
       ctrlWord_invInputs[5],
       ctrlWord_invInputs[6],
       io_inst[13]},
     &{io_inst[0],
       io_inst[1],
       io_inst[2],
       io_inst[3],
       ctrlWord_invInputs[4],
       io_inst[5],
       ctrlWord_invInputs[12],
       io_inst[13],
       ctrlWord_invInputs[14],
       ctrlWord_invInputs[27],
       ctrlWord_invInputs[28]},
     &{io_inst[0],
       io_inst[1],
       io_inst[2],
       io_inst[3],
       ctrlWord_invInputs[4],
       io_inst[5],
       ctrlWord_invInputs[12],
       io_inst[13],
       ctrlWord_invInputs[14],
       ctrlWord_invInputs[20],
       ctrlWord_invInputs[21],
       ctrlWord_invInputs[22],
       ctrlWord_invInputs[23],
       ctrlWord_invInputs[24],
       ctrlWord_invInputs[29],
       ctrlWord_invInputs[30],
       ctrlWord_invInputs[31]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[2],
       ctrlWord_invInputs[3],
       io_inst[4],
       io_inst[5],
       io_inst[6],
       io_inst[13]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[2],
       ctrlWord_invInputs[3],
       ctrlWord_invInputs[4],
       io_inst[5],
       io_inst[6],
       io_inst[14]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[3],
       io_inst[4],
       ctrlWord_invInputs[6],
       io_inst[12],
       ctrlWord_invInputs[13],
       io_inst[14],
       ctrlWord_invInputs[25],
       ctrlWord_invInputs[26],
       ctrlWord_invInputs[27],
       ctrlWord_invInputs[28],
       ctrlWord_invInputs[29],
       ctrlWord_invInputs[31]},
     &{io_inst[0],
       io_inst[1],
       io_inst[2],
       io_inst[3],
       ctrlWord_invInputs[4],
       io_inst[5],
       ctrlWord_invInputs[12],
       io_inst[13],
       ctrlWord_invInputs[14],
       io_inst[27],
       ctrlWord_invInputs[29],
       ctrlWord_invInputs[30],
       ctrlWord_invInputs[31]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[2],
       ctrlWord_invInputs[3],
       io_inst[4],
       io_inst[5],
       io_inst[6],
       ctrlWord_invInputs[7],
       ctrlWord_invInputs[8],
       ctrlWord_invInputs[9],
       ctrlWord_invInputs[10],
       ctrlWord_invInputs[11],
       ctrlWord_invInputs[14],
       ctrlWord_invInputs[15],
       ctrlWord_invInputs[16],
       ctrlWord_invInputs[17],
       ctrlWord_invInputs[18],
       ctrlWord_invInputs[19],
       ctrlWord_invInputs[20],
       io_inst[21],
       ctrlWord_invInputs[22],
       ctrlWord_invInputs[23],
       ctrlWord_invInputs[24],
       ctrlWord_invInputs[25],
       ctrlWord_invInputs[26],
       ctrlWord_invInputs[27],
       io_inst[28],
       io_inst[29],
       ctrlWord_invInputs[30],
       ctrlWord_invInputs[31]}};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  ImmGen immExt (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:164:22]
    .io_inst     (io_inst),
    .io_instType
      ({|{&_ctrlWord_andMatrixOutputs_T_7,
          &_ctrlWord_andMatrixOutputs_T_8,
          &_ctrlWord_andMatrixOutputs_T_22,
          &_ctrlWord_andMatrixOutputs_T_25,
          &_ctrlWord_andMatrixOutputs_T_26},
        |{&_ctrlWord_andMatrixOutputs_T_8,
          &_ctrlWord_andMatrixOutputs_T_16,
          &_ctrlWord_andMatrixOutputs_T_23,
          &_ctrlWord_andMatrixOutputs_T_26},
        |{&_ctrlWord_andMatrixOutputs_T_2,
          &_ctrlWord_andMatrixOutputs_T_23,
          &_ctrlWord_andMatrixOutputs_T_24,
          &_ctrlWord_andMatrixOutputs_T_35,
          &_ctrlWord_andMatrixOutputs_T_45}}),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:128:26, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
    .io_imm      (io_imm)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:164:22]
  assign io_decodeBundle_aluSrc1 =
    {|{&_ctrlWord_andMatrixOutputs_T_7,
       &_ctrlWord_andMatrixOutputs_T_23,
       &_ctrlWord_andMatrixOutputs_T_25,
       &_ctrlWord_andMatrixOutputs_T_51},
     |{&_ctrlWord_andMatrixOutputs_T_22,
       &_ctrlWord_andMatrixOutputs_T_27,
       &_ctrlWord_andMatrixOutputs_T_51}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:116:7, :132:35, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  assign io_decodeBundle_aluSrc2 =
    {|{&_ctrlWord_andMatrixOutputs_T_18,
       &_ctrlWord_andMatrixOutputs_T_19,
       &_ctrlWord_andMatrixOutputs_T_27,
       &_ctrlWord_andMatrixOutputs_T_35,
       &_ctrlWord_andMatrixOutputs_T_45,
       &_ctrlWord_andMatrixOutputs_T_62},
     |{&_ctrlWord_andMatrixOutputs_T_2,
       &_ctrlWord_andMatrixOutputs_T_7,
       &_ctrlWord_andMatrixOutputs_T_16,
       &_ctrlWord_andMatrixOutputs_T_22,
       &_ctrlWord_andMatrixOutputs_T_23,
       &_ctrlWord_andMatrixOutputs_T_24,
       &_ctrlWord_andMatrixOutputs_T_27,
       &_ctrlWord_andMatrixOutputs_T_45}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:116:7, :134:35, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  assign io_decodeBundle_aluOp =
    {&_ctrlWord_andMatrixOutputs_T_53,
     |{&_ctrlWord_andMatrixOutputs_T_32,
       &_ctrlWord_andMatrixOutputs_T_40,
       &{ctrlWord_invInputs[2],
         io_inst[4],
         ctrlWord_invInputs[5],
         ctrlWord_invInputs[12],
         ctrlWord_invInputs[13],
         io_inst[14]},
       &{ctrlWord_invInputs[2],
         io_inst[4],
         ctrlWord_invInputs[12],
         ctrlWord_invInputs[13],
         io_inst[14],
         ctrlWord_invInputs[25]}},
     |{&_ctrlWord_andMatrixOutputs_T_32,
       &_ctrlWord_andMatrixOutputs_T_55,
       &_ctrlWord_andMatrixOutputs_T_57},
     |{&_ctrlWord_andMatrixOutputs_T_40,
       &{ctrlWord_invInputs[2],
         ctrlWord_invInputs[5],
         ctrlWord_invInputs[12],
         io_inst[13],
         io_inst[14]},
       &{ctrlWord_invInputs[2],
         ctrlWord_invInputs[6],
         ctrlWord_invInputs[12],
         io_inst[13],
         io_inst[14],
         ctrlWord_invInputs[25]},
       &{ctrlWord_invInputs[2],
         io_inst[4],
         io_inst[5],
         ctrlWord_invInputs[6],
         io_inst[30]},
       &{ctrlWord_invInputs[2],
         io_inst[4],
         ctrlWord_invInputs[5],
         io_inst[12],
         ctrlWord_invInputs[13],
         io_inst[30]}}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:116:7, :136:33, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  assign io_decodeBundle_mulOp =
    {|{&_ctrlWord_andMatrixOutputs_T_31, &_ctrlWord_andMatrixOutputs_T_39},
     &_ctrlWord_andMatrixOutputs_T_40};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:116:7, :138:33, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  assign io_decodeBundle_divOp =
    {&_ctrlWord_andMatrixOutputs_T_38,
     |{&_ctrlWord_andMatrixOutputs_T_11, &_ctrlWord_andMatrixOutputs_T_39}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:116:7, :140:33, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  assign io_decodeBundle_bruOp =
    {|{&_ctrlWord_andMatrixOutputs_T,
       &_ctrlWord_andMatrixOutputs_T_3,
       &_ctrlWord_andMatrixOutputs_T_7,
       &_ctrlWord_andMatrixOutputs_T_11,
       &_ctrlWord_andMatrixOutputs_T_16,
       &_ctrlWord_andMatrixOutputs_T_22,
       &_ctrlWord_andMatrixOutputs_T_24,
       &_ctrlWord_andMatrixOutputs_T_26,
       &_ctrlWord_andMatrixOutputs_T_31,
       &_ctrlWord_andMatrixOutputs_T_45,
       &_ctrlWord_andMatrixOutputs_T_55,
       &_ctrlWord_andMatrixOutputs_T_57,
       &_ctrlWord_andMatrixOutputs_T_59},
     |{&_ctrlWord_andMatrixOutputs_T,
       &_ctrlWord_andMatrixOutputs_T_7,
       &_ctrlWord_andMatrixOutputs_T_11,
       &_ctrlWord_andMatrixOutputs_T_22,
       &_ctrlWord_andMatrixOutputs_T_24,
       &_ctrlWord_andMatrixOutputs_T_26,
       &_ctrlWord_andMatrixOutputs_T_31,
       &_ctrlWord_andMatrixOutputs_T_35,
       &_ctrlWord_andMatrixOutputs_T_39,
       &{ctrlWord_invInputs[13], io_inst[14]},
       &_ctrlWord_andMatrixOutputs_T_55,
       &_ctrlWord_andMatrixOutputs_T_57,
       &_ctrlWord_andMatrixOutputs_T_59},
     &{ctrlWord_invInputs[2], ctrlWord_invInputs[4], io_inst[6], io_inst[12]}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:116:7, :142:33, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  assign io_decodeBundle_csrOp =
    {|{&_ctrlWord_andMatrixOutputs_T,
       &_ctrlWord_andMatrixOutputs_T_2,
       &_ctrlWord_andMatrixOutputs_T_7,
       &_ctrlWord_andMatrixOutputs_T_11,
       &_ctrlWord_andMatrixOutputs_T_22,
       &_ctrlWord_andMatrixOutputs_T_23,
       &_ctrlWord_andMatrixOutputs_T_24,
       &_ctrlWord_andMatrixOutputs_T_26,
       &_ctrlWord_andMatrixOutputs_T_32,
       &_ctrlWord_andMatrixOutputs_T_38,
       &_ctrlWord_andMatrixOutputs_T_39,
       &_ctrlWord_andMatrixOutputs_T_53,
       &_ctrlWord_andMatrixOutputs_T_59},
     |{&_ctrlWord_andMatrixOutputs_T,
       &_ctrlWord_andMatrixOutputs_T_2,
       &_ctrlWord_andMatrixOutputs_T_7,
       &_ctrlWord_andMatrixOutputs_T_11,
       &_ctrlWord_andMatrixOutputs_T_22,
       &_ctrlWord_andMatrixOutputs_T_23,
       &_ctrlWord_andMatrixOutputs_T_24,
       &_ctrlWord_andMatrixOutputs_T_26,
       &_ctrlWord_andMatrixOutputs_T_32,
       &_ctrlWord_andMatrixOutputs_T_38,
       &_ctrlWord_andMatrixOutputs_T_47,
       &_ctrlWord_andMatrixOutputs_T_53,
       &_ctrlWord_andMatrixOutputs_T_59}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:116:7, :144:33, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  assign io_decodeBundle_amoOp =
    {|{&_ctrlWord_andMatrixOutputs_T_70, &_ctrlWord_andMatrixOutputs_T_71},
     |{&_ctrlWord_andMatrixOutputs_T_63,
       &_ctrlWord_andMatrixOutputs_T_65,
       &{ctrlWord_invInputs[29], ctrlWord_invInputs[30], io_inst[31]}},
     |{&_ctrlWord_andMatrixOutputs_T_19,
       &_ctrlWord_andMatrixOutputs_T_65,
       &{io_inst[29], io_inst[30], io_inst[31]}},
     |{&_ctrlWord_andMatrixOutputs_T_38,
       &_ctrlWord_andMatrixOutputs_T_62,
       &{io_inst[29], io_inst[30], ctrlWord_invInputs[31]},
       &_ctrlWord_andMatrixOutputs_T_71}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:116:7, :146:33, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  assign io_decodeBundle_fuType =
    {1'h0,
     |{&_ctrlWord_andMatrixOutputs_T_18,
       &_ctrlWord_andMatrixOutputs_T_19,
       &_ctrlWord_andMatrixOutputs_T_59,
       &_ctrlWord_andMatrixOutputs_T_62},
     |{&_ctrlWord_andMatrixOutputs_T_18,
       &_ctrlWord_andMatrixOutputs_T_19,
       &_ctrlWord_andMatrixOutputs_T_23,
       &_ctrlWord_andMatrixOutputs_T_24,
       &_ctrlWord_andMatrixOutputs_T_27,
       &_ctrlWord_andMatrixOutputs_T_35,
       &_ctrlWord_andMatrixOutputs_T_45,
       &_ctrlWord_andMatrixOutputs_T_62},
     |{&_ctrlWord_andMatrixOutputs_T_3,
       &_ctrlWord_andMatrixOutputs_T_15,
       &_ctrlWord_andMatrixOutputs_T_27,
       &_ctrlWord_andMatrixOutputs_T_35,
       &_ctrlWord_andMatrixOutputs_T_45,
       &{ctrlWord_invInputs[2],
         io_inst[5],
         ctrlWord_invInputs[6],
         io_inst[14],
         io_inst[25]}}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:116:7, :130:34, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  assign io_decodeBundle_memWrite =
    {|{&_ctrlWord_andMatrixOutputs_T_19,
       &_ctrlWord_andMatrixOutputs_T_42,
       &_ctrlWord_andMatrixOutputs_T_62,
       &_ctrlWord_andMatrixOutputs_T_63,
       &_ctrlWord_andMatrixOutputs_T_65,
       &_ctrlWord_andMatrixOutputs_T_70,
       &_ctrlWord_andMatrixOutputs_T_71},
     |{&_ctrlWord_andMatrixOutputs_T_19,
       &_ctrlWord_andMatrixOutputs_T_42,
       &_ctrlWord_andMatrixOutputs_T_62,
       &_ctrlWord_andMatrixOutputs_T_63,
       &_ctrlWord_andMatrixOutputs_T_65,
       &_ctrlWord_andMatrixOutputs_T_70,
       &_ctrlWord_andMatrixOutputs_T_71},
     |{&_ctrlWord_andMatrixOutputs_T_19,
       &{ctrlWord_invInputs[4], io_inst[5], ctrlWord_invInputs[6], io_inst[12]},
       &_ctrlWord_andMatrixOutputs_T_42,
       &_ctrlWord_andMatrixOutputs_T_62,
       &_ctrlWord_andMatrixOutputs_T_63,
       &_ctrlWord_andMatrixOutputs_T_65,
       &_ctrlWord_andMatrixOutputs_T_70,
       &_ctrlWord_andMatrixOutputs_T_71},
     |{&_ctrlWord_andMatrixOutputs_T_15,
       &_ctrlWord_andMatrixOutputs_T_19,
       &_ctrlWord_andMatrixOutputs_T_62,
       &_ctrlWord_andMatrixOutputs_T_63,
       &_ctrlWord_andMatrixOutputs_T_65,
       &_ctrlWord_andMatrixOutputs_T_70,
       &_ctrlWord_andMatrixOutputs_T_71}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:116:7, :148:36, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  assign io_decodeBundle_memRead =
    {|{&_ctrlWord_andMatrixOutputs_T_18,
       &_ctrlWord_andMatrixOutputs_T_19,
       &_ctrlWord_andMatrixOutputs_T_37},
     |{&_ctrlWord_andMatrixOutputs_T_18,
       &_ctrlWord_andMatrixOutputs_T_19,
       &_ctrlWord_andMatrixOutputs_T_37},
     |{&_ctrlWord_andMatrixOutputs_T_18,
       &_ctrlWord_andMatrixOutputs_T_19,
       &{ctrlWord_invInputs[2],
         ctrlWord_invInputs[4],
         ctrlWord_invInputs[5],
         io_inst[12]},
       &_ctrlWord_andMatrixOutputs_T_37},
     |{&_ctrlWord_andMatrixOutputs_T_3,
       &_ctrlWord_andMatrixOutputs_T_18,
       &_ctrlWord_andMatrixOutputs_T_19}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:116:7, :150:35, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  assign io_decodeBundle_memSignExt = &_ctrlWord_andMatrixOutputs_T;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:116:7, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  assign io_decodeBundle_csrWrite =
    |{&_ctrlWord_andMatrixOutputs_T_35, &_ctrlWord_andMatrixOutputs_T_45};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:116:7, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  assign io_decodeBundle_regWrite =
    |{&_ctrlWord_andMatrixOutputs_T_2,
      &_ctrlWord_andMatrixOutputs_T_7,
      &_ctrlWord_andMatrixOutputs_T_11,
      &_ctrlWord_andMatrixOutputs_T_18,
      &_ctrlWord_andMatrixOutputs_T_19,
      &_ctrlWord_andMatrixOutputs_T_22,
      &_ctrlWord_andMatrixOutputs_T_24,
      &_ctrlWord_andMatrixOutputs_T_32,
      &_ctrlWord_andMatrixOutputs_T_35,
      &_ctrlWord_andMatrixOutputs_T_39,
      &_ctrlWord_andMatrixOutputs_T_47,
      &_ctrlWord_andMatrixOutputs_T_53,
      &_ctrlWord_andMatrixOutputs_T_59,
      &_ctrlWord_andMatrixOutputs_T_62};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:116:7, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  assign io_decodeBundle_fencei = &_ctrlWord_andMatrixOutputs_T_8;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:116:7, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  assign io_legal = |_ctrlWord_orMatrixOutputs_T;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:116:7, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
endmodule

import "DPI-C" function void ebreak(	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
  input int inst
);


import "DPI-C" function void PerfCountIDU(	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
  input byte fuType
);


import "DPI-C" function void PerfCountInstFlushed();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]

module ID(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7]
  output        io_fromIF_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  input         io_fromIF_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  input  [31:0] io_fromIF_bits_pc,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
                io_fromIF_bits_inst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  input         io_fromIF_bits_nop,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
                io_fromIF_bits_branchPred,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
                io_fromIF_bits_hasException,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
                io_toEXE_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  output [1:0]  io_toEXE_bits_decodeBundle_aluSrc1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
                io_toEXE_bits_decodeBundle_aluSrc2,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  output [3:0]  io_toEXE_bits_decodeBundle_aluOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  output [1:0]  io_toEXE_bits_decodeBundle_mulOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
                io_toEXE_bits_decodeBundle_divOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  output [2:0]  io_toEXE_bits_decodeBundle_bruOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  output [1:0]  io_toEXE_bits_decodeBundle_csrOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  output [3:0]  io_toEXE_bits_decodeBundle_amoOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
                io_toEXE_bits_decodeBundle_fuType,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
                io_toEXE_bits_decodeBundle_memWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
                io_toEXE_bits_decodeBundle_memRead,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  output        io_toEXE_bits_decodeBundle_memSignExt,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
                io_toEXE_bits_decodeBundle_csrWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
                io_toEXE_bits_decodeBundle_regWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
                io_toEXE_bits_decodeBundle_fencei,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  output [31:0] io_toEXE_bits_pc,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
                io_toEXE_bits_imm,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
                io_toEXE_bits_rs1Data,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
                io_toEXE_bits_rs2Data,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
                io_toEXE_bits_csrData,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  output [11:0] io_toEXE_bits_funct12,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  output [4:0]  io_toEXE_bits_rd,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
                io_toEXE_bits_rs1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  output        io_toEXE_bits_nop,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
                io_toEXE_bits_mret,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
                io_toEXE_bits_branchPred,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
                io_toEXE_bits_hasException,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  output [3:0]  io_toEXE_bits_exceptionCode,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  output [31:0] io_toEXE_bits_inst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  output        io_toEXE_bits_ftrace_doFtrace,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  output [4:0]  io_toEXE_bits_ftrace_rd,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
                io_toEXE_bits_ftrace_rs1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
                io_readPort1_raddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  input  [31:0] io_readPort1_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  output [4:0]  io_readPort2_raddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  input  [31:0] io_readPort2_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  output [11:0] io_csrReadPort_raddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  input  [31:0] io_csrReadPort_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  output [4:0]  io_bypassPort_rs1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
                io_bypassPort_rs2,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  input         io_bypassPort_newestDataGetable,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  input  [1:0]  io_bypassPort_bypassTypeA,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
                io_bypassPort_bypassTypeB,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  input  [31:0] io_bypassDataFromOtherStage_fromEXE,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
                io_bypassDataFromOtherStage_fromMEM,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
                io_bypassDataFromOtherStage_fromWB,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  output        io_fencei,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
  input         io_flush	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:31:16]
);

  wire       io_toEXE_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:140:{45,54,66}]
  wire [1:0] _idu_io_decodeBundle_aluSrc1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:65:21]
  wire [2:0] _idu_io_decodeBundle_bruOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:65:21]
  wire [3:0] _idu_io_decodeBundle_fuType;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:65:21]
  wire [3:0] _idu_io_decodeBundle_memWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:65:21]
  wire [3:0] _idu_io_decodeBundle_memRead;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:65:21]
  wire       _idu_io_decodeBundle_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:65:21]
  wire       _idu_io_decodeBundle_fencei;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:65:21]
  wire       _idu_io_legal;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:65:21]
  reg        hasFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:49:29]
  wire       isECALL =
    io_fromIF_bits_inst[6:0] == 7'h73 & io_fromIF_bits_inst[31:20] == 12'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:89:23, :90:{23,30,41,52}]
  wire       isMRET =
    io_fromIF_bits_inst[6:0] == 7'h73 & io_fromIF_bits_inst[31:20] == 12'h302;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:89:23, :90:23, :91:{30,41,52}]
  assign io_toEXE_bits_nop_0 =
    io_fromIF_bits_nop | ~io_bypassPort_newestDataGetable | hasFired | io_flush;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:46:17, :49:29, :140:{45,54,66}]
  wire       io_fromIF_ready_0 = io_toEXE_ready & io_bypassPort_newestDataGetable;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:145:39]
  wire       _hasFired_T_1 = io_fromIF_ready_0 & io_fromIF_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:145:39, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire       _GEN = io_toEXE_ready & ~hasFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:49:29, :151:{41,44}]
  always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7]
    if (~io_toEXE_bits_nop_0)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:61:74, :140:{45,54,66}, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      ebreak(io_fromIF_bits_inst);	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (_GEN & _idu_io_legal & ~io_toEXE_bits_nop_0)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:61:74, :65:21, :140:{45,54,66}, :151:{41,54,70}, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      PerfCountIDU({4'h0, _idu_io_decodeBundle_fuType});	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:65:21, :151:96, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (_GEN & io_toEXE_bits_nop_0)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:140:{45,54,66}, :151:41, :155:54, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      PerfCountInstFlushed();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (reset)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7]
      hasFired <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :49:29]
    else	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7]
      hasFired <=
        io_toEXE_ready & ~_hasFired_T_1 & io_bypassPort_newestDataGetable | ~_hasFired_T_1
        & hasFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:49:29, :50:{25,28,44,54}, :51:18, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7]
      `FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7]
        `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7]
        hasFired = _RANDOM[/*Zero width*/ 1'b0][0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :49:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7]
      `FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  IDU idu (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:65:21]
    .io_inst                    (io_fromIF_bits_inst),
    .io_imm                     (io_toEXE_bits_imm),
    .io_decodeBundle_aluSrc1    (_idu_io_decodeBundle_aluSrc1),
    .io_decodeBundle_aluSrc2    (io_toEXE_bits_decodeBundle_aluSrc2),
    .io_decodeBundle_aluOp      (io_toEXE_bits_decodeBundle_aluOp),
    .io_decodeBundle_mulOp      (io_toEXE_bits_decodeBundle_mulOp),
    .io_decodeBundle_divOp      (io_toEXE_bits_decodeBundle_divOp),
    .io_decodeBundle_bruOp      (_idu_io_decodeBundle_bruOp),
    .io_decodeBundle_csrOp      (io_toEXE_bits_decodeBundle_csrOp),
    .io_decodeBundle_amoOp      (io_toEXE_bits_decodeBundle_amoOp),
    .io_decodeBundle_fuType     (_idu_io_decodeBundle_fuType),
    .io_decodeBundle_memWrite   (_idu_io_decodeBundle_memWrite),
    .io_decodeBundle_memRead    (_idu_io_decodeBundle_memRead),
    .io_decodeBundle_memSignExt (io_toEXE_bits_decodeBundle_memSignExt),
    .io_decodeBundle_csrWrite   (io_toEXE_bits_decodeBundle_csrWrite),
    .io_decodeBundle_regWrite   (_idu_io_decodeBundle_regWrite),
    .io_decodeBundle_fencei     (_idu_io_decodeBundle_fencei),
    .io_legal                   (_idu_io_legal)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:65:21]
  assign io_fromIF_ready = io_fromIF_ready_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :145:39]
  assign io_toEXE_bits_decodeBundle_aluSrc1 = _idu_io_decodeBundle_aluSrc1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :65:21]
  assign io_toEXE_bits_decodeBundle_bruOp = _idu_io_decodeBundle_bruOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :65:21]
  assign io_toEXE_bits_decodeBundle_fuType = _idu_io_decodeBundle_fuType;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :65:21]
  assign io_toEXE_bits_decodeBundle_memWrite =
    _idu_io_decodeBundle_memWrite & {4{~io_toEXE_bits_nop_0}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :61:74, :65:21, :74:{73,79}, :140:{45,54,66}]
  assign io_toEXE_bits_decodeBundle_memRead =
    _idu_io_decodeBundle_memRead & {4{~io_toEXE_bits_nop_0}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :61:74, :65:21, :73:{72,78}, :140:{45,54,66}]
  assign io_toEXE_bits_decodeBundle_regWrite =
    _idu_io_decodeBundle_regWrite & ~io_toEXE_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :61:74, :65:21, :72:73, :140:{45,54,66}]
  assign io_toEXE_bits_decodeBundle_fencei = _idu_io_decodeBundle_fencei;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :65:21]
  assign io_toEXE_bits_pc = io_fromIF_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7]
  assign io_toEXE_bits_rs1Data =
    (io_bypassPort_bypassTypeA == 2'h0 ? io_bypassDataFromOtherStage_fromEXE : 32'h0)
    | (io_bypassPort_bypassTypeA == 2'h1 ? io_bypassDataFromOtherStage_fromMEM : 32'h0)
    | (io_bypassPort_bypassTypeA == 2'h2 ? io_bypassDataFromOtherStage_fromWB : 32'h0)
    | ((&io_bypassPort_bypassTypeA) ? io_readPort1_rdata : 32'h0);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :91:52, :120:22, :121:22, :122:22, :123:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_toEXE_bits_rs2Data =
    (io_bypassPort_bypassTypeB == 2'h0 ? io_bypassDataFromOtherStage_fromEXE : 32'h0)
    | (io_bypassPort_bypassTypeB == 2'h1 ? io_bypassDataFromOtherStage_fromMEM : 32'h0)
    | (io_bypassPort_bypassTypeB == 2'h2 ? io_bypassDataFromOtherStage_fromWB : 32'h0)
    | ((&io_bypassPort_bypassTypeB) ? io_readPort2_rdata : 32'h0);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :91:52, :126:22, :127:22, :128:22, :129:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_toEXE_bits_csrData = io_csrReadPort_rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7]
  assign io_toEXE_bits_funct12 = io_fromIF_bits_inst[31:20];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :89:23]
  assign io_toEXE_bits_rd = io_fromIF_bits_inst[11:7];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :57:23]
  assign io_toEXE_bits_rs1 = io_fromIF_bits_inst[19:15];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :55:23]
  assign io_toEXE_bits_nop = io_toEXE_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :140:{45,54,66}]
  assign io_toEXE_bits_mret = isMRET;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :91:41]
  assign io_toEXE_bits_branchPred = io_fromIF_bits_branchPred;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7]
  assign io_toEXE_bits_hasException =
    (io_fromIF_bits_hasException | isECALL | ~_idu_io_legal) & ~io_toEXE_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :61:74, :65:21, :90:41, :103:{64,75,78,93}, :140:{45,54,66}]
  assign io_toEXE_bits_exceptionCode = _idu_io_legal ? (isECALL ? 4'hB : 4'h0) : 4'h2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :65:21, :90:41, :161:62, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign io_toEXE_bits_inst = io_fromIF_bits_inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7]
  assign io_toEXE_bits_ftrace_doFtrace =
    _idu_io_decodeBundle_fuType == 4'h2 & _idu_io_decodeBundle_bruOp == 3'h6;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :65:21, :161:{62,77,99}]
  assign io_toEXE_bits_ftrace_rd = io_fromIF_bits_inst[11:7];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :57:23]
  assign io_toEXE_bits_ftrace_rs1 =
    _idu_io_decodeBundle_aluSrc1 == 2'h2 ? 5'h0 : io_fromIF_bits_inst[19:15];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :55:23, :65:21, :163:{40,62}]
  assign io_readPort1_raddr = io_fromIF_bits_inst[19:15];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :55:23]
  assign io_readPort2_raddr = io_fromIF_bits_inst[24:20];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :56:23]
  assign io_csrReadPort_raddr = isMRET ? 12'h341 : io_fromIF_bits_inst[31:20];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :89:23, :91:41, :97:32]
  assign io_bypassPort_rs1 = io_fromIF_bits_inst[19:15];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :55:23]
  assign io_bypassPort_rs2 = io_fromIF_bits_inst[24:20];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :56:23]
  assign io_fencei = _idu_io_decodeBundle_fencei;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:30:7, :65:21]
endmodule

module ALU(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:22:7]
  input  [31:0] io_opA,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:23:16]
                io_opB,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:23:16]
  input  [3:0]  io_op,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:23:16]
  output [31:0] io_res,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:23:16]
                io_sum	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:23:16]
);

  wire [31:0] _sum_T_4 = io_opA + (io_op[0] ? 32'h0 - io_opB : io_opB);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:31:{22,27,33,38}]
  wire [18:0] _GEN =
    {io_opA[5:4],
     io_opA[7:6],
     io_opA[9:8],
     io_opA[11:10],
     io_opA[13:12],
     io_opA[15:14],
     io_opA[17:16],
     io_opA[19:18],
     io_opA[21:20],
     io_opA[23]} & 19'h55555;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:35:46]
  wire [31:0] shin =
    io_op[3]
      ? io_opA
      : {io_opA[0],
         io_opA[1],
         io_opA[2],
         io_opA[3],
         io_opA[4],
         _GEN[18:15] | {io_opA[7:6], io_opA[9:8]} & 4'h5,
         io_opA[9],
         _GEN[13] | io_opA[10],
         io_opA[11],
         io_opA[12],
         _GEN[10:7] | {io_opA[15:14], io_opA[17:16]} & 4'h5,
         io_opA[17],
         _GEN[5] | io_opA[18],
         io_opA[19],
         io_opA[20],
         {_GEN[2:0], 1'h0} | {io_opA[23:22], io_opA[25:24]} & 4'h5,
         io_opA[25],
         io_opA[26],
         io_opA[27],
         io_opA[28],
         io_opA[29],
         io_opA[30],
         io_opA[31]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:35:{20,26,46}]
  wire [32:0] _shiftr_T_5 = $signed($signed({io_op[0] & shin[31], shin}) >>> io_opB[4:0]);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:31:33, :34:23, :35:20, :36:{22,32,39,71}]
  wire [18:0] _GEN_0 =
    {_shiftr_T_5[5:4],
     _shiftr_T_5[7:6],
     _shiftr_T_5[9:8],
     _shiftr_T_5[11:10],
     _shiftr_T_5[13:12],
     _shiftr_T_5[15:14],
     _shiftr_T_5[17:16],
     _shiftr_T_5[19:18],
     _shiftr_T_5[21:20],
     _shiftr_T_5[23]} & 19'h55555;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:36:{71,80}, :37:25]
  wire [31:0] _io_res_T_24 =
    {31'h0, io_opA[31] == io_opB[31] ? _sum_T_4[31] : io_op[1] ? io_opB[31] : io_opA[31]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:31:22, :33:{12,19,37,47,69,91,97}, :52:38]
  assign io_res =
    (io_op == 4'h0 | io_op == 4'h1 ? _sum_T_4 : 32'h0)
    | (io_op == 4'h4 ? io_opA ^ io_opB : 32'h0)
    | (io_op == 4'h2 ? io_opA & io_opB : 32'h0)
    | (io_op == 4'h3 ? io_opA | io_opB : 32'h0)
    | (io_op == 4'h6
         ? {_shiftr_T_5[0],
            _shiftr_T_5[1],
            _shiftr_T_5[2],
            _shiftr_T_5[3],
            _shiftr_T_5[4],
            _GEN_0[18:15] | {_shiftr_T_5[7:6], _shiftr_T_5[9:8]} & 4'h5,
            _shiftr_T_5[9],
            _GEN_0[13] | _shiftr_T_5[10],
            _shiftr_T_5[11],
            _shiftr_T_5[12],
            _GEN_0[10:7] | {_shiftr_T_5[15:14], _shiftr_T_5[17:16]} & 4'h5,
            _shiftr_T_5[17],
            _GEN_0[5] | _shiftr_T_5[18],
            _shiftr_T_5[19],
            _shiftr_T_5[20],
            {_GEN_0[2:0], 1'h0} | {_shiftr_T_5[23:22], _shiftr_T_5[25:24]} & 4'h5,
            _shiftr_T_5[25],
            _shiftr_T_5[26],
            _shiftr_T_5[27],
            _shiftr_T_5[28],
            _shiftr_T_5[29],
            _shiftr_T_5[30],
            _shiftr_T_5[31]}
         : 32'h0) | (io_op == 4'h8 ? _shiftr_T_5[31:0] : 32'h0)
    | (io_op == 4'h9 ? _shiftr_T_5[31:0] : 32'h0) | (io_op == 4'h7 ? _io_res_T_24 : 32'h0)
    | (io_op == 4'h5 ? _io_res_T_24 : 32'h0);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:22:7, :31:22, :35:46, :36:{71,80}, :37:25, :39:16, :40:16, :41:{16,42}, :42:{16,42}, :43:{16,42}, :44:16, :45:16, :46:16, :52:{16,38}, :53:16, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_sum = _sum_T_4;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:22:7, :31:22]
endmodule

module Multiplier(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
  output        io_req_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:34:14]
  input         io_req_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:34:14]
  input  [31:0] io_req_bits_A,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:34:14]
                io_req_bits_B,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:34:14]
  input         io_resp_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:34:14]
  output        io_resp_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:34:14]
  output [63:0] io_resp_bits_P	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:34:14]
);

  reg         busy;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:43:21]
  reg  [1:0]  count;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:44:22]
  reg  [63:0] result;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:45:19]
  wire        done = busy & ~(|count);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:43:21, :44:22, :91:26, :96:{23,33}]
  wire        _GEN = ~busy & io_req_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:43:21, :106:23, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
    if (reset) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
      busy <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:43:21]
      count <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7, :44:22]
    end
    else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
      busy <= ~(io_resp_ready & done) & (_GEN | busy);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:43:21, :84:25, :85:14, :96:23, :101:26, :102:14, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      if (busy & (|count))	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:43:21, :44:22, :91:{17,26}]
        count <= count - 2'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:44:22, :92:24]
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        count <= 2'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7, :44:22]
    end
    if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      result <= {32'h0, io_req_bits_A} * {32'h0, io_req_bits_B};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:45:19, :87:33]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
      `FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
        `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
        end	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
        busy = _RANDOM[2'h0][0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7, :43:21]
        count = _RANDOM[2'h0][2:1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7, :43:21, :44:22]
        result = {_RANDOM[2'h0][31:3], _RANDOM[2'h1], _RANDOM[2'h2][2:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7, :43:21, :45:19]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
      `FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_req_ready = ~busy;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7, :43:21, :106:23]
  assign io_resp_valid = done;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7, :96:23]
  assign io_resp_bits_P = result;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7, :45:19]
endmodule

module Divider(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7]
  output        io_req_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:14]
  input         io_req_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:14]
  input  [31:0] io_req_bits_divisor,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:14]
                io_req_bits_dividend,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:14]
  input         io_resp_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:14]
  output        io_resp_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:14]
  output [31:0] io_resp_bits_quotient,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:14]
                io_resp_bits_remainder	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:14]
);

  reg         busy;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:47:21]
  reg  [1:0]  count;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:48:22]
  reg  [31:0] quotient;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:67:23]
  reg  [31:0] remainder;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:68:24]
  wire        done = busy & ~(|count);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:47:21, :48:22, :76:25, :80:{21,31}]
  wire        _GEN = ~busy & io_req_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:47:21, :87:21, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7]
    if (reset) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7]
      busy <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:47:21]
      count <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7, :48:22]
    end
    else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7]
      busy <= ~(io_resp_ready & done) & (_GEN | busy);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:47:21, :69:23, :72:12, :80:21, :84:24, :85:12, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      if (busy & (|count))	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:47:21, :48:22, :76:{16,25}]
        count <= count - 2'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:48:22, :77:22]
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        count <= 2'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7, :48:22]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      quotient <= io_req_bits_dividend / io_req_bits_divisor;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:67:23, :70:40]
      remainder <= io_req_bits_dividend % io_req_bits_divisor;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:68:24, :71:41]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7]
      `FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7]
        `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7]
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7]
        end	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7]
        busy = _RANDOM[2'h0][0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7, :47:21]
        count = _RANDOM[2'h0][2:1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7, :47:21, :48:22]
        quotient = {_RANDOM[2'h0][31:3], _RANDOM[2'h1][2:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7, :47:21, :67:23]
        remainder = {_RANDOM[2'h1][31:3], _RANDOM[2'h2][2:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7, :67:23, :68:24]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7]
      `FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_req_ready = ~busy;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7, :47:21, :87:21]
  assign io_resp_valid = done;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7, :80:21]
  assign io_resp_bits_quotient = quotient;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7, :67:23]
  assign io_resp_bits_remainder = remainder;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:36:7, :68:24]
endmodule

module BRU(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/BRU.scala:10:7]
  input  [2:0]  io_bruOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/BRU.scala:11:16]
  input  [31:0] io_opA,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/BRU.scala:11:16]
                io_opB,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/BRU.scala:11:16]
  output        io_branch	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/BRU.scala:11:16]
);

  assign io_branch =
    io_bruOp == 3'h0 & io_opA < io_opB | io_bruOp == 3'h1 & io_opA >= io_opB
    | io_bruOp == 3'h2 & $signed(io_opA) < $signed(io_opB) | io_bruOp == 3'h3
    & $signed(io_opA) >= $signed(io_opB) | io_bruOp == 3'h4 & io_opA == io_opB
    | io_bruOp == 3'h5 & io_opA != io_opB;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/BRU.scala:10:7, :35:{19,45}, :36:{19,45}, :37:{19,52}, :38:{19,52}, :39:{19,45}, :40:{19,45}, src/main/scala/chisel3/util/Mux.scala:30:73]
endmodule

module CSRU(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/CSRU.scala:9:7]
  input  [31:0] io_opA,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/CSRU.scala:10:16]
                io_opB,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/CSRU.scala:10:16]
  input  [1:0]  io_op,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/CSRU.scala:10:16]
  output [31:0] io_res	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/CSRU.scala:10:16]
);

  assign io_res =
    (io_op == 2'h0 ? io_opA : 32'h0) | (io_op == 2'h1 ? ~io_opA & io_opB : 32'h0)
    | (io_op == 2'h2 ? io_opA | io_opB : 32'h0);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/CSRU.scala:9:7, :19:16, :20:{16,34,42}, :21:{16,41}, src/main/scala/chisel3/util/Mux.scala:30:73]
endmodule

import "DPI-C" function void ftrace(	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
  input int pc,
            target,
            rd,
            rs1
);


import "DPI-C" function void PerfCountEXU();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]

module EXE(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
  output        io_fromID_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  input  [1:0]  io_fromID_bits_decodeBundle_aluSrc1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
                io_fromID_bits_decodeBundle_aluSrc2,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  input  [3:0]  io_fromID_bits_decodeBundle_aluOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  input  [1:0]  io_fromID_bits_decodeBundle_mulOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
                io_fromID_bits_decodeBundle_divOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  input  [2:0]  io_fromID_bits_decodeBundle_bruOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  input  [1:0]  io_fromID_bits_decodeBundle_csrOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  input  [3:0]  io_fromID_bits_decodeBundle_amoOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
                io_fromID_bits_decodeBundle_fuType,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
                io_fromID_bits_decodeBundle_memWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
                io_fromID_bits_decodeBundle_memRead,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  input         io_fromID_bits_decodeBundle_memSignExt,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
                io_fromID_bits_decodeBundle_csrWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
                io_fromID_bits_decodeBundle_regWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
                io_fromID_bits_decodeBundle_fencei,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  input  [31:0] io_fromID_bits_pc,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
                io_fromID_bits_imm,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
                io_fromID_bits_rs1Data,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
                io_fromID_bits_rs2Data,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
                io_fromID_bits_csrData,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  input  [11:0] io_fromID_bits_funct12,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  input  [4:0]  io_fromID_bits_rd,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
                io_fromID_bits_rs1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  input         io_fromID_bits_nop,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
                io_fromID_bits_mret,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
                io_fromID_bits_branchPred,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
                io_fromID_bits_hasException,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  input  [3:0]  io_fromID_bits_exceptionCode,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  input  [31:0] io_fromID_bits_inst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  input         io_fromID_bits_ftrace_doFtrace,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  input  [4:0]  io_fromID_bits_ftrace_rd,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
                io_fromID_bits_ftrace_rs1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  input         io_toMEM_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  output        io_toMEM_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  output [31:0] io_toMEM_bits_pc,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  output [4:0]  io_toMEM_bits_rd,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  output        io_toMEM_bits_nop,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
                io_toMEM_bits_jumped,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  output [31:0] io_toMEM_bits_inst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  output        io_toMEM_bits_mret,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  output [3:0]  io_toMEM_bits_controlSignals_memRawMask,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  output        io_toMEM_bits_controlSignals_signExt,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  output [31:0] io_toMEM_bits_controlSignals_regWriteData,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
                io_toMEM_bits_controlSignals_memWriteData,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  output        io_toMEM_bits_controlSignals_regWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
                io_toMEM_bits_controlSignals_memWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
                io_toMEM_bits_controlSignals_memRead,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
                io_toMEM_bits_controlSignals_fuTypeAMO,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  output [3:0]  io_toMEM_bits_controlSignals_amoOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  output        io_toMEM_bits_hasException,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  output [3:0]  io_toMEM_bits_exceptionCode,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  output        io_bypass_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
                io_bypass_regWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  output [4:0]  io_bypass_waddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  output [31:0] io_regWdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  input         io_jumpBus_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  output        io_jumpBus_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  output [31:0] io_jumpBus_bits_jumpTarget,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  output        io_csrWritePort_wen,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  output [11:0] io_csrWritePort_waddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  output [31:0] io_csrWritePort_wdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  output        io_flush,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  input         io_interCMD_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
  output [31:0] io_interCMD_bits_pc	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:43:16]
);

  wire [31:0] remainderFinal;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:127:23, :130:24, :132:75]
  wire [31:0] divResFinal;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:127:23, :129:21, :132:75]
  wire        _bru_io_branch;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:150:21]
  wire        _divider_io_req_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:88:25]
  wire        _divider_io_resp_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:88:25]
  wire [31:0] _divider_io_resp_bits_quotient;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:88:25]
  wire [31:0] _divider_io_resp_bits_remainder;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:88:25]
  wire        _multiplier_io_req_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:87:28]
  wire        _multiplier_io_resp_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:87:28]
  wire [63:0] _multiplier_io_resp_bits_P;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:87:28]
  wire [31:0] _alu_io_res;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:79:21]
  wire [31:0] _alu_io_sum;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:79:21]
  reg         hasFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:57:29]
  wire        io_toMEM_bits_nop_0 = io_fromID_bits_nop | hasFired | io_interCMD_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:57:29, :61:{45,57}]
  wire [31:0] opA =
    (io_fromID_bits_decodeBundle_aluSrc1 == 2'h0 ? io_fromID_bits_rs1Data : 32'h0)
    | (io_fromID_bits_decodeBundle_aluSrc1 == 2'h2 ? io_fromID_bits_pc : 32'h0)
    | ((&io_fromID_bits_decodeBundle_aluSrc1) ? {27'h0, io_fromID_bits_rs1} : 32'h0);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:68:17, :69:17, :70:17, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/BitUtils.scala:49:44, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [31:0] opB =
    (io_fromID_bits_decodeBundle_aluSrc2 == 2'h0 ? io_fromID_bits_rs2Data : 32'h0)
    | ((&io_fromID_bits_decodeBundle_aluSrc2) ? io_fromID_bits_csrData : 32'h0)
    | (io_fromID_bits_decodeBundle_aluSrc2 == 2'h1 ? io_fromID_bits_imm : 32'h0);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:68:17, :74:17, :75:17, :76:17, src/main/scala/chisel3/util/Mux.scala:30:73]
  reg         mulReqFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:89:32]
  reg         divReqFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:93:32]
  wire        multiplier_io_req_valid =
    io_fromID_bits_decodeBundle_fuType == 4'h4 & ~mulReqFired & ~io_fromID_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:89:32, :97:{52,67,70,83,86}]
  wire        multiplier_io_resp_ready =
    io_fromID_bits_decodeBundle_fuType == 4'h4 & io_toMEM_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:98:{53,68}]
  wire        mulSignedOpA =
    ~(|io_fromID_bits_decodeBundle_mulOp) | io_fromID_bits_decodeBundle_mulOp == 2'h2
    | (&io_fromID_bits_decodeBundle_mulOp);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:99:{44,59}, :100:{41,57}, :101:41]
  wire        mulSignedOpB =
    ~(|io_fromID_bits_decodeBundle_mulOp) | io_fromID_bits_decodeBundle_mulOp == 2'h2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:99:44, :102:{44,59}, :103:41]
  wire        mulSigned = mulSignedOpA | mulSignedOpB;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:99:59, :100:57, :102:59, :104:34]
  wire        multTwoCompEnable =
    mulSigned & (~(mulSigned & (&io_fromID_bits_decodeBundle_mulOp)) & opB[31] ^ opA[31]);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:104:34, :109:{30,41,63,84,131}, :110:39, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [63:0] _mulResFinal_T_3 =
    ({64{multTwoCompEnable}} ^ _multiplier_io_resp_bits_P) + {63'h0, multTwoCompEnable};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:87:28, :110:39, :112:{50,100}]
  wire        divSigned =
    io_fromID_bits_decodeBundle_divOp == 2'h1 | (&io_fromID_bits_decodeBundle_divOp);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:119:{40,54,76}]
  wire        _GEN = opB == 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:127:15, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire        _GEN_0 = divSigned & opA == 32'h80000000 & (&opB);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:119:54, :132:{25,32,50,57}, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire        _GEN_1 = _GEN | _GEN_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:124:27, :127:{15,23}, :132:{25,50,75}, :137:34]
  wire        divider_io_req_valid =
    ~_GEN_1 & io_fromID_bits_decodeBundle_fuType == 4'h5 & ~divReqFired
    & ~io_fromID_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:93:32, :97:86, :124:27, :127:23, :132:75, :137:{34,57,72,75,88}]
  wire        divider_io_resp_ready =
    ~_GEN_1 & io_fromID_bits_decodeBundle_fuType == 4'h5 & io_toMEM_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:124:27, :125:27, :127:23, :132:75, :137:34, :138:{35,58,73}]
  wire        divTowCompEnable = divSigned & (opA[31] ^ opB[31]);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:109:{84,131}, :119:54, :140:{46,72}, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign divResFinal =
    _GEN
      ? 32'hFFFFFFFF
      : _GEN_0
          ? 32'h80000000
          : ({32{divTowCompEnable}} ^ _divider_io_resp_bits_quotient)
            + {31'h0, divTowCompEnable};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:88:25, :127:{15,23}, :129:21, :132:{25,50,75}, :134:25, :140:46, :141:{25,54,103}]
  wire        remainderTowCompEnable = divSigned & opA[31];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:109:84, :119:54, :143:52, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign remainderFinal =
    _GEN
      ? opA
      : _GEN_0
          ? 32'h0
          : ({32{remainderTowCompEnable}} ^ _divider_io_resp_bits_remainder)
            + {31'h0, remainderTowCompEnable};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:88:25, :127:{15,23}, :130:24, :132:{25,50,75}, :135:28, :143:52, :144:{28,63,124}, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire        jump =
    io_fromID_bits_decodeBundle_fuType == 4'h2
    & (_bru_io_branch | io_fromID_bits_decodeBundle_bruOp == 3'h6);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:150:21, :159:{36,51,69,91}]
  wire        io_jumpBus_valid_0 =
    (jump ^ io_fromID_bits_branchPred | io_fromID_bits_decodeBundle_fencei
     | io_fromID_bits_decodeBundle_fuType == 4'h3) & ~io_toMEM_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:61:{45,57}, :159:51, :166:{36,65,88,111,127,130}]
  wire [31:0] _io_regWdata_T_6 = io_fromID_bits_pc + 32'h4;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:177:75]
  wire        io_toMEM_bits_jumped_0 = io_jumpBus_ready & io_jumpBus_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:166:127, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg         jumpBusFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:179:33]
  wire [31:0] io_regWdata_0 =
    ((|io_fromID_bits_decodeBundle_fuType) ? 32'h0 : _alu_io_res)
    | (io_fromID_bits_decodeBundle_fuType == 4'h3 ? io_fromID_bits_csrData : 32'h0)
    | (io_fromID_bits_decodeBundle_fuType == 4'h2 ? _io_regWdata_T_6 : 32'h0)
    | (io_fromID_bits_decodeBundle_fuType == 4'h1 ? _alu_io_res : 32'h0)
    | (io_fromID_bits_decodeBundle_fuType == 4'h4
         ? ((|io_fromID_bits_decodeBundle_mulOp)
              ? _mulResFinal_T_3[63:32]
              : _mulResFinal_T_3[31:0])
         : 32'h0)
    | (io_fromID_bits_decodeBundle_fuType == 4'h5
         ? (io_fromID_bits_decodeBundle_divOp == 2'h1
            | io_fromID_bits_decodeBundle_divOp == 2'h0
              ? divResFinal
              : remainderFinal)
         : 32'h0) | (io_fromID_bits_decodeBundle_fuType == 4'h6 ? _alu_io_res : 32'h0);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:68:17, :79:21, :99:44, :112:100, :113:{21,67,87}, :117:{21,41,55,77}, :127:23, :129:21, :130:24, :132:75, :177:75, :203:30, :204:30, :205:30, :206:30, :207:30, :208:30, :209:30, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire        io_toMEM_bits_hasException_0 =
    io_fromID_bits_hasException & ~io_toMEM_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:61:{45,57}, :166:130, :234:66]
  wire        jumpValid = io_toMEM_bits_jumped_0 | jumpBusFired | ~io_jumpBus_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:166:127, :179:33, :242:{59,75,79}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        mulOrDivEnable =
    (io_fromID_bits_decodeBundle_fuType == 4'h4
     | io_fromID_bits_decodeBundle_fuType == 4'h5) & ~io_toMEM_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:61:{45,57}, :166:130, :243:{48,64,88,105}]
  wire        mulOrDivValid =
    ~mulOrDivEnable | mulOrDivEnable
    & (multiplier_io_resp_ready & _multiplier_io_resp_valid | divider_io_resp_ready
       & _divider_io_resp_valid
       | (_GEN
            ? io_fromID_bits_decodeBundle_fuType == 4'h5
            : _GEN_0 & io_fromID_bits_decodeBundle_fuType == 4'h5));	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:87:28, :88:25, :98:68, :125:27, :126:35, :127:{15,23}, :128:{22,45}, :132:{25,50,75}, :133:{26,49}, :138:{35,73}, :243:105, :244:{25,41,60,88,112}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        io_toMEM_valid_0 = jumpValid & mulOrDivValid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:242:{59,75}, :244:41, :246:33]
  wire        io_fromID_ready_0 = io_toMEM_ready & jumpValid & mulOrDivValid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:242:{59,75}, :244:41, :247:{39,52}]
  wire        _hasFired_T = io_toMEM_ready & io_toMEM_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:246:33, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
    if (io_fromID_bits_ftrace_doFtrace & ~io_toMEM_bits_nop_0 & _hasFired_T)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:61:{45,57}, :166:130, :254:{58,80}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      ftrace(io_fromID_bits_pc, _alu_io_sum, {27'h0, io_fromID_bits_ftrace_rd},
             {27'h0, io_fromID_bits_ftrace_rs1});	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:79:21, :256:14, :257:14, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (~(|io_fromID_bits_decodeBundle_fuType) & ~io_toMEM_bits_nop_0)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:61:{45,57}, :166:130, :203:30, :262:{62,77}, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      PerfCountEXU();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (reset) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
      hasFired <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7, :57:29]
      mulReqFired <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7, :89:32]
      divReqFired <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7, :93:32]
      jumpBusFired <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7, :179:33]
    end
    else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
      hasFired <=
        _hasFired_T & ~io_fromID_ready_0 | ~(_hasFired_T & io_fromID_ready_0) & hasFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:57:{29,62}, :58:{25,28,44}, :59:18, :247:{39,52}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      mulReqFired <=
        _multiplier_io_req_ready & multiplier_io_req_valid & ~_hasFired_T
        | ~io_fromID_ready_0 & mulReqFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:87:28, :89:32, :90:{34,37,52}, :91:21, :97:{67,83}, :247:{39,52}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      divReqFired <=
        _divider_io_req_ready & divider_io_req_valid & ~_hasFired_T | ~io_fromID_ready_0
        & divReqFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:88:25, :89:32, :90:37, :93:32, :94:{31,49}, :95:21, :124:27, :127:23, :132:75, :137:{34,72,88}, :247:{39,52}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      jumpBusFired <=
        io_toMEM_bits_jumped_0 & ~_hasFired_T | ~io_toMEM_bits_jumped_0 & jumpBusFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:90:37, :179:33, :180:{26,44}, :181:22, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
      `FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
        `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
        hasFired = _RANDOM[/*Zero width*/ 1'b0][0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7, :57:29]
        mulReqFired = _RANDOM[/*Zero width*/ 1'b0][1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7, :57:29, :89:32]
        divReqFired = _RANDOM[/*Zero width*/ 1'b0][2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7, :57:29, :93:32]
        jumpBusFired = _RANDOM[/*Zero width*/ 1'b0][3];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7, :57:29, :179:33]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
      `FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ALU alu (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:79:21]
    .io_opA (opA),	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_opB (opB),	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_op  (io_fromID_bits_decodeBundle_aluOp),
    .io_res (_alu_io_res),
    .io_sum (_alu_io_sum)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:79:21]
  Multiplier multiplier (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:87:28]
    .clock          (clock),
    .reset          (reset),
    .io_req_ready   (_multiplier_io_req_ready),
    .io_req_valid   (multiplier_io_req_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:97:{67,83}]
    .io_req_bits_A  (mulSignedOpA & $signed(opA) < 32'sh0 ? 32'h0 - opA : opA),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:99:59, :100:57, :105:{24,50}, src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_req_bits_B  (mulSignedOpB & $signed(opB) < 32'sh0 ? 32'h0 - opB : opB),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:102:59, :105:50, :106:{24,50}, src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_resp_ready  (multiplier_io_resp_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:98:68]
    .io_resp_valid  (_multiplier_io_resp_valid),
    .io_resp_bits_P (_multiplier_io_resp_bits_P)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:87:28]
  Divider divider (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:88:25]
    .clock                  (clock),
    .reset                  (reset),
    .io_req_ready           (_divider_io_req_ready),
    .io_req_valid           (divider_io_req_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:124:27, :127:23, :132:75, :137:{34,72,88}]
    .io_req_bits_divisor    (divSigned & $signed(opB) < 32'sh0 ? 32'h0 - opB : opB),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:105:50, :119:54, :121:{24,47}, src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_req_bits_dividend   (divSigned & $signed(opA) < 32'sh0 ? 32'h0 - opA : opA),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:105:50, :119:54, :120:{24,47}, src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_resp_ready          (divider_io_resp_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:125:27, :127:23, :132:75, :138:{35,73}]
    .io_resp_valid          (_divider_io_resp_valid),
    .io_resp_bits_quotient  (_divider_io_resp_bits_quotient),
    .io_resp_bits_remainder (_divider_io_resp_bits_remainder)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:88:25]
  BRU bru (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:150:21]
    .io_bruOp  (io_fromID_bits_decodeBundle_bruOp),
    .io_opA    (io_fromID_bits_rs1Data),
    .io_opB    (io_fromID_bits_rs2Data),
    .io_branch (_bru_io_branch)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:150:21]
  CSRU csru (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:187:22]
    .io_opA (opA),	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_opB (opB),	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_op  (io_fromID_bits_decodeBundle_csrOp),
    .io_res (io_csrWritePort_wdata)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:187:22]
  assign io_fromID_ready = io_fromID_ready_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7, :247:{39,52}]
  assign io_toMEM_valid = io_toMEM_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7, :246:33]
  assign io_toMEM_bits_pc = io_fromID_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
  assign io_toMEM_bits_rd = io_fromID_bits_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
  assign io_toMEM_bits_nop = io_toMEM_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7, :61:{45,57}]
  assign io_toMEM_bits_jumped = io_toMEM_bits_jumped_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign io_toMEM_bits_inst = io_fromID_bits_inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
  assign io_toMEM_bits_mret = io_fromID_bits_mret;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
  assign io_toMEM_bits_controlSignals_memRawMask =
    io_fromID_bits_decodeBundle_memRead | io_fromID_bits_decodeBundle_memWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7, :223:57]
  assign io_toMEM_bits_controlSignals_signExt = io_fromID_bits_decodeBundle_memSignExt;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
  assign io_toMEM_bits_controlSignals_regWriteData = io_regWdata_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_toMEM_bits_controlSignals_memWriteData = io_fromID_bits_rs2Data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
  assign io_toMEM_bits_controlSignals_regWrite = io_fromID_bits_decodeBundle_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
  assign io_toMEM_bits_controlSignals_memWrite =
    (|io_fromID_bits_decodeBundle_memWrite) & ~io_fromID_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7, :97:86, :225:{58,62}]
  assign io_toMEM_bits_controlSignals_memRead =
    (|io_fromID_bits_decodeBundle_memRead) & ~io_fromID_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7, :97:86, :224:{57,61}]
  assign io_toMEM_bits_controlSignals_fuTypeAMO =
    io_fromID_bits_decodeBundle_fuType == 4'h6;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7, :228:56]
  assign io_toMEM_bits_controlSignals_amoOp = io_fromID_bits_decodeBundle_amoOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
  assign io_toMEM_bits_hasException = io_toMEM_bits_hasException_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7, :234:66]
  assign io_toMEM_bits_exceptionCode = io_fromID_bits_exceptionCode;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
  assign io_bypass_valid =
    io_fromID_bits_decodeBundle_fuType != 4'h1
    & io_fromID_bits_decodeBundle_fuType != 4'h6;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7, :201:{44,59,82}]
  assign io_bypass_regWrite = io_fromID_bits_decodeBundle_regWrite & ~io_toMEM_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7, :61:{45,57}, :166:130, :199:49]
  assign io_bypass_waddr = io_fromID_bits_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
  assign io_regWdata = io_regWdata_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_jumpBus_valid = io_jumpBus_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7, :166:127]
  assign io_jumpBus_bits_jumpTarget = jump ? _alu_io_sum : _io_regWdata_T_6;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7, :79:21, :159:51, :177:{38,75}]
  assign io_csrWritePort_wen =
    io_fromID_bits_decodeBundle_csrWrite & ~io_toMEM_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7, :61:{45,57}, :166:130, :193:57]
  assign io_csrWritePort_waddr = io_fromID_bits_funct12;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
  assign io_flush =
    (io_jumpBus_valid_0 | io_toMEM_bits_hasException_0
     | io_fromID_bits_decodeBundle_fuType == 4'h3 | io_interCMD_ready)
    & ~io_toMEM_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7, :61:{45,57}, :166:{127,130}, :234:66, :239:{35,65,88,103,117}]
  assign io_interCMD_bits_pc = io_fromID_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:42:7]
endmodule

module AMOALU(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/AMOALU.scala:8:7]
  input  [31:0] io_mRead,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/AMOALU.scala:9:14]
                io_src2,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/AMOALU.scala:9:14]
  input  [3:0]  io_amoOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/AMOALU.scala:9:14]
  output [31:0] io_res	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/AMOALU.scala:9:14]
);

  assign io_res =
    (io_amoOp == 4'h2 ? io_src2 : 32'h0) | (io_amoOp == 4'h3 ? io_mRead + io_src2 : 32'h0)
    | (io_amoOp == 4'h4 ? io_src2 ^ io_mRead : 32'h0)
    | (io_amoOp == 4'h5 ? io_src2 & io_mRead : 32'h0)
    | (io_amoOp == 4'h6 ? io_src2 | io_mRead : 32'h0)
    | (io_amoOp == 4'h8
         ? ($signed(io_mRead) > $signed(io_src2) ? io_mRead : io_src2)
         : 32'h0) | (io_amoOp == 4'hA ? (io_mRead > io_src2 ? io_mRead : io_src2) : 32'h0)
    | (io_amoOp == 4'h7
         ? ($signed(io_mRead) < $signed(io_src2) ? io_mRead : io_src2)
         : 32'h0)
    | (io_amoOp == 4'h9 ? (io_mRead < io_src2 ? io_mRead : io_src2) : 32'h0);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/AMOALU.scala:8:7, :16:15, :17:{15,44}, :18:{15,43}, :19:{15,43}, :20:{15,43}, :21:{15,38,55}, :22:{15,38,48}, :23:{15,38,55}, :24:{15,38,48}, src/main/scala/chisel3/util/Mux.scala:30:73]
endmodule


// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_
import "DPI-C" function void PerfCountLSU();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]

import "DPI-C" function void LSURecvRResp();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]

import "DPI-C" function void LSURecvBResp();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]

import "DPI-C" function void diff_skip(	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
  input int skip_pc
);


import "DPI-C" function void LSULaunchARReq();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]

import "DPI-C" function void LSULaunchAWReq();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]

module MEM(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7]
  output        io_fromEXE_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  input         io_fromEXE_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  input  [31:0] io_fromEXE_bits_pc,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  input  [4:0]  io_fromEXE_bits_rd,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  input         io_fromEXE_bits_nop,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
                io_fromEXE_bits_jumped,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  input  [31:0] io_fromEXE_bits_inst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  input         io_fromEXE_bits_mret,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  input  [3:0]  io_fromEXE_bits_controlSignals_memRawMask,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  input         io_fromEXE_bits_controlSignals_signExt,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  input  [31:0] io_fromEXE_bits_controlSignals_regWriteData,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
                io_fromEXE_bits_controlSignals_memWriteData,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  input         io_fromEXE_bits_controlSignals_regWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
                io_fromEXE_bits_controlSignals_memWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
                io_fromEXE_bits_controlSignals_memRead,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
                io_fromEXE_bits_controlSignals_fuTypeAMO,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  input  [3:0]  io_fromEXE_bits_controlSignals_amoOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  input         io_fromEXE_bits_hasException,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  input  [3:0]  io_fromEXE_bits_exceptionCode,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  output        io_toWB_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  output [31:0] io_toWB_bits_pc,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  output [4:0]  io_toWB_bits_rd,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  output        io_toWB_bits_regWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  output [31:0] io_toWB_bits_regWriteData,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  output        io_toWB_bits_nop,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
                io_toWB_bits_mret,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
                io_toWB_bits_hasException,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  output [3:0]  io_toWB_bits_exceptionCode,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  output        io_toWB_bits_jumped,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  output [31:0] io_toWB_bits_inst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  input         io_req_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  output        io_req_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
                io_req_bits_wr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  output [1:0]  io_req_bits_size,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  output [31:0] io_req_bits_addr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
                io_req_bits_wdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  output [3:0]  io_req_bits_wstrb,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  output        io_rResp_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  input         io_rResp_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  input  [31:0] io_rResp_bits_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  output        io_wResp_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  input         io_wResp_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  output        io_bypass_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
                io_bypass_regWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  output [4:0]  io_bypass_waddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
  output [31:0] io_regWdata	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
);

  wire        io_req_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:112:18, :114:30]
  wire [31:0] _amoAlu_io_res;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:102:24]
  reg  [2:0]  state;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:43:24]
  wire        ren = io_fromEXE_bits_controlSignals_memRead & ~io_fromEXE_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:44:{43,46}]
  wire        wen = io_fromEXE_bits_controlSignals_memWrite & ~io_fromEXE_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:44:46, :45:43]
  reg  [31:0] reservation;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:46:30]
  wire [1:0]  reqSize =
    io_fromEXE_bits_controlSignals_memRawMask[3]
      ? 2'h2
      : {1'h0, io_fromEXE_bits_controlSignals_memRawMask[1]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :60:17, :61:17, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [31:0] rdataShift =
    io_rResp_bits_rdata
    >> {27'h0, io_fromEXE_bits_controlSignals_regWriteData[1:0], 3'h0};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :74:65, :76:42]
  `ifndef SYNTHESIS	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:93:23]
    wire [3:0] _GEN = 4'h1 << reqSize;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:93:128, src/main/scala/chisel3/util/Mux.scala:50:70]
    always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:93:23]
      if (reqSize == 2'h2 & ~reset
          & (|(io_fromEXE_bits_controlSignals_regWriteData[1:0]))) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :66:30, :91:24, :93:{23,36}, src/main/scala/chisel3/util/Mux.scala:50:70]
        if (`ASSERT_VERBOSE_COND_)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:93:23]
          $error("Assertion failed: not align!!!!!, reqSize is %d, but target address is 0x%x, the pc is 0x%x\n\n",
                 _GEN, io_fromEXE_bits_controlSignals_regWriteData, io_fromEXE_bits_pc);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:93:{23,128}]
        if (`STOP_COND_)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:93:23]
          $fatal;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:93:23]
      end
      if (reqSize != 2'h2 & reqSize == 2'h1 & ~reset
          & io_fromEXE_bits_controlSignals_regWriteData[0]) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :75:46, :91:24, :93:23, :96:23, src/main/scala/chisel3/util/Mux.scala:50:70]
        if (`ASSERT_VERBOSE_COND_)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:96:23]
          $error("Assertion failed: not align!!!!!, reqSize is %d, but target address is 0x%x, the pc is 0x%x\n\n",
                 _GEN, io_fromEXE_bits_controlSignals_regWriteData, io_fromEXE_bits_pc);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:93:128, :96:23]
        if (`STOP_COND_)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:96:23]
          $fatal;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:96:23]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg  [31:0] amoAluResReg;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:107:31]
  reg  [31:0] amoRegWriteDataReg;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:108:37]
  wire        _GEN_0 = state == 3'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :43:24, :112:18]
  wire        _GEN_1 = ren | wen;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:44:43, :45:43, :114:23]
  wire        _io_fromEXE_ready_T =
    reservation != io_fromEXE_bits_controlSignals_regWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:46:30, :117:112]
  wire [6:0]  _io_req_bits_wstrb_T =
    {3'h0, io_fromEXE_bits_controlSignals_memRawMask}
    << io_fromEXE_bits_controlSignals_regWriteData[1:0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :66:30, :124:64]
  wire        _state_T = io_req_ready & io_req_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:112:18, :114:30, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_2 = io_fromEXE_bits_controlSignals_amoOp == 4'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:134:72]
  wire        _GEN_3 = io_fromEXE_bits_controlSignals_fuTypeAMO & _GEN_2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:134:{48,72}]
  wire        _GEN_4 = _GEN_1 & _GEN_3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:108:37, :114:{23,30}, :134:{48,85}, :135:40]
  wire        _GEN_5 = state == 3'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :43:24, :112:18]
  wire        _GEN_6 = io_fromEXE_bits_controlSignals_amoOp == 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:152:44]
  wire        _GEN_7 = state == 3'h2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:43:24, :112:18]
  wire        io_rResp_ready_0 =
    ~_GEN_0 & (_GEN_5 ? io_rResp_valid & io_fromEXE_valid : _GEN_7 & io_rResp_valid);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:56:20, :112:18, :146:{28,46}, :163:28]
  wire        _GEN_8 = io_rResp_ready_0 & io_rResp_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:56:20, :112:18, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_9 = state == 3'h3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:43:24, :112:18]
  wire        _GEN_10 = _GEN_5 | _GEN_7;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:54:18, :112:18]
  wire        _GEN_11 = ~_GEN_10 & _GEN_9;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:54:18, :112:18]
  assign io_req_valid_0 =
    _GEN_0
      ? _GEN_1
        & ~(io_fromEXE_bits_controlSignals_fuTypeAMO
            & io_fromEXE_bits_controlSignals_amoOp == 4'h1 & _io_fromEXE_ready_T)
      : _GEN_11;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:54:18, :112:18, :114:{23,30}, :117:{30,33,60,84,97,112}]
  wire        _GEN_12 = _GEN_10 | ~_GEN_9;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:53:17, :54:18, :112:18]
  wire        io_req_bits_wr_0 = _GEN_0 ? _GEN_1 & ~ren & wen : _GEN_11;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:44:43, :45:43, :53:17, :54:18, :112:18, :114:{23,30}, :122:{33,36,41}]
  wire        _GEN_13 = state == 3'h4;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :43:24, :112:18]
  wire        _GEN_14 = _GEN_7 | _GEN_9;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:55:20, :112:18]
  wire        io_wResp_ready_0 =
    ~_GEN_0
    & (_GEN_5
         ? io_wResp_valid & io_fromEXE_valid
         : ~_GEN_14 & _GEN_13 & io_wResp_valid & io_fromEXE_valid);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:55:20, :56:20, :112:18, :147:{28,46}, :181:{28,46}]
  wire        io_toWB_valid_0 =
    _GEN_0
      ? ~_GEN_1 | _GEN_3 & _io_fromEXE_ready_T
      : _GEN_5 ? io_rResp_valid | io_wResp_valid : ~_GEN_14 & _GEN_13 & io_wResp_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:49:19, :50:22, :55:20, :112:18, :114:{23,30}, :117:112, :134:{48,85}, :137:35, :141:31, :148:{30,48}, :182:30]
  reg  [2:0]  casez_tmp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:112:18, :114:30]
  always_comb begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:43:24, :112:18, :114:30, :150:19, :164:33, :178:19, :184:19]
    casez (state)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:43:24, :112:18, :114:30, :150:19, :164:33, :178:19, :184:19]
      3'b000:
        casez_tmp = _GEN_1 ? {1'h0, _state_T ? (ren & wen ? 2'h2 : 2'h1) : 2'h0} : state;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :43:24, :44:43, :45:43, :112:18, :114:{23,30}, :127:{23,29}, :128:{32,37}, :150:19, :164:33, :178:19, :184:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      3'b001:
        casez_tmp =
          {2'h0,
           ~(io_rResp_ready_0 & io_rResp_valid | io_wResp_ready_0 & io_wResp_valid)};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :43:24, :55:20, :56:20, :112:18, :114:30, :150:{19,25,40}, :164:33, :178:19, :184:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      3'b010:
        casez_tmp = _GEN_8 ? 3'h3 : state;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:43:24, :112:18, :114:30, :150:19, :164:33, :167:23, :178:19, :184:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      3'b011:
        casez_tmp = io_req_ready & io_req_valid_0 ? 3'h4 : 3'h3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :43:24, :112:18, :114:30, :150:19, :164:33, :178:{19,25}, :184:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      3'b100:
        casez_tmp = {~(io_wResp_ready_0 & io_wResp_valid), 2'h0};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :43:24, :55:20, :112:18, :114:30, :150:19, :164:33, :178:19, :184:{19,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      3'b101:
        casez_tmp = state;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:43:24, :112:18, :114:30, :150:19, :164:33, :178:19, :184:19]
      3'b110:
        casez_tmp = state;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:43:24, :112:18, :114:30, :150:19, :164:33, :178:19, :184:19]
      default:
        casez_tmp = state;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:43:24, :112:18, :114:30, :150:19, :164:33, :178:19, :184:19]
    endcase	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:43:24, :112:18, :114:30, :150:19, :164:33, :178:19, :184:19]
  end // always_comb
  wire [31:0] io_regWdata_0 =
    io_fromEXE_bits_controlSignals_fuTypeAMO
      ? (_GEN_0
           ? (_GEN_4 ? {31'h0, _io_fromEXE_ready_T} : amoRegWriteDataReg)
           : _GEN_5 & io_fromEXE_bits_controlSignals_fuTypeAMO
               ? (_GEN_6 ? io_rResp_bits_rdata : _GEN_2 ? 32'h0 : amoRegWriteDataReg)
               : amoRegWriteDataReg)
      : ren
          ? (io_fromEXE_bits_controlSignals_memRawMask[3]
               ? rdataShift
               : io_fromEXE_bits_controlSignals_memRawMask[1]
                   ? {{16{rdataShift[15] & io_fromEXE_bits_controlSignals_signExt}},
                      rdataShift[15:0]}
                   : {{24{rdataShift[7] & io_fromEXE_bits_controlSignals_signExt}},
                      rdataShift[7:0]})
          : io_fromEXE_bits_controlSignals_regWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:44:43, :60:17, :61:17, :76:42, :79:{27,32,47,52,79}, :80:{27,32,47,52,79}, :108:37, :110:21, :112:18, :114:30, :117:112, :134:{72,85}, :135:40, :136:{37,43}, :151:45, :152:{44,57}, :153:37, :156:62, :157:37, src/main/scala/chisel3/util/Mux.scala:50:70]
  reg         hasFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:197:29]
  wire        io_toWB_bits_nop_0 = io_fromEXE_bits_nop | hasFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:197:29, :201:45]
  wire        _skip_enable_T_1 = io_req_ready & io_req_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:112:18, :114:30, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        skip_enable =
    (|(io_fromEXE_bits_controlSignals_regWriteData[31:29]))
    & io_fromEXE_bits_controlSignals_regWriteData < 32'h21FFFFFF & (ren | wen)
    & _skip_enable_T_1 & ~io_toWB_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:44:43, :45:43, :201:45, :206:76, :231:{39,56,65}, :232:{44,53,61,77}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_15 = _GEN_7 & _GEN_8;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:107:31, :112:18, :164:33, :165:30, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _hasFired_T_1 = io_toWB_valid_0 & io_fromEXE_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:112:18, :114:30, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_16 = io_wResp_ready_0 & io_wResp_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:55:20, :112:18, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7]
    if ((_GEN_8 | _GEN_16) & ~io_toWB_bits_nop_0)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:201:45, :206:76, :222:{42,60}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      PerfCountLSU();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (_GEN_8 & ren)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:44:43, :225:41, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      LSURecvRResp();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (_GEN_16 & wen)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:45:43, :228:41, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      LSURecvBResp();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (skip_enable)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:232:77, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      diff_skip(io_fromEXE_bits_pc);	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (_skip_enable_T_1 & ~io_req_bits_wr_0)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:112:18, :114:30, :242:{39,42}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      LSULaunchARReq();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (_skip_enable_T_1 & io_req_bits_wr_0)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:112:18, :114:30, :245:39, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      LSULaunchAWReq();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (reset) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7]
      state <= 3'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :43:24]
      reservation <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:46:30]
      amoAluResReg <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:107:31]
      amoRegWriteDataReg <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:108:37]
      hasFired <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:197:29]
    end
    else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7]
      state <= casez_tmp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:43:24, :112:18, :114:30]
      if (_GEN_0) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:112:18]
        if (_GEN_1 & (io_toWB_valid_0 | _state_T)
            & io_fromEXE_bits_controlSignals_fuTypeAMO
            & io_fromEXE_bits_controlSignals_amoOp == 4'h1)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:46:30, :112:18, :114:{23,30}, :131:{36,51}, :132:{33,39,65,89}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
          reservation <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:46:30]
        if (_GEN_4)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:108:37, :114:30, :134:85, :135:40]
          amoRegWriteDataReg <= {31'h0, _io_fromEXE_ready_T};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:108:37, :117:112, :135:46]
      end
      else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:112:18]
        if (_GEN_5 & io_fromEXE_bits_controlSignals_fuTypeAMO & _GEN_6)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:46:30, :112:18, :151:45, :152:{44,57}, :155:33]
          reservation <= io_fromEXE_bits_controlSignals_regWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:46:30]
        if (_GEN_5) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:112:18]
          if (io_fromEXE_bits_controlSignals_fuTypeAMO) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:31:16]
            if (_GEN_6)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:152:44]
              amoRegWriteDataReg <= io_rResp_bits_rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:108:37]
            else if (_GEN_2)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:134:72]
              amoRegWriteDataReg <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:108:37]
          end
        end
        else if (_GEN_15)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:107:31, :112:18, :164:33, :165:30]
          amoRegWriteDataReg <= io_rResp_bits_rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:108:37]
      end
      if (_GEN_0 | _GEN_5 | ~_GEN_15) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:107:31, :112:18, :164:33, :165:30]
      end
      else	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:107:31, :112:18]
        amoAluResReg <= _amoAlu_io_res;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:102:24, :107:31]
      hasFired <= io_toWB_valid_0 & ~_hasFired_T_1 | ~_hasFired_T_1 & hasFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:112:18, :114:30, :197:29, :198:{24,27,44}, :199:18, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7]
      `FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:3];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7]
        `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7]
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7]
        end	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7]
        state = _RANDOM[2'h0][2:0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :43:24]
        reservation = {_RANDOM[2'h0][31:3], _RANDOM[2'h1][2:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :43:24, :46:30]
        amoAluResReg = {_RANDOM[2'h1][31:3], _RANDOM[2'h2][2:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :46:30, :107:31]
        amoRegWriteDataReg = {_RANDOM[2'h2][31:3], _RANDOM[2'h3][2:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :107:31, :108:37]
        hasFired = _RANDOM[2'h3][3];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :108:37, :197:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7]
      `FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AMOALU amoAlu (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:102:24]
    .io_mRead (io_rResp_bits_rdata),
    .io_src2  (io_fromEXE_bits_controlSignals_memWriteData),
    .io_amoOp (io_fromEXE_bits_controlSignals_amoOp),
    .io_res   (_amoAlu_io_res)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:102:24]
  assign io_fromEXE_ready = io_toWB_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :112:18, :114:30]
  assign io_toWB_valid = io_toWB_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :112:18, :114:30]
  assign io_toWB_bits_pc = io_fromEXE_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7]
  assign io_toWB_bits_rd = io_fromEXE_bits_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7]
  assign io_toWB_bits_regWrite =
    io_fromEXE_bits_controlSignals_regWrite & ~io_toWB_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :201:45, :206:{73,76}]
  assign io_toWB_bits_regWriteData = io_regWdata_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign io_toWB_bits_nop = io_toWB_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :201:45]
  assign io_toWB_bits_mret = io_fromEXE_bits_mret;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7]
  assign io_toWB_bits_hasException = io_fromEXE_bits_hasException;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7]
  assign io_toWB_bits_exceptionCode = io_fromEXE_bits_exceptionCode;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7]
  assign io_toWB_bits_jumped = io_fromEXE_bits_jumped;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7]
  assign io_toWB_bits_inst = io_fromEXE_bits_inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7]
  assign io_req_valid = io_req_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :112:18, :114:30]
  assign io_req_bits_wr = io_req_bits_wr_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :112:18, :114:30]
  assign io_req_bits_size =
    _GEN_0 ? (_GEN_1 ? reqSize : 2'h0) : _GEN_10 ? 2'h0 : {_GEN_9, 1'h0};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :53:17, :54:18, :112:18, :114:{23,30}, :125:34, :177:30, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign io_req_bits_addr =
    _GEN_0
      ? (_GEN_1 ? io_fromEXE_bits_controlSignals_regWriteData : 32'h0)
      : _GEN_12 ? 32'h0 : io_fromEXE_bits_controlSignals_regWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :53:17, :112:18, :114:{23,30}, :118:34]
  assign io_req_bits_wdata =
    _GEN_0
      ? (_GEN_1
           ? (io_fromEXE_bits_controlSignals_memRawMask[3]
                ? io_fromEXE_bits_controlSignals_memWriteData
                : io_fromEXE_bits_controlSignals_memRawMask[1]
                    ? {2{io_fromEXE_bits_controlSignals_memWriteData[15:0]}}
                    : {2{{2{io_fromEXE_bits_controlSignals_memWriteData[7:0]}}}})
           : 32'h0)
      : _GEN_12 ? 32'h0 : amoAluResReg;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :53:17, :60:17, :61:17, :85:{28,59}, :86:{28,59}, :107:31, :112:18, :114:{23,30}, :123:35, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign io_req_bits_wstrb =
    _GEN_0 ? (_GEN_1 ? _io_req_bits_wstrb_T[3:0] : 4'h0) : _GEN_10 ? 4'h0 : {4{_GEN_9}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :53:17, :54:18, :112:18, :114:{23,30}, :124:{35,64}, :176:31]
  assign io_rResp_ready = io_rResp_ready_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :56:20, :112:18]
  assign io_wResp_ready = io_wResp_ready_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :55:20, :112:18]
  assign io_bypass_valid = io_toWB_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, :112:18, :114:30]
  assign io_bypass_regWrite = io_fromEXE_bits_controlSignals_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7]
  assign io_bypass_waddr = io_fromEXE_bits_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7]
  assign io_regWdata = io_regWdata_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:30:7, src/main/scala/chisel3/util/Mux.scala:50:70]
endmodule

module WB(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7]
                io_fromMEM_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:16]
  input  [31:0] io_fromMEM_bits_pc,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:16]
  input  [4:0]  io_fromMEM_bits_rd,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:16]
  input         io_fromMEM_bits_regWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:16]
  input  [31:0] io_fromMEM_bits_regWriteData,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:16]
  input         io_fromMEM_bits_nop,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:16]
                io_fromMEM_bits_mret,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:16]
                io_fromMEM_bits_hasException,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:16]
  input  [3:0]  io_fromMEM_bits_exceptionCode,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:16]
  input         io_fromMEM_bits_jumped,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:16]
  input  [31:0] io_fromMEM_bits_inst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:16]
  output        io_writePort_wen,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:16]
  output [4:0]  io_writePort_waddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:16]
  output [31:0] io_writePort_wdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:16]
  output        io_csrCmd_hasExcep,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:16]
  output [3:0]  io_csrCmd_excepCode,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:16]
  output        io_csrCmd_mret,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:16]
  output [31:0] io_csrCmd_pc,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:16]
  output        io_bypass_regWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:16]
  output [4:0]  io_bypass_waddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:16]
  output [31:0] io_regWdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:16]
  output        io_debug_done,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:16]
  output [31:0] io_debug_pc_done,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:16]
  output        io_diff_jumped,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:16]
  output [31:0] io_trace_inst	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:16]
);

  reg        done;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:58:27]
  reg [31:0] pc_done;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:59:30]
  reg        jumped;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:70:29]
  reg [31:0] inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:77:27]
  always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7]
    if (reset) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7]
      done <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:58:27]
      pc_done <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:59:30]
      jumped <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:70:29]
      inst <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:77:27]
    end
    else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7]
      done <= io_fromMEM_valid & ~io_fromMEM_bits_nop & (|io_fromMEM_bits_pc);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:48:59, :58:27, :60:31, :61:{18,42,64}, :64:18]
      if (io_fromMEM_valid) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:16]
        pc_done <= io_fromMEM_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:59:30]
        jumped <= io_fromMEM_bits_jumped;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:70:29]
        inst <= io_fromMEM_bits_inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:77:27]
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7]
      `FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7]
        `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7]
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7]
        end	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7]
        done = _RANDOM[2'h0][0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7, :58:27]
        pc_done = {_RANDOM[2'h0][31:1], _RANDOM[2'h1][0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7, :58:27, :59:30]
        jumped = _RANDOM[2'h1][1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7, :59:30, :70:29]
        inst = {_RANDOM[2'h1][31:2], _RANDOM[2'h2][1:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7, :59:30, :77:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7]
      `FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_writePort_wen = (|io_fromMEM_bits_rd) & io_fromMEM_bits_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7, :41:{28,35}]
  assign io_writePort_waddr = io_fromMEM_bits_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7]
  assign io_writePort_wdata = io_fromMEM_bits_regWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7]
  assign io_csrCmd_hasExcep = io_fromMEM_bits_hasException & ~io_fromMEM_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7, :48:{56,59}]
  assign io_csrCmd_excepCode = io_fromMEM_bits_exceptionCode;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7]
  assign io_csrCmd_mret = io_fromMEM_bits_mret;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7]
  assign io_csrCmd_pc = io_fromMEM_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7]
  assign io_bypass_regWrite = io_fromMEM_bits_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7]
  assign io_bypass_waddr = io_fromMEM_bits_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7]
  assign io_regWdata = io_fromMEM_bits_regWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7]
  assign io_debug_done = done;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7, :58:27]
  assign io_debug_pc_done = pc_done;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7, :59:30]
  assign io_diff_jumped = jumped;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7, :70:29]
  assign io_trace_inst = inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:18:7, :77:27]
endmodule

// VCS coverage exclude_file
module mem_0_64x32(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  input  [5:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [5:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:63];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  reg        _R0_en_d0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  reg [5:0]  _R0_addr_d0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  always @(posedge R0_clk) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    _R0_en_d0 <= R0_en;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    _R0_addr_d0 <= R0_addr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  end // always @(posedge)
  always @(posedge W0_clk) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    if (W0_en & 1'h1)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
      Memory[W0_addr] <= W0_data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
      reg [31:0] _RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    `endif // RANDOMIZE_REG_INIT
    reg [31:0] _RANDOM_MEM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
      `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
      `ifdef RANDOMIZE_MEM_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
        for (logic [6:0] i = 7'h0; i < 7'h40; i += 7'h1) begin
          _RANDOM_MEM = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
          Memory[i[5:0]] = _RANDOM_MEM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
        end
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
        _RANDOM = {`RANDOM};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
        _R0_en_d0 = _RANDOM[0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
        _R0_addr_d0 = _RANDOM[6:1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 32'bx;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
endmodule


// Include rmemory initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module SDPRAM_SYNC_64_32_1(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:9:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:9:7]
  input  [5:0]  io_raddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
  output [31:0] io_rdata_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
  input         io_wen,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
  input  [5:0]  io_waddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
  input  [31:0] io_wdata_0	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
);

  mem_0_64x32 mem_0_ext (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    .R0_addr (io_raddr),
    .R0_en   (1'h1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:9:7]
    .R0_clk  (clock),
    .R0_data (io_rdata_0),
    .W0_addr (io_waddr),
    .W0_en   (io_wen),
    .W0_clk  (clock),
    .W0_data (io_wdata_0)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
endmodule

// VCS coverage exclude_file
module mem_16x49(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  input  [3:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [48:0] R0_data,
  input  [3:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [48:0] W0_data
);

  reg [48:0] Memory[0:15];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  reg        _R0_en_d0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  reg [3:0]  _R0_addr_d0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  always @(posedge R0_clk) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    _R0_en_d0 <= R0_en;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    _R0_addr_d0 <= R0_addr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  end // always @(posedge)
  always @(posedge W0_clk) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    if (W0_en & 1'h1)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
      Memory[W0_addr] <= W0_data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
      reg [31:0] _RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    `endif // RANDOMIZE_REG_INIT
    reg [63:0] _RANDOM_MEM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
      `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
      `ifdef RANDOMIZE_MEM_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
          end
          Memory[i[3:0]] = _RANDOM_MEM[48:0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
        end
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
        _RANDOM = {`RANDOM};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
        _R0_en_d0 = _RANDOM[0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
        _R0_addr_d0 = _RANDOM[4:1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 49'bx;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
endmodule

module SDPRAM_SYNC_16_49_1(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:9:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:9:7]
  input  [3:0]  io_raddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
  output [23:0] io_rdata_0_tags_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
                io_rdata_0_tags_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
  output        io_rdata_0_lru,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
  input         io_wen,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
  input  [3:0]  io_waddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
  input  [23:0] io_wdata_0_tags_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
                io_wdata_0_tags_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
  input         io_wdata_0_lru	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
);

  wire [48:0] _mem_ext_R0_data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  mem_16x49 mem_ext (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    .R0_addr (io_raddr),
    .R0_en   (1'h1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:9:7]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_waddr),
    .W0_en   (io_wen),
    .W0_clk  (clock),
    .W0_data ({io_wdata_0_lru, io_wdata_0_tags_1, io_wdata_0_tags_0})	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  assign io_rdata_0_tags_0 = _mem_ext_R0_data[23:0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:9:7, :50:26]
  assign io_rdata_0_tags_1 = _mem_ext_R0_data[47:24];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:9:7, :50:26]
  assign io_rdata_0_lru = _mem_ext_R0_data[48];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:9:7, :50:26]
endmodule

import "DPI-C" function void PerfCountSkipCache();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]

import "DPI-C" function void PerfCountICacheMiss();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]

module ICache(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
  output        io_arFromIF_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:28:14]
  input         io_arFromIF_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:28:14]
  input  [31:0] io_arFromIF_bits_addr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:28:14]
  input         io_rToIF_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:28:14]
  output        io_rToIF_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:28:14]
  output [31:0] io_rToIF_bits_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:28:14]
  input         io_arToMem_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:28:14]
  output        io_arToMem_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:28:14]
  output [31:0] io_arToMem_bits_addr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:28:14]
  output [3:0]  io_arToMem_bits_len,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:28:14]
  output        io_rFromMem_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:28:14]
  input         io_rFromMem_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:28:14]
  input  [31:0] io_rFromMem_bits_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:28:14]
  input         io_fencei	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:28:14]
);

  wire        io_arFromIF_ready_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:237:63]
  wire [23:0] _infoRams_io_rdata_0_tags_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:49:24]
  wire [23:0] _infoRams_io_rdata_0_tags_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:49:24]
  wire        _infoRams_io_rdata_0_lru;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:49:24]
  wire [31:0] _dataRams_1_io_rdata_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:46:11]
  wire [31:0] _dataRams_0_io_rdata_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:46:11]
  reg         valids_0_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_0_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_1_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_1_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_2_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_2_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_3_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_3_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_4_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_4_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_5_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_5_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_6_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_6_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_7_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_7_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_8_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_8_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_9_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_9_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_10_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_10_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_11_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_11_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_12_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_12_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_13_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_13_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_14_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_14_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_15_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  reg         valids_15_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19]
  wire        _wordOffsetPreIF_T = io_arFromIF_ready_0 & io_arFromIF_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:237:63, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg         reqValid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:65:27]
  reg  [31:0] req_addr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:69:22]
  reg         blockValids_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:70:24]
  reg         blockValids_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:70:24]
  wire [3:0]  indexPreIF =
    _wordOffsetPreIF_T ? io_arFromIF_bits_addr[7:4] : req_addr[7:4];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:69:22, :76:{22,45,97}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg         casez_tmp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:78:17]
  always_comb begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:78:17]
    casez (indexPreIF)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:76:22, :78:17]
      4'b0000:
        casez_tmp = valids_0_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b0001:
        casez_tmp = valids_1_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b0010:
        casez_tmp = valids_2_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b0011:
        casez_tmp = valids_3_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b0100:
        casez_tmp = valids_4_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b0101:
        casez_tmp = valids_5_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b0110:
        casez_tmp = valids_6_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b0111:
        casez_tmp = valids_7_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b1000:
        casez_tmp = valids_8_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b1001:
        casez_tmp = valids_9_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b1010:
        casez_tmp = valids_10_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b1011:
        casez_tmp = valids_11_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b1100:
        casez_tmp = valids_12_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b1101:
        casez_tmp = valids_13_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b1110:
        casez_tmp = valids_14_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      default:
        casez_tmp = valids_15_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
    endcase	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:76:22, :78:17]
  end // always_comb
  reg         casez_tmp_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:78:17]
  always_comb begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:78:17]
    casez (indexPreIF)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:76:22, :78:17]
      4'b0000:
        casez_tmp_0 = valids_0_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b0001:
        casez_tmp_0 = valids_1_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b0010:
        casez_tmp_0 = valids_2_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b0011:
        casez_tmp_0 = valids_3_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b0100:
        casez_tmp_0 = valids_4_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b0101:
        casez_tmp_0 = valids_5_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b0110:
        casez_tmp_0 = valids_6_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b0111:
        casez_tmp_0 = valids_7_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b1000:
        casez_tmp_0 = valids_8_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b1001:
        casez_tmp_0 = valids_9_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b1010:
        casez_tmp_0 = valids_10_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b1011:
        casez_tmp_0 = valids_11_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b1100:
        casez_tmp_0 = valids_12_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b1101:
        casez_tmp_0 = valids_13_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      4'b1110:
        casez_tmp_0 = valids_14_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
      default:
        casez_tmp_0 = valids_15_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :78:17]
    endcase	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:76:22, :78:17]
  end // always_comb
  reg  [1:0]  state;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:22]
  wire [5:0]  dataRams_1_io_raddr =
    {indexPreIF, _wordOffsetPreIF_T ? io_arFromIF_bits_addr[3:2] : req_addr[3:2]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:69:22, :76:22, :77:{27,50,112}, :95:42, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        hits_0 = blockValids_0 & _infoRams_io_rdata_0_tags_0 == req_addr[31:8];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:49:24, :69:22, :70:24, :86:21, :98:{76,81}]
  wire        hits_1 = blockValids_1 & _infoRams_io_rdata_0_tags_1 == req_addr[31:8];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:49:24, :69:22, :70:24, :86:21, :98:{76,81}]
  wire        hit = ~(|state) & (hits_0 | hits_1);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:83:24, :92:22, :98:76, :99:{17,26}, :100:{11,28}]
  reg  [1:0]  reqCounter;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:120:27]
  reg  [1:0]  respCounter;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:121:28]
  reg         replaceWay;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:123:27]
  reg  [31:0] inst2Fire;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:124:26]
  wire        burstable = (|(req_addr[31:28])) & req_addr < 32'h1FFFFFFF;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:69:22, :139:{45,62,74}]
  wire        _GEN = reqValid & ~hit;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:65:27, :83:24, :99:26, :100:11, :149:{22,25}]
  wire        _GEN_0 = state == 2'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:22, :147:16]
  wire        _GEN_1 = io_rFromMem_valid & ~replaceWay;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:52:57, :123:27, :166:30, :168:{21,36}, :170:31]
  wire        _GEN_2 = io_rFromMem_valid & replaceWay;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:52:57, :123:27, :166:30, :168:36, :170:31]
  wire        arToMemW_valid = (|state) ? _GEN_0 : _GEN;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:22, :99:17, :147:16, :149:{22,46}]
  wire        _GEN_3 = state == 2'h2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:22, :147:16]
  wire        _GEN_4 = _GEN_3 & io_rFromMem_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:51:55, :147:16, :192:30, :194:36]
  wire        _GEN_5 = _GEN_0 | _GEN_3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:53:57, :147:16, :166:30, :168:36, :171:31, :192:30, :194:36, :197:31]
  wire        _GEN_6 = ~(|state) | _GEN_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:22, :99:17, :140:19, :147:16]
  wire        _GEN_7 = ~_GEN_6 & _GEN_4;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:51:55, :140:19, :147:16, :192:30, :194:36, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:67:12]
  wire        _GEN_8 = _GEN_6 | ~_GEN_4;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:51:55, :140:19, :147:16, :192:30, :194:36, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:69:14]
  reg  [1:0]  casez_tmp_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:147:16, :166:30]
  always_comb begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:121:28, :147:16, :166:30, :192:30, :227:19]
    casez (state)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:22, :121:28, :147:16, :166:30, :192:30, :227:19]
      2'b00:
        casez_tmp_1 = respCounter;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:121:28, :147:16, :166:30, :192:30, :227:19]
      2'b01:
        casez_tmp_1 = io_rFromMem_valid ? respCounter + 2'h1 : respCounter;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:121:28, :147:16, :166:30, :177:{21,36}, :192:30, :227:19]
      2'b10:
        casez_tmp_1 = io_rFromMem_valid ? respCounter + 2'h1 : respCounter;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:121:28, :147:16, :166:30, :192:30, :204:{21,36}, :227:19]
      default:
        casez_tmp_1 = 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:22, :121:28, :147:16, :166:30, :192:30, :227:19]
    endcase	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:22, :121:28, :147:16, :166:30, :192:30, :227:19]
  end // always_comb
  assign io_arFromIF_ready_0 = (~(|state) | (&state)) & (reqValid & hit | ~reqValid);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:65:27, :83:24, :92:22, :99:{17,26}, :100:11, :234:{58,69}, :237:{42,51,63,85}]
  wire        io_rToIF_valid_0 = hit & reqValid | (&state);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:65:27, :83:24, :92:22, :99:26, :100:11, :244:{48,61,71}]
  wire        _GEN_9 = io_arToMem_ready & arToMemW_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:147:16, :149:46, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_10 = io_rToIF_ready & io_rToIF_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:244:61, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_11 = req_addr[7:4] == 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:69:22, :76:97, :221:35]
  wire        _GEN_12 = req_addr[7:4] == 4'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:69:22, :76:97, :221:35]
  wire        _GEN_13 = req_addr[7:4] == 4'h2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:69:22, :76:97, :221:35]
  wire        _GEN_14 = req_addr[7:4] == 4'h3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:69:22, :76:97, :221:35]
  wire        _GEN_15 = req_addr[7:4] == 4'h4;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:69:22, :76:97, :221:35]
  wire        _GEN_16 = req_addr[7:4] == 4'h5;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:69:22, :76:97, :221:35]
  wire        _GEN_17 = req_addr[7:4] == 4'h6;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:69:22, :76:97, :221:35]
  wire        _GEN_18 = req_addr[7:4] == 4'h7;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:69:22, :76:97, :221:35]
  wire        _GEN_19 = req_addr[7:4] == 4'h8;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:69:22, :76:97, :221:35]
  wire        _GEN_20 = req_addr[7:4] == 4'h9;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:69:22, :76:97, :221:35]
  wire        _GEN_21 = req_addr[7:4] == 4'hA;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:69:22, :76:97, :221:35]
  wire        _GEN_22 = req_addr[7:4] == 4'hB;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:69:22, :76:97, :221:35]
  wire        _GEN_23 = req_addr[7:4] == 4'hC;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:69:22, :76:97, :221:35]
  wire        _GEN_24 = req_addr[7:4] == 4'hD;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:69:22, :76:97, :221:35]
  wire        _GEN_25 = req_addr[7:4] == 4'hE;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:69:22, :76:97, :221:35]
  wire        _GEN_26 = (&state) & _GEN_10;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:22, :147:16, :228:26, :229:15, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
    if (_GEN_26)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:22, :147:16, :228:26, :229:15, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      PerfCountICacheMiss();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    valids_0_0 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_11 & ~replaceWay | ~io_fencei
      & valids_0_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :168:21, :192:30, :221:35]
    valids_0_1 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_11 & replaceWay | ~io_fencei
      & valids_0_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :192:30, :221:35]
    valids_1_0 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_12 & ~replaceWay | ~io_fencei
      & valids_1_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :168:21, :192:30, :221:35]
    valids_1_1 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_12 & replaceWay | ~io_fencei
      & valids_1_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :192:30, :221:35]
    valids_2_0 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_13 & ~replaceWay | ~io_fencei
      & valids_2_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :168:21, :192:30, :221:35]
    valids_2_1 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_13 & replaceWay | ~io_fencei
      & valids_2_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :192:30, :221:35]
    valids_3_0 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_14 & ~replaceWay | ~io_fencei
      & valids_3_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :168:21, :192:30, :221:35]
    valids_3_1 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_14 & replaceWay | ~io_fencei
      & valids_3_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :192:30, :221:35]
    valids_4_0 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_15 & ~replaceWay | ~io_fencei
      & valids_4_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :168:21, :192:30, :221:35]
    valids_4_1 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_15 & replaceWay | ~io_fencei
      & valids_4_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :192:30, :221:35]
    valids_5_0 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_16 & ~replaceWay | ~io_fencei
      & valids_5_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :168:21, :192:30, :221:35]
    valids_5_1 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_16 & replaceWay | ~io_fencei
      & valids_5_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :192:30, :221:35]
    valids_6_0 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_17 & ~replaceWay | ~io_fencei
      & valids_6_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :168:21, :192:30, :221:35]
    valids_6_1 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_17 & replaceWay | ~io_fencei
      & valids_6_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :192:30, :221:35]
    valids_7_0 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_18 & ~replaceWay | ~io_fencei
      & valids_7_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :168:21, :192:30, :221:35]
    valids_7_1 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_18 & replaceWay | ~io_fencei
      & valids_7_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :192:30, :221:35]
    valids_8_0 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_19 & ~replaceWay | ~io_fencei
      & valids_8_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :168:21, :192:30, :221:35]
    valids_8_1 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_19 & replaceWay | ~io_fencei
      & valids_8_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :192:30, :221:35]
    valids_9_0 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_20 & ~replaceWay | ~io_fencei
      & valids_9_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :168:21, :192:30, :221:35]
    valids_9_1 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_20 & replaceWay | ~io_fencei
      & valids_9_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :192:30, :221:35]
    valids_10_0 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_21 & ~replaceWay | ~io_fencei
      & valids_10_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :168:21, :192:30, :221:35]
    valids_10_1 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_21 & replaceWay | ~io_fencei
      & valids_10_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :192:30, :221:35]
    valids_11_0 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_22 & ~replaceWay | ~io_fencei
      & valids_11_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :168:21, :192:30, :221:35]
    valids_11_1 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_22 & replaceWay | ~io_fencei
      & valids_11_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :192:30, :221:35]
    valids_12_0 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_23 & ~replaceWay | ~io_fencei
      & valids_12_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :168:21, :192:30, :221:35]
    valids_12_1 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_23 & replaceWay | ~io_fencei
      & valids_12_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :192:30, :221:35]
    valids_13_0 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_24 & ~replaceWay | ~io_fencei
      & valids_13_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :168:21, :192:30, :221:35]
    valids_13_1 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_24 & replaceWay | ~io_fencei
      & valids_13_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :192:30, :221:35]
    valids_14_0 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_25 & ~replaceWay | ~io_fencei
      & valids_14_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :168:21, :192:30, :221:35]
    valids_14_1 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & _GEN_25 & replaceWay | ~io_fencei
      & valids_14_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :123:27, :140:19, :143:22, :147:16, :192:30, :221:35]
    valids_15_0 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & (&(req_addr[7:4])) & ~replaceWay | ~io_fencei
      & valids_15_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :69:22, :76:97, :123:27, :140:19, :143:22, :147:16, :168:21, :192:30, :221:35]
    valids_15_1 <=
      ~_GEN_6 & _GEN_3 & io_rFromMem_valid & (&(req_addr[7:4])) & replaceWay | ~io_fencei
      & valids_15_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:39:19, :69:22, :76:97, :123:27, :140:19, :143:22, :147:16, :192:30, :221:35]
    blockValids_0 <= casez_tmp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:70:24, :78:17]
    blockValids_1 <= casez_tmp_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:70:24, :78:17]
    if (reset) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
      reqValid <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:65:27]
      req_addr <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:69:22]
      state <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:22]
      reqCounter <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:22, :120:27]
      respCounter <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:22, :121:28]
      replaceWay <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:123:27]
      inst2Fire <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:124:26]
    end
    else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
      reqValid <= ~(_GEN_10 & ~_wordOffsetPreIF_T) & (_wordOffsetPreIF_T | reqValid);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:65:27, :66:{23,26,44}, :67:14, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      if (_wordOffsetPreIF_T)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        req_addr <= io_arFromIF_bits_addr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:69:22]
      if (|state) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:22, :99:17]
        if (_GEN_0) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:147:16]
          if (_GEN_9 & (&reqCounter))	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:22, :120:27, :179:27, :181:{26,56}, :182:17, src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 2'h2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:22]
          if (_GEN_9)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            reqCounter <= reqCounter + 2'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:120:27, :180:34]
        end
        else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:147:16]
          if (_GEN_3) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:147:16]
            if (io_rFromMem_valid & (&respCounter))	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:22, :121:28, :192:30, :205:{27,57}, :206:17]
              state <= 2'h3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:22]
          end
          else if (_GEN_26)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:22, :147:16, :228:26, :229:15]
            state <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:22]
          if (_GEN_3 | ~(&state)) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:22, :120:27, :147:16]
          end
          else	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:120:27, :147:16]
            reqCounter <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:22, :120:27]
        end
        respCounter <= casez_tmp_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:121:28, :147:16, :166:30]
      end
      else if (_GEN & io_arToMem_ready & arToMemW_valid) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:120:27, :147:16, :149:{22,46}, :159:31, :160:22, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= burstable ? 2'h2 : 2'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:22, :139:62, :161:63]
        reqCounter <= reqCounter + 2'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:120:27, :160:36]
      end
      if (~(|state) & _GEN)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:22, :99:17, :123:27, :147:16, :149:{22,46}, :157:22]
        replaceWay <= _infoRams_io_rdata_0_lru;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:49:24, :123:27]
      if (respCounter == req_addr[3:2] & io_rFromMem_valid)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:69:22, :77:112, :121:28, :125:{21,36}]
        inst2Fire <= io_rFromMem_bits_rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:124:26]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
      `FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:4];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
        `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
        end	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
        valids_0_0 = _RANDOM[3'h0][0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_0_1 = _RANDOM[3'h0][1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_1_0 = _RANDOM[3'h0][2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_1_1 = _RANDOM[3'h0][3];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_2_0 = _RANDOM[3'h0][4];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_2_1 = _RANDOM[3'h0][5];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_3_0 = _RANDOM[3'h0][6];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_3_1 = _RANDOM[3'h0][7];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_4_0 = _RANDOM[3'h0][8];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_4_1 = _RANDOM[3'h0][9];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_5_0 = _RANDOM[3'h0][10];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_5_1 = _RANDOM[3'h0][11];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_6_0 = _RANDOM[3'h0][12];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_6_1 = _RANDOM[3'h0][13];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_7_0 = _RANDOM[3'h0][14];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_7_1 = _RANDOM[3'h0][15];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_8_0 = _RANDOM[3'h0][16];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_8_1 = _RANDOM[3'h0][17];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_9_0 = _RANDOM[3'h0][18];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_9_1 = _RANDOM[3'h0][19];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_10_0 = _RANDOM[3'h0][20];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_10_1 = _RANDOM[3'h0][21];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_11_0 = _RANDOM[3'h0][22];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_11_1 = _RANDOM[3'h0][23];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_12_0 = _RANDOM[3'h0][24];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_12_1 = _RANDOM[3'h0][25];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_13_0 = _RANDOM[3'h0][26];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_13_1 = _RANDOM[3'h0][27];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_14_0 = _RANDOM[3'h0][28];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_14_1 = _RANDOM[3'h0][29];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_15_0 = _RANDOM[3'h0][30];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        valids_15_1 = _RANDOM[3'h0][31];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :39:19]
        reqValid = _RANDOM[3'h1][0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :65:27]
        req_addr = {_RANDOM[3'h1][31:4], _RANDOM[3'h2][3:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :65:27, :69:22]
        blockValids_0 = _RANDOM[3'h3][12];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :70:24]
        blockValids_1 = _RANDOM[3'h3][13];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :70:24]
        state = _RANDOM[3'h3][15:14];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :70:24, :92:22]
        reqCounter = _RANDOM[3'h3][17:16];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :70:24, :120:27]
        respCounter = _RANDOM[3'h3][19:18];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :70:24, :121:28]
        replaceWay = _RANDOM[3'h3][20];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :70:24, :123:27]
        inst2Fire = {_RANDOM[3'h3][31:21], _RANDOM[3'h4][20:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :70:24, :124:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
      `FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SDPRAM_SYNC_64_32_1 dataRams_0 (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:46:11]
    .clock      (clock),
    .io_raddr   (dataRams_1_io_raddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:95:42]
    .io_rdata_0 (_dataRams_0_io_rdata_0),
    .io_wen
      ((|state) & (_GEN_0 ? io_rFromMem_valid & ~replaceWay : _GEN_4 & ~replaceWay)),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:51:55, :92:22, :99:17, :123:27, :147:16, :166:30, :168:{21,36}, :192:30, :194:36]
    .io_waddr
      ((|state)
         ? (_GEN_0
              ? (_GEN_1 ? {req_addr[7:4], respCounter} : 6'h0)
              : _GEN_3 & _GEN_1 ? {req_addr[7:4], respCounter} : 6'h0)
         : 6'h0),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:52:57, :69:22, :76:97, :92:22, :99:17, :121:28, :147:16, :166:30, :168:36, :170:{31,37}, :192:30, :194:36, :196:{31,37}]
    .io_wdata_0 ((|state) & _GEN_5 & _GEN_1 ? io_rFromMem_bits_rdata : 32'h0)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:52:57, :53:57, :92:22, :99:17, :147:16, :166:30, :168:36, :170:31, :171:31, :192:30, :194:36, :197:31]
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:46:11]
  SDPRAM_SYNC_64_32_1 dataRams_1 (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:46:11]
    .clock      (clock),
    .io_raddr   (dataRams_1_io_raddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:95:42]
    .io_rdata_0 (_dataRams_1_io_rdata_0),
    .io_wen
      ((|state) & (_GEN_0 ? io_rFromMem_valid & replaceWay : _GEN_4 & replaceWay)),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:51:55, :92:22, :99:17, :123:27, :147:16, :166:30, :168:36, :192:30, :194:36]
    .io_waddr
      ((|state)
         ? (_GEN_0
              ? (_GEN_2 ? {req_addr[7:4], respCounter} : 6'h0)
              : _GEN_3 & _GEN_2 ? {req_addr[7:4], respCounter} : 6'h0)
         : 6'h0),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:52:57, :69:22, :76:97, :92:22, :99:17, :121:28, :147:16, :166:30, :168:36, :170:{31,37}, :192:30, :194:36, :196:{31,37}]
    .io_wdata_0 ((|state) & _GEN_5 & _GEN_2 ? io_rFromMem_bits_rdata : 32'h0)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:52:57, :53:57, :92:22, :99:17, :147:16, :166:30, :168:36, :170:31, :171:31, :192:30, :194:36, :197:31]
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:46:11]
  SDPRAM_SYNC_16_49_1 infoRams (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:49:24]
    .clock             (clock),
    .io_raddr          (indexPreIF),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:76:22]
    .io_rdata_0_tags_0 (_infoRams_io_rdata_0_tags_0),
    .io_rdata_0_tags_1 (_infoRams_io_rdata_0_tags_1),
    .io_rdata_0_lru    (_infoRams_io_rdata_0_lru),
    .io_wen            (_GEN_7 | hit),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:83:24, :99:26, :100:11, :147:16, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:67:12]
    .io_waddr          (_GEN_7 | hit ? req_addr[7:4] : 4'h0),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:60:35, :69:22, :76:97, :83:24, :99:26, :100:11, :104:17, :109:24, :147:16, :192:30, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:67:12, :68:14, :82:14]
    .io_wdata_0_tags_0
      (_GEN_8
         ? (hit ? _infoRams_io_rdata_0_tags_0 : 24'h0)
         : replaceWay ? _infoRams_io_rdata_0_tags_0 : req_addr[31:8]),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:49:24, :61:35, :69:22, :83:24, :86:21, :99:26, :100:11, :104:17, :110:24, :123:27, :147:16, :210:36, :211:29, :213:29, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:69:14]
    .io_wdata_0_tags_1
      (_GEN_8
         ? (hit ? _infoRams_io_rdata_0_tags_1 : 24'h0)
         : replaceWay ? req_addr[31:8] : _infoRams_io_rdata_0_tags_1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:49:24, :61:35, :69:22, :83:24, :86:21, :99:26, :100:11, :104:17, :110:24, :123:27, :147:16, :210:36, :211:29, :213:29, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:69:14]
    .io_wdata_0_lru    (_GEN_8 ? hit & hits_0 : ~_infoRams_io_rdata_0_lru)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:49:24, :61:35, :83:24, :98:76, :99:26, :100:11, :104:17, :110:24, :147:16, :217:26, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:69:14]
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:49:24]
  assign io_arFromIF_ready = io_arFromIF_ready_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :237:63]
  assign io_rToIF_valid = io_rToIF_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :244:61]
  assign io_rToIF_bits_rdata =
    (&state)
      ? inst2Fire
      : (hits_0 ? _dataRams_0_io_rdata_0 : 32'h0)
        | (hits_1 ? _dataRams_1_io_rdata_0 : 32'h0);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :46:11, :92:22, :98:76, :124:26, :244:71, :245:31, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_arToMem_valid = arToMemW_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :147:16, :149:46]
  assign io_arToMem_bits_addr =
    (|state)
      ? (_GEN_0 ? {req_addr[31:4], 4'h0} + {28'h0, reqCounter, 2'h0} : 32'h0)
      : _GEN ? {req_addr[31:4], 4'h0} : 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :69:22, :92:22, :99:17, :116:29, :120:27, :147:16, :149:{22,46}, :151:{28,34,43}, :187:{26,41,94}]
  assign io_arToMem_bits_len = ~(|state) & _GEN & burstable ? 4'h3 : 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :92:22, :99:17, :116:29, :139:62, :147:16, :149:{22,46}, :152:{28,34}]
  assign io_rFromMem_ready = io_rFromMem_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
endmodule

// VCS coverage exclude_file
module R_31x32(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:16]
  input  [4:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [4:0]  R1_addr,
  input         R1_en,
                R1_clk,
  output [31:0] R1_data,
  input  [4:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:30];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:16]
  always @(posedge W0_clk) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:16]
    if (W0_en & 1'h1)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:16]
      Memory[W0_addr] <= W0_data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:16]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:16]
    reg [31:0] _RANDOM_MEM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:16]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:16]
      `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:16]
      `ifdef RANDOMIZE_MEM_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:16]
        for (logic [4:0] i = 5'h0; i < 5'h1F; i += 5'h1) begin
          _RANDOM_MEM = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:16]
          Memory[i] = _RANDOM_MEM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:16]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:16]
  assign R1_data = R1_en ? Memory[R1_addr] : 32'bx;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:16]
endmodule

module RegFiles(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:17:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:17:7]
  input  [4:0]  io_readPort1_raddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:18:16]
  output [31:0] io_readPort1_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:18:16]
  input  [4:0]  io_readPort2_raddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:18:16]
  output [31:0] io_readPort2_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:18:16]
  input         io_writePort_wen,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:18:16]
  input  [4:0]  io_writePort_waddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:18:16]
  input  [31:0] io_writePort_wdata	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:18:16]
);

  wire [31:0] _R_ext_R0_data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:16]
  wire [31:0] _R_ext_R1_data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:16]
  R_31x32 R_ext (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:16]
    .R0_addr (io_readPort2_raddr - 5'h1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:26:85]
    .R0_en   (1'h1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:17:7]
    .R0_clk  (clock),
    .R0_data (_R_ext_R0_data),
    .R1_addr (io_readPort1_raddr - 5'h1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:25:85]
    .R1_en   (1'h1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:17:7]
    .R1_clk  (clock),
    .R1_data (_R_ext_R1_data),
    .W0_addr (io_writePort_waddr - 5'h1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:29:30]
    .W0_en   (io_writePort_wen),
    .W0_clk  (clock),
    .W0_data (io_writePort_wdata)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:16]
  assign io_readPort1_rdata = io_readPort1_raddr == 5'h0 ? 32'h0 : _R_ext_R1_data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:17:7, :24:16, :25:{30,50}]
  assign io_readPort2_rdata = io_readPort2_raddr == 5'h0 ? 32'h0 : _R_ext_R0_data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:17:7, :24:16, :25:50, :26:{30,50}]
endmodule

module Queue1_Bool(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input  clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
         reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
         io_enq_bits,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
         io_deq_bits	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  reg  ram;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire io_deq_valid_0 = io_enq_valid | full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :285:16, :297:{24,39}]
  wire do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :261:28, :263:27, :286:19, :298:17, :301:{26,35}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}]
      ram <= io_enq_bits;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :264:27, :276:{15,27}, :277:16, :285:16, :297:{24,39}, :298:17, :300:14, :301:{26,35}]
      full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :298:17, :301:{26,35}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        ram = _RANDOM[/*Zero width*/ 1'b0][1];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
        full = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_deq_valid = io_deq_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}]
  assign io_deq_bits = full ? ram : io_enq_bits;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19]
endmodule

import "DPI-C" function void diff_raise_intr(	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
  input int causeNO,
            epc
);


module CSRRegFile(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7]
  input  [11:0] io_readPort_raddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:16]
  output [31:0] io_readPort_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:16]
  input         io_writePort_wen,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:16]
  input  [11:0] io_writePort_waddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:16]
  input  [31:0] io_writePort_wdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:16]
  input         io_excepCmd_hasExcep,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:16]
  input  [3:0]  io_excepCmd_excepCode,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:16]
  input         io_excepCmd_mret,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:16]
  input  [31:0] io_excepCmd_pc,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:16]
  output        io_intrCmd_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:16]
  input  [31:0] io_intrCmd_bits_pc,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:16]
  input         io_redirectCmd_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:16]
  output        io_redirectCmd_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:16]
  output [31:0] io_redirectCmd_bits_target,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:16]
  input         io_interrupt_tip,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:16]
                io_interrupt_sip	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:16]
);

  wire        _flushQ_deq_q_io_deq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire        _flushQ_deq_q_io_deq_bits;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire        mip_tip_m = io_interrupt_tip;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:131:49]
  wire        mip_sip_m = io_interrupt_sip;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:131:49]
  wire        mip_eip_m = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:131:49]
  wire        mip_eip_pad0 = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:131:49]
  wire        mip_eip_s = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:131:49]
  wire        mip_eip_pad1 = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:131:49]
  wire        mip_tip_pad0 = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:131:49]
  wire        mip_tip_s = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:131:49]
  wire        mip_tip_pad1 = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:131:49]
  wire        mip_sip_pad0 = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:131:49]
  wire        mip_sip_s = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:131:49]
  wire        mip_sip_pad1 = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:131:49]
  reg  [1:0]  privilege;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:108:28]
  reg  [31:0] mstatus;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:110:28]
  reg  [31:0] mie;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:112:28]
  reg  [31:0] mtvec;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:114:28]
  reg  [31:0] menvcfg;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:115:28]
  reg  [31:0] mscratch;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:116:28]
  reg  [31:0] mepc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:117:28]
  reg  [31:0] mcause;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:118:28]
  reg  [31:0] mtval;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:119:28]
  reg  [31:0] pmpcfg0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:120:28]
  reg  [31:0] pmpaddr0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:121:28]
  wire        raiseIntr =
    (|(mie[11:0]
       & {mip_eip_m,
          mip_eip_pad0,
          mip_eip_s,
          mip_eip_pad1,
          mip_tip_m,
          mip_tip_pad0,
          mip_tip_s,
          mip_tip_pad1,
          mip_sip_m,
          mip_sip_pad0,
          mip_sip_s,
          mip_sip_pad1})) & mstatus[3];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:110:28, :111:41, :112:28, :131:49, :158:{22,30,36}, :160:{29,33}]
  reg         hadInterrupt;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:171:31]
  wire        raiseIntrExcep = io_excepCmd_hasExcep | raiseIntr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:160:33, :178:37]
  wire [31:0] causeNO =
    {raiseIntr,
     27'h0,
     raiseIntr
       ? (mie[3] & mip_sip_m
            ? 4'h3
            : mie[11] & mip_eip_m
                ? 4'hB
                : mie[7] & mip_tip_m
                    ? 4'h7
                    : mie[1] & mip_sip_s
                        ? 4'h1
                        : mie[9] & mip_eip_s
                            ? 4'h9
                            : {1'h0, mie[5] & mip_tip_s ? 3'h5 : 3'h0})
       : io_excepCmd_excepCode};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7, :112:28, :131:49, :158:{22,30}, :159:{71,79}, :160:33, :163:{52,57}]
  always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7]
    if (raiseIntrExcep & raiseIntr)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:160:33, :178:37, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      diff_raise_intr(causeNO, io_intrCmd_bits_pc);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:163:52, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (reset) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7]
      privilege <= 2'h3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:108:28]
      mstatus <= 32'h1800;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:110:28]
      mie <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:112:28]
      mtvec <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:114:28]
      menvcfg <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:115:28]
      mscratch <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:116:28]
      mepc <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:117:28]
      mcause <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:118:28]
      mtval <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:119:28]
      pmpcfg0 <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:120:28]
      pmpaddr0 <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:121:28]
      hadInterrupt <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:171:31]
    end
    else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7]
      if (raiseIntrExcep)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:178:37]
        privilege <= 2'h3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:108:28]
      else if (io_excepCmd_mret)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:16]
        privilege <= mstatus[12:11];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:108:28, :110:28, :111:41]
      if (io_writePort_wen & io_writePort_waddr == 12'h300)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:50:{21,30}]
        mstatus <= io_writePort_wdata & 32'h7E7FAA | mstatus & 32'hFF818055;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:110:28, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/BitUtils.scala:34:{14,26,37}]
      else if (raiseIntrExcep)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:178:37]
        mstatus <=
          {mstatus[31:13],
           privilege,
           mstatus[10:8],
           mstatus[3],
           mstatus[6:4],
           1'h0,
           mstatus[2:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:108:28, :110:28, :111:41, :154:31, :188:31]
      else if (io_excepCmd_mret)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:16]
        mstatus <=
          {mstatus[31:13],
           2'h0,
           mstatus[10:8],
           1'h1,
           mstatus[6:4],
           mstatus[7],
           mstatus[2:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:110:28, :111:41, :154:31]
      if (io_writePort_wen & io_writePort_waddr == 12'h304)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:50:{21,30}]
        mie <= io_writePort_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:112:28]
      if (io_writePort_wen & io_writePort_waddr == 12'h305)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:50:{21,30}]
        mtvec <= io_writePort_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:114:28]
      if (io_writePort_wen & io_writePort_waddr == 12'h30A)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:50:{21,30}]
        menvcfg <= io_writePort_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:115:28]
      if (io_writePort_wen & io_writePort_waddr == 12'h340)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:50:{21,30}]
        mscratch <= io_writePort_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:116:28]
      if (io_writePort_wen & io_writePort_waddr == 12'h341)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:50:{21,30}]
        mepc <= io_writePort_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:117:28]
      else if (raiseIntrExcep)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:178:37]
        mepc <= raiseIntr ? io_intrCmd_bits_pc : io_excepCmd_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:117:28, :160:33, :181:22]
      if (io_writePort_wen & io_writePort_waddr == 12'h342)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:50:{21,30}]
        mcause <= io_writePort_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:118:28]
      else if (raiseIntrExcep)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:178:37]
        mcause <= causeNO;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:118:28, :163:52]
      if (io_writePort_wen & io_writePort_waddr == 12'h343)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:50:{21,30}]
        mtval <= io_writePort_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:119:28]
      else if (raiseIntrExcep
               & (~(io_excepCmd_excepCode == 4'h1 | io_excepCmd_excepCode == 4'h0
                    | io_excepCmd_excepCode == 4'h5 | io_excepCmd_excepCode == 4'h4
                    | io_excepCmd_excepCode == 4'h7 | io_excepCmd_excepCode == 4'h6)
                  | raiseIntr))	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7, :119:28, :160:33, :164:{21,31,80}, :165:{31,86}, :166:{31,73}, :167:{31,79}, :168:{31,74}, :169:{31,81}, :178:37, :179:25, :189:{25,33}]
        mtval <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:119:28]
      if (io_writePort_wen & io_writePort_waddr == 12'h3A0)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:50:{21,30}]
        pmpcfg0 <= io_writePort_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:120:28]
      if (io_writePort_wen & io_writePort_waddr == 12'h3B0)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:50:{21,30}]
        pmpaddr0 <= io_writePort_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:121:28]
      hadInterrupt <=
        raiseIntr | ~(io_redirectCmd_ready & _flushQ_deq_q_io_deq_valid) & hadInterrupt;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:160:33, :171:31, :172:21, :173:22, :174:36, :175:22, src/main/scala/chisel3/util/Decoupled.scala:51:35, :362:21]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7]
      `FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:15];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7]
        `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7]
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          _RANDOM[i[3:0]] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7]
        end	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7]
        privilege = _RANDOM[4'h0][1:0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7, :108:28]
        mstatus = {_RANDOM[4'h0][31:2], _RANDOM[4'h1][1:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7, :108:28, :110:28]
        mie = {_RANDOM[4'h1][31:2], _RANDOM[4'h2][1:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7, :110:28, :112:28]
        mtvec = {_RANDOM[4'h3][31:2], _RANDOM[4'h4][1:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7, :114:28]
        menvcfg = {_RANDOM[4'h4][31:2], _RANDOM[4'h5][1:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7, :114:28, :115:28]
        mscratch = {_RANDOM[4'h5][31:2], _RANDOM[4'h6][1:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7, :115:28, :116:28]
        mepc = {_RANDOM[4'h6][31:2], _RANDOM[4'h7][1:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7, :116:28, :117:28]
        mcause = {_RANDOM[4'h7][31:2], _RANDOM[4'h8][1:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7, :117:28, :118:28]
        mtval = {_RANDOM[4'h8][31:2], _RANDOM[4'h9][1:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7, :118:28, :119:28]
        pmpcfg0 = {_RANDOM[4'h9][31:2], _RANDOM[4'hA][1:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7, :119:28, :120:28]
        pmpaddr0 = {_RANDOM[4'hA][31:2], _RANDOM[4'hB][1:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7, :120:28, :121:28]
        hadInterrupt = _RANDOM[4'hF][2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7, :171:31]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7]
      `FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue1_Bool flushQ_deq_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (raiseIntrExcep | io_excepCmd_mret),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:178:37, :199:33]
    .io_enq_bits  (raiseIntrExcep),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:178:37]
    .io_deq_ready (io_redirectCmd_ready),
    .io_deq_valid (_flushQ_deq_q_io_deq_valid),
    .io_deq_bits  (_flushQ_deq_q_io_deq_bits)
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  assign io_readPort_rdata =
    (io_readPort_raddr == 12'hF12 ? 32'h23060051 : 32'h0)
    | (io_readPort_raddr == 12'h342 ? mcause : 32'h0)
    | (io_readPort_raddr == 12'hF11 ? 32'h79737978 : 32'h0)
    | (io_readPort_raddr == 12'h30A ? menvcfg : 32'h0)
    | (io_readPort_raddr == 12'h305 ? mtvec : 32'h0)
    | (io_readPort_raddr == 12'h304 ? mie : 32'h0)
    | (io_readPort_raddr == 12'h300 ? mstatus : 32'h0)
    | (io_readPort_raddr == 12'h340 ? mscratch : 32'h0)
    | (io_readPort_raddr == 12'h3A0 ? pmpcfg0 : 32'h0)
    | (io_readPort_raddr == 12'h3B0 ? pmpaddr0 : 32'h0)
    | (io_readPort_raddr == 12'h344
         ? {20'h0,
            mip_eip_m,
            mip_eip_pad0,
            mip_eip_s,
            mip_eip_pad1,
            mip_tip_m,
            mip_tip_pad0,
            mip_tip_s,
            mip_tip_pad1,
            mip_sip_m,
            mip_sip_pad0,
            mip_sip_s,
            mip_sip_pad1}
         : 32'h0) | (io_readPort_raddr == 12'h341 ? mepc : 32'h0)
    | (io_readPort_raddr == 12'h343 ? mtval : 32'h0);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7, :110:28, :112:28, :114:28, :115:28, :116:28, :117:28, :118:28, :119:28, :120:28, :121:28, :131:{31,49}, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/LookupTree.scala:23:34, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:47:84, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_intrCmd_ready = (raiseIntr | hadInterrupt) & _flushQ_deq_q_io_deq_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7, :160:33, :171:31, :177:{36,53}, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  assign io_redirectCmd_valid = _flushQ_deq_q_io_deq_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  assign io_redirectCmd_bits_target = _flushQ_deq_q_io_deq_bits ? mtvec : mepc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:98:7, :114:28, :117:28, :203:38, src/main/scala/chisel3/util/Decoupled.scala:362:21]
endmodule

module BypassNetwork(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:31:7]
  input        io_fromEXE_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:32:16]
               io_fromEXE_regWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:32:16]
  input  [4:0] io_fromEXE_waddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:32:16]
  input        io_fromMEM_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:32:16]
               io_fromMEM_regWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:32:16]
  input  [4:0] io_fromMEM_waddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:32:16]
  input        io_fromWB_regWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:32:16]
  input  [4:0] io_fromWB_waddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:32:16]
               io_toID_rs1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:32:16]
               io_toID_rs2,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:32:16]
  output       io_toID_newestDataGetable,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:32:16]
  output [1:0] io_toID_bypassTypeA,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:32:16]
               io_toID_bypassTypeB	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:32:16]
);

  wire [1:0] io_toID_bypassTypeA_0 =
    (|io_toID_rs1) & io_fromEXE_waddr == io_toID_rs1 & io_fromEXE_regWrite
      ? 2'h0
      : (|io_toID_rs1) & io_fromMEM_waddr == io_toID_rs1 & io_fromMEM_regWrite
          ? 2'h1
          : {1'h1,
             ~((|io_toID_rs1) & io_fromWB_waddr == io_toID_rs1 & io_fromWB_regWrite)};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:40:{22,30,50,66}, :41:{30,50,66}, :42:{30,50,66}, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [1:0] io_toID_bypassTypeB_0 =
    (|io_toID_rs2) & io_fromEXE_waddr == io_toID_rs2 & io_fromEXE_regWrite
      ? 2'h0
      : (|io_toID_rs2) & io_fromMEM_waddr == io_toID_rs2 & io_fromMEM_regWrite
          ? 2'h1
          : {1'h1,
             ~((|io_toID_rs2) & io_fromWB_waddr == io_toID_rs2 & io_fromWB_regWrite)};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:47:{22,30,50,66}, :48:{30,50,66}, :49:{30,50,66}, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign io_toID_newestDataGetable =
    ~(io_toID_bypassTypeA_0 == 2'h0 & ~io_fromEXE_valid | io_toID_bypassTypeB_0 == 2'h0
      & ~io_fromEXE_valid | io_toID_bypassTypeA_0 == 2'h1 & ~io_fromMEM_valid
      | io_toID_bypassTypeB_0 == 2'h1 & ~io_fromMEM_valid);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:31:7, :61:{34,57,91,94,113}, :62:{57,91,113}, :63:{57,91,94,113}, :64:{57,91}, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign io_toID_bypassTypeA = io_toID_bypassTypeA_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:31:7, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign io_toID_bypassTypeB = io_toID_bypassTypeB_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:31:7, src/main/scala/chisel3/util/Mux.scala:50:70]
endmodule

module Core(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7]
                io_ibus_req_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:27:16]
  output        io_ibus_req_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:27:16]
  output [31:0] io_ibus_req_bits_addr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:27:16]
  output [3:0]  io_ibus_req_bits_len,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:27:16]
  output        io_ibus_resp_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:27:16]
  input         io_ibus_resp_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:27:16]
  input  [31:0] io_ibus_resp_bits_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:27:16]
  input         io_dbus_req_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:27:16]
  output        io_dbus_req_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:27:16]
                io_dbus_req_bits_wr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:27:16]
  output [1:0]  io_dbus_req_bits_size,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:27:16]
  output [31:0] io_dbus_req_bits_addr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:27:16]
                io_dbus_req_bits_wdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:27:16]
  output [3:0]  io_dbus_req_bits_wstrb,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:27:16]
  output        io_dbus_rResp_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:27:16]
  input         io_dbus_rResp_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:27:16]
  input  [31:0] io_dbus_rResp_bits_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:27:16]
  output        io_dbus_wResp_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:27:16]
  input         io_dbus_wResp_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:27:16]
                io_interrupt_tip,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:27:16]
                io_interrupt_sip,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:27:16]
  output        io_debug_done,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:27:16]
  output [31:0] io_debug_pc_done,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:27:16]
  output        io_diff_jumped,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:27:16]
  output [31:0] io_trace_inst	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:27:16]
);

  wire        _bypassNetwork_io_toID_newestDataGetable;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:85:31]
  wire [1:0]  _bypassNetwork_io_toID_bypassTypeA;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:85:31]
  wire [1:0]  _bypassNetwork_io_toID_bypassTypeB;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:85:31]
  wire [31:0] _csrRegs_io_readPort_rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:75:25]
  wire        _csrRegs_io_intrCmd_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:75:25]
  wire        _csrRegs_io_redirectCmd_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:75:25]
  wire [31:0] _csrRegs_io_redirectCmd_bits_target;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:75:25]
  wire [31:0] _regFiles_io_readPort1_rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:72:26]
  wire [31:0] _regFiles_io_readPort2_rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:72:26]
  wire        _icache_io_arFromIF_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:53:24]
  wire        _icache_io_rToIF_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:53:24]
  wire [31:0] _icache_io_rToIF_bits_rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:53:24]
  wire        _wbStage_io_writePort_wen;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:51:25]
  wire [4:0]  _wbStage_io_writePort_waddr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:51:25]
  wire [31:0] _wbStage_io_writePort_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:51:25]
  wire        _wbStage_io_csrCmd_hasExcep;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:51:25]
  wire [3:0]  _wbStage_io_csrCmd_excepCode;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:51:25]
  wire        _wbStage_io_csrCmd_mret;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:51:25]
  wire [31:0] _wbStage_io_csrCmd_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:51:25]
  wire        _wbStage_io_bypass_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:51:25]
  wire [4:0]  _wbStage_io_bypass_waddr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:51:25]
  wire [31:0] _wbStage_io_regWdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:51:25]
  wire        _memStage_io_fromEXE_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26]
  wire        _memStage_io_toWB_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26]
  wire [31:0] _memStage_io_toWB_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26]
  wire [4:0]  _memStage_io_toWB_bits_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26]
  wire        _memStage_io_toWB_bits_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26]
  wire [31:0] _memStage_io_toWB_bits_regWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26]
  wire        _memStage_io_toWB_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26]
  wire        _memStage_io_toWB_bits_mret;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26]
  wire        _memStage_io_toWB_bits_hasException;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26]
  wire [3:0]  _memStage_io_toWB_bits_exceptionCode;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26]
  wire        _memStage_io_toWB_bits_jumped;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26]
  wire [31:0] _memStage_io_toWB_bits_inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26]
  wire        _memStage_io_bypass_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26]
  wire        _memStage_io_bypass_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26]
  wire [4:0]  _memStage_io_bypass_waddr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26]
  wire [31:0] _memStage_io_regWdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26]
  wire        _exeStage_io_fromID_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire        _exeStage_io_toMEM_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire [31:0] _exeStage_io_toMEM_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire [4:0]  _exeStage_io_toMEM_bits_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire        _exeStage_io_toMEM_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire        _exeStage_io_toMEM_bits_jumped;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire [31:0] _exeStage_io_toMEM_bits_inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire        _exeStage_io_toMEM_bits_mret;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire [3:0]  _exeStage_io_toMEM_bits_controlSignals_memRawMask;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire        _exeStage_io_toMEM_bits_controlSignals_signExt;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire [31:0] _exeStage_io_toMEM_bits_controlSignals_regWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire [31:0] _exeStage_io_toMEM_bits_controlSignals_memWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire        _exeStage_io_toMEM_bits_controlSignals_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire        _exeStage_io_toMEM_bits_controlSignals_memWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire        _exeStage_io_toMEM_bits_controlSignals_memRead;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire        _exeStage_io_toMEM_bits_controlSignals_fuTypeAMO;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire [3:0]  _exeStage_io_toMEM_bits_controlSignals_amoOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire        _exeStage_io_toMEM_bits_hasException;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire [3:0]  _exeStage_io_toMEM_bits_exceptionCode;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire        _exeStage_io_bypass_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire        _exeStage_io_bypass_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire [4:0]  _exeStage_io_bypass_waddr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire [31:0] _exeStage_io_regWdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire        _exeStage_io_jumpBus_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire [31:0] _exeStage_io_jumpBus_bits_jumpTarget;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire        _exeStage_io_csrWritePort_wen;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire [11:0] _exeStage_io_csrWritePort_waddr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire [31:0] _exeStage_io_csrWritePort_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire        _exeStage_io_flush;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire [31:0] _exeStage_io_interCMD_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  wire        _idStage_io_fromIF_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [1:0]  _idStage_io_toEXE_bits_decodeBundle_aluSrc1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [1:0]  _idStage_io_toEXE_bits_decodeBundle_aluSrc2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [3:0]  _idStage_io_toEXE_bits_decodeBundle_aluOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [1:0]  _idStage_io_toEXE_bits_decodeBundle_mulOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [1:0]  _idStage_io_toEXE_bits_decodeBundle_divOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [2:0]  _idStage_io_toEXE_bits_decodeBundle_bruOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [1:0]  _idStage_io_toEXE_bits_decodeBundle_csrOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [3:0]  _idStage_io_toEXE_bits_decodeBundle_amoOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [3:0]  _idStage_io_toEXE_bits_decodeBundle_fuType;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [3:0]  _idStage_io_toEXE_bits_decodeBundle_memWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [3:0]  _idStage_io_toEXE_bits_decodeBundle_memRead;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire        _idStage_io_toEXE_bits_decodeBundle_memSignExt;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire        _idStage_io_toEXE_bits_decodeBundle_csrWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire        _idStage_io_toEXE_bits_decodeBundle_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire        _idStage_io_toEXE_bits_decodeBundle_fencei;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [31:0] _idStage_io_toEXE_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [31:0] _idStage_io_toEXE_bits_imm;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [31:0] _idStage_io_toEXE_bits_rs1Data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [31:0] _idStage_io_toEXE_bits_rs2Data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [31:0] _idStage_io_toEXE_bits_csrData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [11:0] _idStage_io_toEXE_bits_funct12;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [4:0]  _idStage_io_toEXE_bits_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [4:0]  _idStage_io_toEXE_bits_rs1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire        _idStage_io_toEXE_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire        _idStage_io_toEXE_bits_mret;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire        _idStage_io_toEXE_bits_branchPred;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire        _idStage_io_toEXE_bits_hasException;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [3:0]  _idStage_io_toEXE_bits_exceptionCode;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [31:0] _idStage_io_toEXE_bits_inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire        _idStage_io_toEXE_bits_ftrace_doFtrace;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [4:0]  _idStage_io_toEXE_bits_ftrace_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [4:0]  _idStage_io_toEXE_bits_ftrace_rs1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [4:0]  _idStage_io_readPort1_raddr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [4:0]  _idStage_io_readPort2_raddr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [11:0] _idStage_io_csrReadPort_raddr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [4:0]  _idStage_io_bypassPort_rs1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire [4:0]  _idStage_io_bypassPort_rs2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire        _idStage_io_fencei;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  wire        _ifStage_io_arvalid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:47:25]
  wire [31:0] _ifStage_io_araddr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:47:25]
  wire        _ifStage_io_rready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:47:25]
  wire        _ifStage_io_jumpBus_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:47:25]
  wire        _ifStage_io_excepCMD_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:47:25]
  wire        _ifStage_io_toID_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:47:25]
  wire [31:0] _ifStage_io_toID_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:47:25]
  wire [31:0] _ifStage_io_toID_bits_inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:47:25]
  wire        _ifStage_io_toID_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:47:25]
  wire        _ifStage_io_toID_bits_branchPred;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:47:25]
  wire        _ifStage_io_toID_bits_hasException;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:47:25]
  reg  [31:0] idStage_io_fromIF_bits_rpc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [31:0] idStage_io_fromIF_bits_rinst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg         idStage_io_fromIF_bits_rnop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg         idStage_io_fromIF_bits_rbranchPred;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg         idStage_io_fromIF_bits_rhasException;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [1:0]  exeStage_io_fromID_bits_rdecodeBundle_aluSrc1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [1:0]  exeStage_io_fromID_bits_rdecodeBundle_aluSrc2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [3:0]  exeStage_io_fromID_bits_rdecodeBundle_aluOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [1:0]  exeStage_io_fromID_bits_rdecodeBundle_mulOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [1:0]  exeStage_io_fromID_bits_rdecodeBundle_divOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [2:0]  exeStage_io_fromID_bits_rdecodeBundle_bruOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [1:0]  exeStage_io_fromID_bits_rdecodeBundle_csrOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [3:0]  exeStage_io_fromID_bits_rdecodeBundle_amoOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [3:0]  exeStage_io_fromID_bits_rdecodeBundle_fuType;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [3:0]  exeStage_io_fromID_bits_rdecodeBundle_memWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [3:0]  exeStage_io_fromID_bits_rdecodeBundle_memRead;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg         exeStage_io_fromID_bits_rdecodeBundle_memSignExt;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg         exeStage_io_fromID_bits_rdecodeBundle_csrWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg         exeStage_io_fromID_bits_rdecodeBundle_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg         exeStage_io_fromID_bits_rdecodeBundle_fencei;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [31:0] exeStage_io_fromID_bits_rpc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [31:0] exeStage_io_fromID_bits_rimm;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [31:0] exeStage_io_fromID_bits_rrs1Data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [31:0] exeStage_io_fromID_bits_rrs2Data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [31:0] exeStage_io_fromID_bits_rcsrData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [11:0] exeStage_io_fromID_bits_rfunct12;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [4:0]  exeStage_io_fromID_bits_rrd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [4:0]  exeStage_io_fromID_bits_rrs1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg         exeStage_io_fromID_bits_rnop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg         exeStage_io_fromID_bits_rmret;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg         exeStage_io_fromID_bits_rbranchPred;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg         exeStage_io_fromID_bits_rhasException;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [3:0]  exeStage_io_fromID_bits_rexceptionCode;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [31:0] exeStage_io_fromID_bits_rinst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg         exeStage_io_fromID_bits_rftrace_doFtrace;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [4:0]  exeStage_io_fromID_bits_rftrace_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [4:0]  exeStage_io_fromID_bits_rftrace_rs1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [31:0] memStage_io_fromEXE_bits_rpc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [4:0]  memStage_io_fromEXE_bits_rrd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg         memStage_io_fromEXE_bits_rnop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg         memStage_io_fromEXE_bits_rjumped;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [31:0] memStage_io_fromEXE_bits_rinst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg         memStage_io_fromEXE_bits_rmret;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [3:0]  memStage_io_fromEXE_bits_rcontrolSignals_memRawMask;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg         memStage_io_fromEXE_bits_rcontrolSignals_signExt;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [31:0] memStage_io_fromEXE_bits_rcontrolSignals_regWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [31:0] memStage_io_fromEXE_bits_rcontrolSignals_memWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg         memStage_io_fromEXE_bits_rcontrolSignals_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg         memStage_io_fromEXE_bits_rcontrolSignals_memWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg         memStage_io_fromEXE_bits_rcontrolSignals_memRead;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg         memStage_io_fromEXE_bits_rcontrolSignals_fuTypeAMO;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [3:0]  memStage_io_fromEXE_bits_rcontrolSignals_amoOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg         memStage_io_fromEXE_bits_rhasException;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [3:0]  memStage_io_fromEXE_bits_rexceptionCode;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [31:0] wbStage_io_fromMEM_bits_rpc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [4:0]  wbStage_io_fromMEM_bits_rrd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg         wbStage_io_fromMEM_bits_rregWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [31:0] wbStage_io_fromMEM_bits_rregWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg         wbStage_io_fromMEM_bits_rnop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg         wbStage_io_fromMEM_bits_rmret;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg         wbStage_io_fromMEM_bits_rhasException;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [3:0]  wbStage_io_fromMEM_bits_rexceptionCode;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg         wbStage_io_fromMEM_bits_rjumped;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  reg  [31:0] wbStage_io_fromMEM_bits_rinst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
  wire        flush = _exeStage_io_flush | _csrRegs_io_redirectCmd_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26, :75:25, :81:35]
  always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7]
    if (reset) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7]
      idStage_io_fromIF_bits_rpc <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      idStage_io_fromIF_bits_rinst <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      idStage_io_fromIF_bits_rnop <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      idStage_io_fromIF_bits_rbranchPred <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      idStage_io_fromIF_bits_rhasException <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rdecodeBundle_aluSrc1 <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rdecodeBundle_aluSrc2 <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rdecodeBundle_aluOp <= 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rdecodeBundle_mulOp <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rdecodeBundle_divOp <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rdecodeBundle_bruOp <= 3'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rdecodeBundle_csrOp <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rdecodeBundle_amoOp <= 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rdecodeBundle_fuType <= 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rdecodeBundle_memWrite <= 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rdecodeBundle_memRead <= 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rdecodeBundle_memSignExt <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rdecodeBundle_csrWrite <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rdecodeBundle_regWrite <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rdecodeBundle_fencei <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rpc <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rimm <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rrs1Data <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rrs2Data <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rcsrData <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rfunct12 <= 12'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rrd <= 5'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
      exeStage_io_fromID_bits_rrs1 <= 5'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
      exeStage_io_fromID_bits_rnop <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rmret <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rbranchPred <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rhasException <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rexceptionCode <= 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rinst <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rftrace_doFtrace <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      exeStage_io_fromID_bits_rftrace_rd <= 5'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
      exeStage_io_fromID_bits_rftrace_rs1 <= 5'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
      memStage_io_fromEXE_bits_rpc <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      memStage_io_fromEXE_bits_rrd <= 5'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
      memStage_io_fromEXE_bits_rnop <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      memStage_io_fromEXE_bits_rjumped <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      memStage_io_fromEXE_bits_rinst <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      memStage_io_fromEXE_bits_rmret <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      memStage_io_fromEXE_bits_rcontrolSignals_memRawMask <= 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      memStage_io_fromEXE_bits_rcontrolSignals_signExt <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      memStage_io_fromEXE_bits_rcontrolSignals_regWriteData <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      memStage_io_fromEXE_bits_rcontrolSignals_memWriteData <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      memStage_io_fromEXE_bits_rcontrolSignals_regWrite <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      memStage_io_fromEXE_bits_rcontrolSignals_memWrite <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      memStage_io_fromEXE_bits_rcontrolSignals_memRead <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      memStage_io_fromEXE_bits_rcontrolSignals_fuTypeAMO <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      memStage_io_fromEXE_bits_rcontrolSignals_amoOp <= 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      memStage_io_fromEXE_bits_rhasException <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      memStage_io_fromEXE_bits_rexceptionCode <= 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      wbStage_io_fromMEM_bits_rpc <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      wbStage_io_fromMEM_bits_rrd <= 5'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
      wbStage_io_fromMEM_bits_rregWrite <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      wbStage_io_fromMEM_bits_rregWriteData <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      wbStage_io_fromMEM_bits_rnop <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      wbStage_io_fromMEM_bits_rmret <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      wbStage_io_fromMEM_bits_rhasException <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      wbStage_io_fromMEM_bits_rexceptionCode <= 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      wbStage_io_fromMEM_bits_rjumped <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
      wbStage_io_fromMEM_bits_rinst <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    end
    else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7]
      if (_idStage_io_fromIF_ready & _ifStage_io_toID_valid) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:47:25, :48:25, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        idStage_io_fromIF_bits_rpc <= _ifStage_io_toID_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:47:25, :126:32]
        idStage_io_fromIF_bits_rinst <= _ifStage_io_toID_bits_inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:47:25, :126:32]
        idStage_io_fromIF_bits_rnop <= _ifStage_io_toID_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:47:25, :126:32]
        idStage_io_fromIF_bits_rbranchPred <= _ifStage_io_toID_bits_branchPred;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:47:25, :126:32]
        idStage_io_fromIF_bits_rhasException <= _ifStage_io_toID_bits_hasException;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:47:25, :126:32]
      end
      if (_exeStage_io_fromID_ready) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
        exeStage_io_fromID_bits_rdecodeBundle_aluSrc1 <=
          _idStage_io_toEXE_bits_decodeBundle_aluSrc1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_aluSrc2 <=
          _idStage_io_toEXE_bits_decodeBundle_aluSrc2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_aluOp <=
          _idStage_io_toEXE_bits_decodeBundle_aluOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_mulOp <=
          _idStage_io_toEXE_bits_decodeBundle_mulOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_divOp <=
          _idStage_io_toEXE_bits_decodeBundle_divOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_bruOp <=
          _idStage_io_toEXE_bits_decodeBundle_bruOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_csrOp <=
          _idStage_io_toEXE_bits_decodeBundle_csrOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_amoOp <=
          _idStage_io_toEXE_bits_decodeBundle_amoOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_fuType <=
          _idStage_io_toEXE_bits_decodeBundle_fuType;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_memWrite <=
          _idStage_io_toEXE_bits_decodeBundle_memWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_memRead <=
          _idStage_io_toEXE_bits_decodeBundle_memRead;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_memSignExt <=
          _idStage_io_toEXE_bits_decodeBundle_memSignExt;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_csrWrite <=
          _idStage_io_toEXE_bits_decodeBundle_csrWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_regWrite <=
          _idStage_io_toEXE_bits_decodeBundle_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_fencei <=
          _idStage_io_toEXE_bits_decodeBundle_fencei;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rpc <= _idStage_io_toEXE_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rimm <= _idStage_io_toEXE_bits_imm;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rrs1Data <= _idStage_io_toEXE_bits_rs1Data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rrs2Data <= _idStage_io_toEXE_bits_rs2Data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rcsrData <= _idStage_io_toEXE_bits_csrData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rfunct12 <= _idStage_io_toEXE_bits_funct12;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rrd <= _idStage_io_toEXE_bits_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rrs1 <= _idStage_io_toEXE_bits_rs1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rnop <= _idStage_io_toEXE_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rmret <= _idStage_io_toEXE_bits_mret;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rbranchPred <= _idStage_io_toEXE_bits_branchPred;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rhasException <= _idStage_io_toEXE_bits_hasException;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rexceptionCode <= _idStage_io_toEXE_bits_exceptionCode;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rinst <= _idStage_io_toEXE_bits_inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rftrace_doFtrace <=
          _idStage_io_toEXE_bits_ftrace_doFtrace;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rftrace_rd <= _idStage_io_toEXE_bits_ftrace_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
        exeStage_io_fromID_bits_rftrace_rs1 <= _idStage_io_toEXE_bits_ftrace_rs1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25, :126:32]
      end
      if (_memStage_io_fromEXE_ready & _exeStage_io_toMEM_valid) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26, :50:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        memStage_io_fromEXE_bits_rpc <= _exeStage_io_toMEM_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26, :126:32]
        memStage_io_fromEXE_bits_rrd <= _exeStage_io_toMEM_bits_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26, :126:32]
        memStage_io_fromEXE_bits_rnop <= _exeStage_io_toMEM_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26, :126:32]
        memStage_io_fromEXE_bits_rjumped <= _exeStage_io_toMEM_bits_jumped;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26, :126:32]
        memStage_io_fromEXE_bits_rinst <= _exeStage_io_toMEM_bits_inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26, :126:32]
        memStage_io_fromEXE_bits_rmret <= _exeStage_io_toMEM_bits_mret;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26, :126:32]
        memStage_io_fromEXE_bits_rcontrolSignals_memRawMask <=
          _exeStage_io_toMEM_bits_controlSignals_memRawMask;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26, :126:32]
        memStage_io_fromEXE_bits_rcontrolSignals_signExt <=
          _exeStage_io_toMEM_bits_controlSignals_signExt;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26, :126:32]
        memStage_io_fromEXE_bits_rcontrolSignals_regWriteData <=
          _exeStage_io_toMEM_bits_controlSignals_regWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26, :126:32]
        memStage_io_fromEXE_bits_rcontrolSignals_memWriteData <=
          _exeStage_io_toMEM_bits_controlSignals_memWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26, :126:32]
        memStage_io_fromEXE_bits_rcontrolSignals_regWrite <=
          _exeStage_io_toMEM_bits_controlSignals_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26, :126:32]
        memStage_io_fromEXE_bits_rcontrolSignals_memWrite <=
          _exeStage_io_toMEM_bits_controlSignals_memWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26, :126:32]
        memStage_io_fromEXE_bits_rcontrolSignals_memRead <=
          _exeStage_io_toMEM_bits_controlSignals_memRead;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26, :126:32]
        memStage_io_fromEXE_bits_rcontrolSignals_fuTypeAMO <=
          _exeStage_io_toMEM_bits_controlSignals_fuTypeAMO;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26, :126:32]
        memStage_io_fromEXE_bits_rcontrolSignals_amoOp <=
          _exeStage_io_toMEM_bits_controlSignals_amoOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26, :126:32]
        memStage_io_fromEXE_bits_rhasException <= _exeStage_io_toMEM_bits_hasException;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26, :126:32]
        memStage_io_fromEXE_bits_rexceptionCode <= _exeStage_io_toMEM_bits_exceptionCode;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26, :126:32]
      end
      if (_memStage_io_toWB_valid) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26]
        wbStage_io_fromMEM_bits_rpc <= _memStage_io_toWB_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26, :126:32]
        wbStage_io_fromMEM_bits_rrd <= _memStage_io_toWB_bits_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26, :126:32]
        wbStage_io_fromMEM_bits_rregWrite <= _memStage_io_toWB_bits_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26, :126:32]
        wbStage_io_fromMEM_bits_rregWriteData <= _memStage_io_toWB_bits_regWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26, :126:32]
        wbStage_io_fromMEM_bits_rnop <= _memStage_io_toWB_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26, :126:32]
        wbStage_io_fromMEM_bits_rmret <= _memStage_io_toWB_bits_mret;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26, :126:32]
        wbStage_io_fromMEM_bits_rhasException <= _memStage_io_toWB_bits_hasException;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26, :126:32]
        wbStage_io_fromMEM_bits_rexceptionCode <= _memStage_io_toWB_bits_exceptionCode;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26, :126:32]
        wbStage_io_fromMEM_bits_rjumped <= _memStage_io_toWB_bits_jumped;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26, :126:32]
        wbStage_io_fromMEM_bits_rinst <= _memStage_io_toWB_bits_inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26, :126:32]
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7]
      `FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:19];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7]
        `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7]
        for (logic [4:0] i = 5'h0; i < 5'h14; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7]
        end	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7]
        idStage_io_fromIF_bits_rpc = _RANDOM[5'h0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        idStage_io_fromIF_bits_rinst = _RANDOM[5'h1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        idStage_io_fromIF_bits_rnop = _RANDOM[5'h2][0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        idStage_io_fromIF_bits_rbranchPred = _RANDOM[5'h2][1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        idStage_io_fromIF_bits_rhasException = _RANDOM[5'h2][2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_aluSrc1 = _RANDOM[5'h2][8:7];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_aluSrc2 = _RANDOM[5'h2][10:9];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_aluOp = _RANDOM[5'h2][14:11];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_mulOp = _RANDOM[5'h2][16:15];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_divOp = _RANDOM[5'h2][18:17];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_bruOp = _RANDOM[5'h2][21:19];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_csrOp = _RANDOM[5'h2][23:22];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_amoOp = _RANDOM[5'h2][27:24];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_fuType = _RANDOM[5'h2][31:28];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_memWrite = _RANDOM[5'h3][3:0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_memRead = _RANDOM[5'h3][7:4];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_memSignExt = _RANDOM[5'h3][8];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_csrWrite = _RANDOM[5'h3][9];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_regWrite = _RANDOM[5'h3][10];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rdecodeBundle_fencei = _RANDOM[5'h3][11];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rpc = {_RANDOM[5'h3][31:12], _RANDOM[5'h4][11:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rimm = {_RANDOM[5'h4][31:12], _RANDOM[5'h5][11:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rrs1Data = {_RANDOM[5'h5][31:12], _RANDOM[5'h6][11:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rrs2Data = {_RANDOM[5'h6][31:12], _RANDOM[5'h7][11:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rcsrData = {_RANDOM[5'h7][31:12], _RANDOM[5'h8][11:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rfunct12 = _RANDOM[5'h8][23:12];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rrd = _RANDOM[5'h8][28:24];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rrs1 = {_RANDOM[5'h8][31:29], _RANDOM[5'h9][1:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rnop = _RANDOM[5'h9][2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rmret = _RANDOM[5'h9][3];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rbranchPred = _RANDOM[5'h9][4];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rhasException = _RANDOM[5'h9][5];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rexceptionCode = _RANDOM[5'h9][9:6];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rinst = {_RANDOM[5'h9][31:10], _RANDOM[5'hA][9:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rftrace_doFtrace = _RANDOM[5'hA][10];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rftrace_rd = _RANDOM[5'hA][15:11];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        exeStage_io_fromID_bits_rftrace_rs1 = _RANDOM[5'hA][20:16];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        memStage_io_fromEXE_bits_rpc = {_RANDOM[5'hA][31:21], _RANDOM[5'hB][20:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        memStage_io_fromEXE_bits_rrd = _RANDOM[5'hB][25:21];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        memStage_io_fromEXE_bits_rnop = _RANDOM[5'hB][26];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        memStage_io_fromEXE_bits_rjumped = _RANDOM[5'hB][27];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        memStage_io_fromEXE_bits_rinst = {_RANDOM[5'hB][31:28], _RANDOM[5'hC][27:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        memStage_io_fromEXE_bits_rmret = _RANDOM[5'hD][8];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        memStage_io_fromEXE_bits_rcontrolSignals_memRawMask = _RANDOM[5'hD][12:9];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        memStage_io_fromEXE_bits_rcontrolSignals_signExt = _RANDOM[5'hD][13];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        memStage_io_fromEXE_bits_rcontrolSignals_regWriteData =
          {_RANDOM[5'hD][31:14], _RANDOM[5'hE][13:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        memStage_io_fromEXE_bits_rcontrolSignals_memWriteData =
          {_RANDOM[5'hE][31:14], _RANDOM[5'hF][13:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        memStage_io_fromEXE_bits_rcontrolSignals_regWrite = _RANDOM[5'hF][14];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        memStage_io_fromEXE_bits_rcontrolSignals_memWrite = _RANDOM[5'hF][15];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        memStage_io_fromEXE_bits_rcontrolSignals_memRead = _RANDOM[5'hF][16];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        memStage_io_fromEXE_bits_rcontrolSignals_fuTypeAMO = _RANDOM[5'hF][17];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        memStage_io_fromEXE_bits_rcontrolSignals_amoOp = _RANDOM[5'hF][21:18];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        memStage_io_fromEXE_bits_rhasException = _RANDOM[5'hF][22];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        memStage_io_fromEXE_bits_rexceptionCode = _RANDOM[5'hF][26:23];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        wbStage_io_fromMEM_bits_rpc = {_RANDOM[5'hF][31:27], _RANDOM[5'h10][26:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        wbStage_io_fromMEM_bits_rrd = _RANDOM[5'h10][31:27];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        wbStage_io_fromMEM_bits_rregWrite = _RANDOM[5'h11][12];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        wbStage_io_fromMEM_bits_rregWriteData =
          {_RANDOM[5'h11][31:13], _RANDOM[5'h12][12:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        wbStage_io_fromMEM_bits_rnop = _RANDOM[5'h12][13];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        wbStage_io_fromMEM_bits_rmret = _RANDOM[5'h12][14];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        wbStage_io_fromMEM_bits_rhasException = _RANDOM[5'h12][15];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        wbStage_io_fromMEM_bits_rexceptionCode = _RANDOM[5'h12][19:16];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        wbStage_io_fromMEM_bits_rjumped = _RANDOM[5'h12][20];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
        wbStage_io_fromMEM_bits_rinst = {_RANDOM[5'h12][31:21], _RANDOM[5'h13][20:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7, :126:32]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7]
      `FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:26:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  IF ifStage (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:47:25]
    .clock                      (clock),
    .reset                      (reset),
    .io_arready                (_icache_io_arFromIF_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:53:24]
    .io_arvalid                (_ifStage_io_arvalid),
    .io_araddr            (_ifStage_io_araddr),
    .io_rready                 (_ifStage_io_rready),
    .io_rvalid                 (_icache_io_rToIF_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:53:24]
    .io_rrdata            (_icache_io_rToIF_bits_rdata),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:53:24]
    .io_jumpBus_ready           (_ifStage_io_jumpBus_ready),
    .io_jumpBus_valid           (_exeStage_io_jumpBus_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
    .io_jumpBus_bits_jumpTarget (_exeStage_io_jumpBus_bits_jumpTarget),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
    .io_excepCMD_ready          (_ifStage_io_excepCMD_ready),
    .io_excepCMD_valid          (_csrRegs_io_redirectCmd_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:75:25]
    .io_excepCMD_bits_target    (_csrRegs_io_redirectCmd_bits_target),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:75:25]
    .io_toID_ready              (_idStage_io_fromIF_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
    .io_toID_valid              (_ifStage_io_toID_valid),
    .io_toID_bits_pc            (_ifStage_io_toID_bits_pc),
    .io_toID_bits_inst          (_ifStage_io_toID_bits_inst),
    .io_toID_bits_nop           (_ifStage_io_toID_bits_nop),
    .io_toID_bits_branchPred    (_ifStage_io_toID_bits_branchPred),
    .io_toID_bits_hasException  (_ifStage_io_toID_bits_hasException),
    .io_flush                   (flush)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:81:35]
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:47:25]
  ID idStage (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
    .clock                                 (clock),
    .reset                                 (reset),
    .io_fromIF_ready                       (_idStage_io_fromIF_ready),
    .io_fromIF_valid                       (_ifStage_io_toID_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:47:25]
    .io_fromIF_bits_pc                     (idStage_io_fromIF_bits_rpc),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromIF_bits_inst                   (idStage_io_fromIF_bits_rinst),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromIF_bits_nop                    (idStage_io_fromIF_bits_rnop),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromIF_bits_branchPred             (idStage_io_fromIF_bits_rbranchPred),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromIF_bits_hasException           (idStage_io_fromIF_bits_rhasException),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_toEXE_ready                        (_exeStage_io_fromID_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
    .io_toEXE_bits_decodeBundle_aluSrc1    (_idStage_io_toEXE_bits_decodeBundle_aluSrc1),
    .io_toEXE_bits_decodeBundle_aluSrc2    (_idStage_io_toEXE_bits_decodeBundle_aluSrc2),
    .io_toEXE_bits_decodeBundle_aluOp      (_idStage_io_toEXE_bits_decodeBundle_aluOp),
    .io_toEXE_bits_decodeBundle_mulOp      (_idStage_io_toEXE_bits_decodeBundle_mulOp),
    .io_toEXE_bits_decodeBundle_divOp      (_idStage_io_toEXE_bits_decodeBundle_divOp),
    .io_toEXE_bits_decodeBundle_bruOp      (_idStage_io_toEXE_bits_decodeBundle_bruOp),
    .io_toEXE_bits_decodeBundle_csrOp      (_idStage_io_toEXE_bits_decodeBundle_csrOp),
    .io_toEXE_bits_decodeBundle_amoOp      (_idStage_io_toEXE_bits_decodeBundle_amoOp),
    .io_toEXE_bits_decodeBundle_fuType     (_idStage_io_toEXE_bits_decodeBundle_fuType),
    .io_toEXE_bits_decodeBundle_memWrite   (_idStage_io_toEXE_bits_decodeBundle_memWrite),
    .io_toEXE_bits_decodeBundle_memRead    (_idStage_io_toEXE_bits_decodeBundle_memRead),
    .io_toEXE_bits_decodeBundle_memSignExt
      (_idStage_io_toEXE_bits_decodeBundle_memSignExt),
    .io_toEXE_bits_decodeBundle_csrWrite   (_idStage_io_toEXE_bits_decodeBundle_csrWrite),
    .io_toEXE_bits_decodeBundle_regWrite   (_idStage_io_toEXE_bits_decodeBundle_regWrite),
    .io_toEXE_bits_decodeBundle_fencei     (_idStage_io_toEXE_bits_decodeBundle_fencei),
    .io_toEXE_bits_pc                      (_idStage_io_toEXE_bits_pc),
    .io_toEXE_bits_imm                     (_idStage_io_toEXE_bits_imm),
    .io_toEXE_bits_rs1Data                 (_idStage_io_toEXE_bits_rs1Data),
    .io_toEXE_bits_rs2Data                 (_idStage_io_toEXE_bits_rs2Data),
    .io_toEXE_bits_csrData                 (_idStage_io_toEXE_bits_csrData),
    .io_toEXE_bits_funct12                 (_idStage_io_toEXE_bits_funct12),
    .io_toEXE_bits_rd                      (_idStage_io_toEXE_bits_rd),
    .io_toEXE_bits_rs1                     (_idStage_io_toEXE_bits_rs1),
    .io_toEXE_bits_nop                     (_idStage_io_toEXE_bits_nop),
    .io_toEXE_bits_mret                    (_idStage_io_toEXE_bits_mret),
    .io_toEXE_bits_branchPred              (_idStage_io_toEXE_bits_branchPred),
    .io_toEXE_bits_hasException            (_idStage_io_toEXE_bits_hasException),
    .io_toEXE_bits_exceptionCode           (_idStage_io_toEXE_bits_exceptionCode),
    .io_toEXE_bits_inst                    (_idStage_io_toEXE_bits_inst),
    .io_toEXE_bits_ftrace_doFtrace         (_idStage_io_toEXE_bits_ftrace_doFtrace),
    .io_toEXE_bits_ftrace_rd               (_idStage_io_toEXE_bits_ftrace_rd),
    .io_toEXE_bits_ftrace_rs1              (_idStage_io_toEXE_bits_ftrace_rs1),
    .io_readPort1_raddr                    (_idStage_io_readPort1_raddr),
    .io_readPort1_rdata                    (_regFiles_io_readPort1_rdata),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:72:26]
    .io_readPort2_raddr                    (_idStage_io_readPort2_raddr),
    .io_readPort2_rdata                    (_regFiles_io_readPort2_rdata),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:72:26]
    .io_csrReadPort_raddr                  (_idStage_io_csrReadPort_raddr),
    .io_csrReadPort_rdata                  (_csrRegs_io_readPort_rdata),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:75:25]
    .io_bypassPort_rs1                     (_idStage_io_bypassPort_rs1),
    .io_bypassPort_rs2                     (_idStage_io_bypassPort_rs2),
    .io_bypassPort_newestDataGetable       (_bypassNetwork_io_toID_newestDataGetable),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:85:31]
    .io_bypassPort_bypassTypeA             (_bypassNetwork_io_toID_bypassTypeA),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:85:31]
    .io_bypassPort_bypassTypeB             (_bypassNetwork_io_toID_bypassTypeB),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:85:31]
    .io_bypassDataFromOtherStage_fromEXE   (_exeStage_io_regWdata),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
    .io_bypassDataFromOtherStage_fromMEM   (_memStage_io_regWdata),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26]
    .io_bypassDataFromOtherStage_fromWB    (_wbStage_io_regWdata),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:51:25]
    .io_fencei                             (_idStage_io_fencei),
    .io_flush                              (flush)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:81:35]
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  EXE exeStage (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
    .clock                                     (clock),
    .reset                                     (reset),
    .io_fromID_ready                           (_exeStage_io_fromID_ready),
    .io_fromID_bits_decodeBundle_aluSrc1
      (exeStage_io_fromID_bits_rdecodeBundle_aluSrc1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_decodeBundle_aluSrc2
      (exeStage_io_fromID_bits_rdecodeBundle_aluSrc2),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_decodeBundle_aluOp
      (exeStage_io_fromID_bits_rdecodeBundle_aluOp),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_decodeBundle_mulOp
      (exeStage_io_fromID_bits_rdecodeBundle_mulOp),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_decodeBundle_divOp
      (exeStage_io_fromID_bits_rdecodeBundle_divOp),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_decodeBundle_bruOp
      (exeStage_io_fromID_bits_rdecodeBundle_bruOp),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_decodeBundle_csrOp
      (exeStage_io_fromID_bits_rdecodeBundle_csrOp),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_decodeBundle_amoOp
      (exeStage_io_fromID_bits_rdecodeBundle_amoOp),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_decodeBundle_fuType
      (exeStage_io_fromID_bits_rdecodeBundle_fuType),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_decodeBundle_memWrite
      (exeStage_io_fromID_bits_rdecodeBundle_memWrite),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_decodeBundle_memRead
      (exeStage_io_fromID_bits_rdecodeBundle_memRead),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_decodeBundle_memSignExt
      (exeStage_io_fromID_bits_rdecodeBundle_memSignExt),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_decodeBundle_csrWrite
      (exeStage_io_fromID_bits_rdecodeBundle_csrWrite),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_decodeBundle_regWrite
      (exeStage_io_fromID_bits_rdecodeBundle_regWrite),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_decodeBundle_fencei
      (exeStage_io_fromID_bits_rdecodeBundle_fencei),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_pc                         (exeStage_io_fromID_bits_rpc),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_imm                        (exeStage_io_fromID_bits_rimm),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_rs1Data                    (exeStage_io_fromID_bits_rrs1Data),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_rs2Data                    (exeStage_io_fromID_bits_rrs2Data),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_csrData                    (exeStage_io_fromID_bits_rcsrData),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_funct12                    (exeStage_io_fromID_bits_rfunct12),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_rd                         (exeStage_io_fromID_bits_rrd),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_rs1                        (exeStage_io_fromID_bits_rrs1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_nop                        (exeStage_io_fromID_bits_rnop),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_mret                       (exeStage_io_fromID_bits_rmret),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_branchPred                 (exeStage_io_fromID_bits_rbranchPred),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_hasException               (exeStage_io_fromID_bits_rhasException),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_exceptionCode              (exeStage_io_fromID_bits_rexceptionCode),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_inst                       (exeStage_io_fromID_bits_rinst),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_ftrace_doFtrace
      (exeStage_io_fromID_bits_rftrace_doFtrace),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_ftrace_rd                  (exeStage_io_fromID_bits_rftrace_rd),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromID_bits_ftrace_rs1                 (exeStage_io_fromID_bits_rftrace_rs1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_toMEM_ready                            (_memStage_io_fromEXE_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26]
    .io_toMEM_valid                            (_exeStage_io_toMEM_valid),
    .io_toMEM_bits_pc                          (_exeStage_io_toMEM_bits_pc),
    .io_toMEM_bits_rd                          (_exeStage_io_toMEM_bits_rd),
    .io_toMEM_bits_nop                         (_exeStage_io_toMEM_bits_nop),
    .io_toMEM_bits_jumped                      (_exeStage_io_toMEM_bits_jumped),
    .io_toMEM_bits_inst                        (_exeStage_io_toMEM_bits_inst),
    .io_toMEM_bits_mret                        (_exeStage_io_toMEM_bits_mret),
    .io_toMEM_bits_controlSignals_memRawMask
      (_exeStage_io_toMEM_bits_controlSignals_memRawMask),
    .io_toMEM_bits_controlSignals_signExt
      (_exeStage_io_toMEM_bits_controlSignals_signExt),
    .io_toMEM_bits_controlSignals_regWriteData
      (_exeStage_io_toMEM_bits_controlSignals_regWriteData),
    .io_toMEM_bits_controlSignals_memWriteData
      (_exeStage_io_toMEM_bits_controlSignals_memWriteData),
    .io_toMEM_bits_controlSignals_regWrite
      (_exeStage_io_toMEM_bits_controlSignals_regWrite),
    .io_toMEM_bits_controlSignals_memWrite
      (_exeStage_io_toMEM_bits_controlSignals_memWrite),
    .io_toMEM_bits_controlSignals_memRead
      (_exeStage_io_toMEM_bits_controlSignals_memRead),
    .io_toMEM_bits_controlSignals_fuTypeAMO
      (_exeStage_io_toMEM_bits_controlSignals_fuTypeAMO),
    .io_toMEM_bits_controlSignals_amoOp
      (_exeStage_io_toMEM_bits_controlSignals_amoOp),
    .io_toMEM_bits_hasException                (_exeStage_io_toMEM_bits_hasException),
    .io_toMEM_bits_exceptionCode               (_exeStage_io_toMEM_bits_exceptionCode),
    .io_bypass_valid                           (_exeStage_io_bypass_valid),
    .io_bypass_regWrite                        (_exeStage_io_bypass_regWrite),
    .io_bypass_waddr                           (_exeStage_io_bypass_waddr),
    .io_regWdata                               (_exeStage_io_regWdata),
    .io_jumpBus_ready                          (_ifStage_io_jumpBus_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:47:25]
    .io_jumpBus_valid                          (_exeStage_io_jumpBus_valid),
    .io_jumpBus_bits_jumpTarget                (_exeStage_io_jumpBus_bits_jumpTarget),
    .io_csrWritePort_wen                       (_exeStage_io_csrWritePort_wen),
    .io_csrWritePort_waddr                     (_exeStage_io_csrWritePort_waddr),
    .io_csrWritePort_wdata                     (_exeStage_io_csrWritePort_wdata),
    .io_flush                                  (_exeStage_io_flush),
    .io_interCMD_ready                         (_csrRegs_io_intrCmd_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:75:25]
    .io_interCMD_bits_pc                       (_exeStage_io_interCMD_bits_pc)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
  MEM memStage (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26]
    .clock                                       (clock),
    .reset                                       (reset),
    .io_fromEXE_ready                            (_memStage_io_fromEXE_ready),
    .io_fromEXE_valid                            (_exeStage_io_toMEM_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
    .io_fromEXE_bits_pc                          (memStage_io_fromEXE_bits_rpc),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromEXE_bits_rd                          (memStage_io_fromEXE_bits_rrd),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromEXE_bits_nop                         (memStage_io_fromEXE_bits_rnop),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromEXE_bits_jumped                      (memStage_io_fromEXE_bits_rjumped),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromEXE_bits_inst                        (memStage_io_fromEXE_bits_rinst),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromEXE_bits_mret                        (memStage_io_fromEXE_bits_rmret),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromEXE_bits_controlSignals_memRawMask
      (memStage_io_fromEXE_bits_rcontrolSignals_memRawMask),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromEXE_bits_controlSignals_signExt
      (memStage_io_fromEXE_bits_rcontrolSignals_signExt),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromEXE_bits_controlSignals_regWriteData
      (memStage_io_fromEXE_bits_rcontrolSignals_regWriteData),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromEXE_bits_controlSignals_memWriteData
      (memStage_io_fromEXE_bits_rcontrolSignals_memWriteData),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromEXE_bits_controlSignals_regWrite
      (memStage_io_fromEXE_bits_rcontrolSignals_regWrite),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromEXE_bits_controlSignals_memWrite
      (memStage_io_fromEXE_bits_rcontrolSignals_memWrite),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromEXE_bits_controlSignals_memRead
      (memStage_io_fromEXE_bits_rcontrolSignals_memRead),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromEXE_bits_controlSignals_fuTypeAMO
      (memStage_io_fromEXE_bits_rcontrolSignals_fuTypeAMO),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromEXE_bits_controlSignals_amoOp
      (memStage_io_fromEXE_bits_rcontrolSignals_amoOp),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromEXE_bits_hasException
      (memStage_io_fromEXE_bits_rhasException),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromEXE_bits_exceptionCode
      (memStage_io_fromEXE_bits_rexceptionCode),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_toWB_valid                               (_memStage_io_toWB_valid),
    .io_toWB_bits_pc                             (_memStage_io_toWB_bits_pc),
    .io_toWB_bits_rd                             (_memStage_io_toWB_bits_rd),
    .io_toWB_bits_regWrite                       (_memStage_io_toWB_bits_regWrite),
    .io_toWB_bits_regWriteData                   (_memStage_io_toWB_bits_regWriteData),
    .io_toWB_bits_nop                            (_memStage_io_toWB_bits_nop),
    .io_toWB_bits_mret                           (_memStage_io_toWB_bits_mret),
    .io_toWB_bits_hasException                   (_memStage_io_toWB_bits_hasException),
    .io_toWB_bits_exceptionCode                  (_memStage_io_toWB_bits_exceptionCode),
    .io_toWB_bits_jumped                         (_memStage_io_toWB_bits_jumped),
    .io_toWB_bits_inst                           (_memStage_io_toWB_bits_inst),
    .io_req_ready                                (io_dbus_req_ready),
    .io_req_valid                                (io_dbus_req_valid),
    .io_req_bits_wr                              (io_dbus_req_bits_wr),
    .io_req_bits_size                            (io_dbus_req_bits_size),
    .io_req_bits_addr                            (io_dbus_req_bits_addr),
    .io_req_bits_wdata                           (io_dbus_req_bits_wdata),
    .io_req_bits_wstrb                           (io_dbus_req_bits_wstrb),
    .io_rResp_ready                              (io_dbus_rResp_ready),
    .io_rResp_valid                              (io_dbus_rResp_valid),
    .io_rResp_bits_rdata                         (io_dbus_rResp_bits_rdata),
    .io_wResp_ready                              (io_dbus_wResp_ready),
    .io_wResp_valid                              (io_dbus_wResp_valid),
    .io_bypass_valid                             (_memStage_io_bypass_valid),
    .io_bypass_regWrite                          (_memStage_io_bypass_regWrite),
    .io_bypass_waddr                             (_memStage_io_bypass_waddr),
    .io_regWdata                                 (_memStage_io_regWdata)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26]
  WB wbStage (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:51:25]
    .clock                         (clock),
    .reset                         (reset),
    .io_fromMEM_valid              (_memStage_io_toWB_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26]
    .io_fromMEM_bits_pc            (wbStage_io_fromMEM_bits_rpc),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromMEM_bits_rd            (wbStage_io_fromMEM_bits_rrd),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromMEM_bits_regWrite      (wbStage_io_fromMEM_bits_rregWrite),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromMEM_bits_regWriteData  (wbStage_io_fromMEM_bits_rregWriteData),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromMEM_bits_nop           (wbStage_io_fromMEM_bits_rnop),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromMEM_bits_mret          (wbStage_io_fromMEM_bits_rmret),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromMEM_bits_hasException  (wbStage_io_fromMEM_bits_rhasException),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromMEM_bits_exceptionCode (wbStage_io_fromMEM_bits_rexceptionCode),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromMEM_bits_jumped        (wbStage_io_fromMEM_bits_rjumped),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_fromMEM_bits_inst          (wbStage_io_fromMEM_bits_rinst),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:126:32]
    .io_writePort_wen              (_wbStage_io_writePort_wen),
    .io_writePort_waddr            (_wbStage_io_writePort_waddr),
    .io_writePort_wdata            (_wbStage_io_writePort_wdata),
    .io_csrCmd_hasExcep            (_wbStage_io_csrCmd_hasExcep),
    .io_csrCmd_excepCode           (_wbStage_io_csrCmd_excepCode),
    .io_csrCmd_mret                (_wbStage_io_csrCmd_mret),
    .io_csrCmd_pc                  (_wbStage_io_csrCmd_pc),
    .io_bypass_regWrite            (_wbStage_io_bypass_regWrite),
    .io_bypass_waddr               (_wbStage_io_bypass_waddr),
    .io_regWdata                   (_wbStage_io_regWdata),
    .io_debug_done                 (io_debug_done),
    .io_debug_pc_done              (io_debug_pc_done),
    .io_diff_jumped                (io_diff_jumped),
    .io_trace_inst                 (io_trace_inst)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:51:25]
  ICache icache (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:53:24]
    .clock                  (clock),
    .reset                  (reset),
    .io_arFromIF_ready      (_icache_io_arFromIF_ready),
    .io_arFromIF_valid      (_ifStage_io_arvalid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:47:25]
    .io_arFromIF_bits_addr  (_ifStage_io_araddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:47:25]
    .io_rToIF_ready         (_ifStage_io_rready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:47:25]
    .io_rToIF_valid         (_icache_io_rToIF_valid),
    .io_rToIF_bits_rdata    (_icache_io_rToIF_bits_rdata),
    .io_arToMem_ready       (io_ibus_req_ready),
    .io_arToMem_valid       (io_ibus_req_valid),
    .io_arToMem_bits_addr   (io_ibus_req_bits_addr),
    .io_arToMem_bits_len    (io_ibus_req_bits_len),
    .io_rFromMem_ready      (io_ibus_resp_ready),
    .io_rFromMem_valid      (io_ibus_resp_valid),
    .io_rFromMem_bits_rdata (io_ibus_resp_bits_rdata),
    .io_fencei              (_idStage_io_fencei)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:53:24]
  RegFiles regFiles (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:72:26]
    .clock              (clock),
    .io_readPort1_raddr (_idStage_io_readPort1_raddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
    .io_readPort1_rdata (_regFiles_io_readPort1_rdata),
    .io_readPort2_raddr (_idStage_io_readPort2_raddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
    .io_readPort2_rdata (_regFiles_io_readPort2_rdata),
    .io_writePort_wen   (_wbStage_io_writePort_wen),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:51:25]
    .io_writePort_waddr (_wbStage_io_writePort_waddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:51:25]
    .io_writePort_wdata (_wbStage_io_writePort_wdata)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:51:25]
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:72:26]
  CSRRegFile csrRegs (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:75:25]
    .clock                      (clock),
    .reset                      (reset),
    .io_readPort_raddr          (_idStage_io_csrReadPort_raddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
    .io_readPort_rdata          (_csrRegs_io_readPort_rdata),
    .io_writePort_wen           (_exeStage_io_csrWritePort_wen),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
    .io_writePort_waddr         (_exeStage_io_csrWritePort_waddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
    .io_writePort_wdata         (_exeStage_io_csrWritePort_wdata),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
    .io_excepCmd_hasExcep       (_wbStage_io_csrCmd_hasExcep),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:51:25]
    .io_excepCmd_excepCode      (_wbStage_io_csrCmd_excepCode),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:51:25]
    .io_excepCmd_mret           (_wbStage_io_csrCmd_mret),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:51:25]
    .io_excepCmd_pc             (_wbStage_io_csrCmd_pc),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:51:25]
    .io_intrCmd_ready           (_csrRegs_io_intrCmd_ready),
    .io_intrCmd_bits_pc         (_exeStage_io_interCMD_bits_pc),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
    .io_redirectCmd_ready       (_ifStage_io_excepCMD_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:47:25]
    .io_redirectCmd_valid       (_csrRegs_io_redirectCmd_valid),
    .io_redirectCmd_bits_target (_csrRegs_io_redirectCmd_bits_target),
    .io_interrupt_tip           (io_interrupt_tip),
    .io_interrupt_sip           (io_interrupt_sip)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:75:25]
  BypassNetwork bypassNetwork (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:85:31]
    .io_fromEXE_valid          (_exeStage_io_bypass_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
    .io_fromEXE_regWrite       (_exeStage_io_bypass_regWrite),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
    .io_fromEXE_waddr          (_exeStage_io_bypass_waddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:49:26]
    .io_fromMEM_valid          (_memStage_io_bypass_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26]
    .io_fromMEM_regWrite       (_memStage_io_bypass_regWrite),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26]
    .io_fromMEM_waddr          (_memStage_io_bypass_waddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:50:26]
    .io_fromWB_regWrite        (_wbStage_io_bypass_regWrite),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:51:25]
    .io_fromWB_waddr           (_wbStage_io_bypass_waddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:51:25]
    .io_toID_rs1               (_idStage_io_bypassPort_rs1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
    .io_toID_rs2               (_idStage_io_bypassPort_rs2),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:48:25]
    .io_toID_newestDataGetable (_bypassNetwork_io_toID_newestDataGetable),
    .io_toID_bypassTypeA       (_bypassNetwork_io_toID_bypassTypeA),
    .io_toID_bypassTypeB       (_bypassNetwork_io_toID_bypassTypeB)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:85:31]
endmodule

module Queue1_UInt32(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  reg  [31:0] ram;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg         full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        io_deq_valid_0 = io_enq_valid | full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :285:16, :297:{24,39}]
  wire        do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :261:28, :263:27, :286:19, :298:17, :301:{26,35}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}]
      ram <= io_enq_bits;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :264:27, :276:{15,27}, :277:16, :285:16, :297:{24,39}, :298:17, :300:14, :301:{26,35}]
      full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :298:17, :301:{26,35}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        end	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        ram = {_RANDOM[1'h0][31:1], _RANDOM[1'h1][0]};	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
        full = _RANDOM[1'h0][0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19]
  assign io_deq_valid = io_deq_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}]
  assign io_deq_bits = full ? ram : io_enq_bits;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19]
endmodule

module Queue1_B(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input  clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
         reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output io_deq_valid	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  reg  full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire io_deq_valid_0 = io_enq_valid | full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :285:16, :297:{24,39}]
  wire do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :261:28, :263:27, :286:19, :298:17, :301:{26,35}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :264:27, :276:{15,27}, :277:16, :285:16, :297:{24,39}, :298:17, :300:14, :301:{26,35}]
      full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :298:17, :301:{26,35}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        full = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19]
  assign io_deq_valid = io_deq_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}]
endmodule

module Arbiter(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
  output        io_ibus_req_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  input         io_ibus_req_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  input  [31:0] io_ibus_req_bits_addr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  input  [3:0]  io_ibus_req_bits_len,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  input         io_ibus_resp_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  output        io_ibus_resp_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  output [31:0] io_ibus_resp_bits_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  output        io_dbus_req_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  input         io_dbus_req_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
                io_dbus_req_bits_wr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  input  [1:0]  io_dbus_req_bits_size,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  input  [31:0] io_dbus_req_bits_addr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
                io_dbus_req_bits_wdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  input  [3:0]  io_dbus_req_bits_wstrb,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  input         io_dbus_rResp_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  output        io_dbus_rResp_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  output [31:0] io_dbus_rResp_bits_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  input         io_dbus_wResp_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  output        io_dbus_wResp_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  input         io_out_awready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  output        io_out_awvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  output [31:0] io_out_awaddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  output [2:0]  io_out_awsize,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  input         io_out_wready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  output        io_out_wvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  output [31:0] io_out_wdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  output [3:0]  io_out_wstrb,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  output        io_out_bready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  input         io_out_bvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
                io_out_arready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  output        io_out_arvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  output [31:0] io_out_araddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  output [3:0]  io_out_arid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  output [7:0]  io_out_arlen,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  output [2:0]  io_out_arsize,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  output        io_out_rready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  input         io_out_rvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  input  [31:0] io_out_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
  input  [3:0]  io_out_rid	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
);

  wire [31:0] io_out_araddr_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:149:31]
  wire        io_out_awvalid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:136:65]
  wire        io_out_wvalid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:135:65]
  wire        _rChannelDBusQueue_deq_q_io_enq_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire        _rChannelIBusQueue_deq_q_io_enq_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  reg  [31:0] awReqBusy_addr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:36:28]
  wire        _GEN = io_out_awready & io_out_awvalid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:136:65, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _io_out_rready_T = io_out_rid == 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:48:53]
  reg         reqLock;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:89:28]
  reg         selDBus;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:90:26]
  reg  [1:0]  writeState;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:107:29]
  wire        _GEN_0 = writeState == 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :107:29, :109:24]
  wire        _GEN_1 = io_out_wready & io_out_wvalid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:135:65, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_2 = _GEN & _GEN_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:111:34, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_3 = writeState == 2'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :107:29, :109:24]
  wire        _GEN_4 = writeState == 2'h2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :107:29, :109:24]
  wire        _io_out_awvalid_T = io_dbus_req_valid & io_dbus_req_bits_wr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:135:42]
  assign io_out_wvalid_0 = _io_out_awvalid_T & writeState != 2'h2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :107:29, :135:{42,65,79}]
  assign io_out_awvalid_0 = _io_out_awvalid_T & writeState != 2'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :107:29, :135:42, :136:{65,79}]
  wire        _io_out_arvalid_T_3 = io_out_araddr_0 != awReqBusy_addr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:36:28, :147:140, :149:31]
  wire        io_out_arvalid_0 =
    (io_dbus_req_valid & ~io_dbus_req_bits_wr | io_ibus_req_valid) & _io_out_arvalid_T_3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:146:107, :147:140, :148:{46,71,93}]
  assign io_out_araddr_0 =
    (reqLock ? selDBus : io_dbus_req_valid & ~io_dbus_req_bits_wr)
      ? io_dbus_req_bits_addr
      : io_ibus_req_bits_addr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:89:28, :90:26, :146:107, :149:31, :150:36, :151:{36,55}]
  wire        _GEN_5 = io_out_arvalid_0 & ~io_out_arready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:91:{27,30}, :148:93]
  always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
    if (reset) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
      awReqBusy_addr <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:36:28]
      reqLock <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:89:28]
      selDBus <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:90:26]
      writeState <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :107:29]
    end
    else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
      if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        awReqBusy_addr <= io_dbus_req_bits_addr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:36:28]
      else if (io_out_bvalid)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:23:16]
        awReqBusy_addr <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:36:28]
      reqLock <= _GEN_5 | ~io_out_arready & reqLock;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:89:28, :91:{27,47}, :92:17]
      if (~_GEN_5 | reqLock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:89:28, :90:26, :91:{27,47}, :93:17]
      end
      else	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:90:26, :91:47, :93:17]
        selDBus <= io_dbus_req_valid & ~io_dbus_req_bits_wr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:90:26, :93:{60,63}]
      if (_GEN_0) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:109:24]
        if (_GEN_2)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:111:34]
          writeState <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :107:29]
        else if (_GEN & ~_GEN_1)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:114:{40,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
          writeState <= 2'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :107:29]
        else if (~_GEN & _GEN_1)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:116:{25,41}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
          writeState <= 2'h2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :107:29]
      end
      else if (_GEN_3 ? _GEN_1 : _GEN_4 & _GEN)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:107:29, :109:24, :121:33, :123:28, :127:34, :129:28, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        writeState <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :107:29]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
      `FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
        `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
        end	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
        awReqBusy_addr = _RANDOM[2'h0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :36:28]
        reqLock = _RANDOM[2'h1][29];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :89:28]
        selDBus = _RANDOM[2'h1][30];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :89:28, :90:26]
        writeState = {_RANDOM[2'h1][31], _RANDOM[2'h2][0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :89:28, :107:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
      `FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue1_UInt32 rChannelIBusQueue_deq_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_rChannelIBusQueue_deq_q_io_enq_ready),
    .io_enq_valid (_io_out_rready_T & io_out_rvalid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:48:{53,61}]
    .io_enq_bits  (io_out_rdata),
    .io_deq_ready (io_ibus_resp_ready),
    .io_deq_valid (io_ibus_resp_valid),
    .io_deq_bits  (io_ibus_resp_bits_rdata)
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  Queue1_UInt32 rChannelDBusQueue_deq_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_rChannelDBusQueue_deq_q_io_enq_ready),
    .io_enq_valid (io_out_rid == 4'h1 & io_out_rvalid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:56:{54,62}]
    .io_enq_bits  (io_out_rdata),
    .io_deq_ready (io_dbus_rResp_ready),
    .io_deq_valid (io_dbus_rResp_valid),
    .io_deq_bits  (io_dbus_rResp_bits_rdata)
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  Queue1_B bChannelQueue_deq_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (io_out_bready),
    .io_enq_valid (io_out_bvalid),
    .io_deq_ready (io_dbus_wResp_ready),
    .io_deq_valid (io_dbus_wResp_valid)
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  assign io_ibus_req_ready =
    io_out_arready
    & (reqLock & ~selDBus | ~reqLock & ~(io_dbus_req_valid & ~io_dbus_req_bits_wr));	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :89:28, :90:26, :146:{42,55,58,68,72,81,84,104,107}]
  assign io_dbus_req_ready =
    io_dbus_req_bits_wr
      ? (_GEN_0 ? _GEN_2 : _GEN_3 ? _GEN_1 : _GEN_4 & _GEN)
      : io_out_arready & (reqLock & selDBus | ~reqLock & _io_out_arvalid_T_3);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :89:28, :90:26, :108:33, :109:24, :111:{34,51}, :121:33, :127:34, :146:72, :147:{29,79,92,104,117,140}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign io_out_awvalid = io_out_awvalid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :136:65]
  assign io_out_awaddr = io_dbus_req_bits_addr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
  assign io_out_awsize = {1'h0, io_dbus_req_bits_size};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :144:25]
  assign io_out_wvalid = io_out_wvalid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :135:65]
  assign io_out_wdata = io_dbus_req_bits_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
  assign io_out_wstrb = io_dbus_req_bits_wstrb;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
  assign io_out_arvalid = io_out_arvalid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :148:93]
  assign io_out_araddr = io_out_araddr_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :149:31]
  assign io_out_arid =
    {3'h0, reqLock ? selDBus : io_dbus_req_valid & ~io_dbus_req_bits_wr};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :56:54, :89:28, :90:26, :146:107, :152:{25,31,87}]
  assign io_out_arlen =
    {4'h0,
     (reqLock ? selDBus : io_dbus_req_valid & ~io_dbus_req_bits_wr)
       ? 4'h0
       : io_ibus_req_bits_len};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :89:28, :90:26, :146:107, :154:{26,32,45,86,105}]
  assign io_out_arsize =
    {1'h0,
     (reqLock ? selDBus : io_dbus_req_valid & ~io_dbus_req_bits_wr)
       ? io_dbus_req_bits_size
       : 2'h2};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :89:28, :90:26, :146:107, :159:{26,32,45,87,106}]
  assign io_out_rready =
    _io_out_rready_T
      ? _rChannelIBusQueue_deq_q_io_enq_ready
      : _rChannelDBusQueue_deq_q_io_enq_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :48:53, :68:30, src/main/scala/chisel3/util/Decoupled.scala:362:21]
endmodule

module CLINT(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
                io_bus_awvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:13:16]
  input  [31:0] io_bus_awaddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:13:16]
  input         io_bus_wvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:13:16]
  input  [31:0] io_bus_wdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:13:16]
  output        io_bus_bvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:13:16]
  input         io_bus_arvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:13:16]
  input  [31:0] io_bus_araddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:13:16]
  output        io_bus_rvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:13:16]
  output [31:0] io_bus_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:13:16]
  output        io_msip,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:13:16]
                io_mtip	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:13:16]
);

  reg  [31:0] msip;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:18:23]
  reg  [63:0] mtimecmp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:19:27]
  reg  [63:0] mtime;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:20:24]
  reg  [31:0] rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:38:24]
  reg         io_bus_rvalid_REG;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:70:30]
  reg         io_bus_bvalid_REG;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:71:30]
  reg         io_msip_REG;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:80:23]
  reg         io_mtip_REG;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:81:23]
  wire [63:0] _mtime_T = mtime + 64'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:20:24, :30:20]
  wire        _GEN = io_bus_awvalid & io_bus_wvalid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:49:26]
  wire        _GEN_0 = io_bus_awaddr[15:0] == 16'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:39:16, :47:36, :50:23]
  wire        _GEN_1 = io_bus_awaddr[15:0] == 16'h4000;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:47:36, :50:23]
  wire        _GEN_2 = io_bus_awaddr[15:0] == 16'h4004;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:47:36, :50:23]
  always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
    if (reset) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
      msip <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:18:23]
      mtimecmp <= 64'hFFFFFFFFFFFFFFFF;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:19:27]
      mtime <= 64'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:20:24]
    end
    else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
      if (_GEN & _GEN_0)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:18:23, :49:{26,43}, :50:23, :52:22]
        msip <= io_bus_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:18:23]
      if (~_GEN | _GEN_0) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:19:27, :49:{26,43}, :50:23]
      end
      else if (_GEN_1)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:50:23]
        mtimecmp <= {mtimecmp[63:32], io_bus_wdata};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:19:27, :41:41, :55:32]
      else if (_GEN_2)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:50:23]
        mtimecmp <= {io_bus_wdata, mtimecmp[31:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:19:27, :40:41, :58:32]
      mtime <=
        ~_GEN | _GEN_0 | _GEN_1 | _GEN_2
          ? _mtime_T
          : io_bus_awaddr[15:0] == 16'hBFF8
              ? {mtime[63:32], io_bus_wdata}
              : io_bus_awaddr[15:0] == 16'hBFFC
                  ? {io_bus_wdata, mtime[31:0]}
                  : _mtime_T;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:19:27, :20:24, :30:{11,20}, :42:38, :43:38, :47:36, :49:{26,43}, :50:23, :61:{23,29}, :64:{23,29}]
    end
    rdata <=
      (io_bus_araddr[15:0] == 16'h0 ? msip : 32'h0)
      | (io_bus_araddr[15:0] == 16'h4000 ? mtimecmp[31:0] : 32'h0)
      | (io_bus_araddr[15:0] == 16'h4004 ? mtimecmp[63:32] : 32'h0)
      | (io_bus_araddr[15:0] == 16'hBFF8 ? mtime[31:0] : 32'h0)
      | (io_bus_araddr[15:0] == 16'hBFFC ? mtime[63:32] : 32'h0);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:18:23, :19:27, :20:24, :37:36, :38:24, :39:16, :40:{16,41}, :41:{16,41}, :42:{16,38}, :43:{16,38}, src/main/scala/chisel3/util/Mux.scala:30:73]
    io_bus_rvalid_REG <= io_bus_arvalid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:70:30]
    io_bus_bvalid_REG <= io_bus_awvalid & io_bus_wvalid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:71:{30,46}]
    io_msip_REG <= msip[0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:18:23, :80:{23,28}]
    io_mtip_REG <= mtimecmp < mtime;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:19:27, :20:24, :81:{23,33}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
      `FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:6];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
        `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
        end	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
        msip = _RANDOM[3'h0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7, :18:23]
        mtimecmp = {_RANDOM[3'h1], _RANDOM[3'h2]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7, :19:27]
        mtime = {_RANDOM[3'h3], _RANDOM[3'h4]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7, :20:24]
        rdata = _RANDOM[3'h5];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7, :38:24]
        io_bus_rvalid_REG = _RANDOM[3'h6][0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7, :70:30]
        io_bus_bvalid_REG = _RANDOM[3'h6][1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7, :70:30, :71:30]
        io_msip_REG = _RANDOM[3'h6][2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7, :70:30, :80:23]
        io_mtip_REG = _RANDOM[3'h6][3];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7, :70:30, :81:23]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
      `FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_bus_bvalid = io_bus_bvalid_REG;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7, :71:30]
  assign io_bus_rvalid = io_bus_rvalid_REG;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7, :70:30]
  assign io_bus_rdata = rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7, :38:24]
  assign io_msip = io_msip_REG;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7, :80:23]
  assign io_mtip = io_mtip_REG;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7, :81:23]
endmodule

module XBar(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:18:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:18:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:18:7]
  output        io_ibus_req_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  input         io_ibus_req_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  input  [31:0] io_ibus_req_bits_addr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  input  [3:0]  io_ibus_req_bits_len,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  input         io_ibus_resp_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  output        io_ibus_resp_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  output [31:0] io_ibus_resp_bits_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  output        io_dbus_req_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  input         io_dbus_req_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
                io_dbus_req_bits_wr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  input  [1:0]  io_dbus_req_bits_size,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  input  [31:0] io_dbus_req_bits_addr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
                io_dbus_req_bits_wdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  input  [3:0]  io_dbus_req_bits_wstrb,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  input         io_dbus_rResp_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  output        io_dbus_rResp_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  output [31:0] io_dbus_rResp_bits_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  input         io_dbus_wResp_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  output        io_dbus_wResp_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  input         io_toMem_awready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  output        io_toMem_awvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  output [31:0] io_toMem_awaddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  output [2:0]  io_toMem_awsize,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  input         io_toMem_wready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  output        io_toMem_wvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  output [31:0] io_toMem_wdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  output [3:0]  io_toMem_wstrb,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  output        io_toMem_bready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  input         io_toMem_bvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
                io_toMem_arready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  output        io_toMem_arvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  output [31:0] io_toMem_araddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  output [3:0]  io_toMem_arid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  output [7:0]  io_toMem_arlen,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  output [2:0]  io_toMem_arsize,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  output        io_toMem_rready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  input         io_toMem_rvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  input  [31:0] io_toMem_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  input  [3:0]  io_toMem_rid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
  output        io_interrupt_tip,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
                io_interrupt_sip	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:19:16]
);

  wire        _clint_io_bus_bvalid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:40:23]
  wire        _clint_io_bus_rvalid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:40:23]
  wire [31:0] _clint_io_bus_rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:40:23]
  wire        _arbiter_io_out_awvalid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:35:25]
  wire [31:0] _arbiter_io_out_awaddr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:35:25]
  wire        _arbiter_io_out_wvalid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:35:25]
  wire [31:0] _arbiter_io_out_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:35:25]
  wire        _arbiter_io_out_arvalid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:35:25]
  wire [31:0] _arbiter_io_out_araddr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:35:25]
  wire        read_sel_clint =
    _arbiter_io_out_araddr < 32'h2004FFFF
    & _arbiter_io_out_araddr > 32'h2003FFFF;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:35:25, :54:{51,70,101}]
  wire        write_sel_clint =
    _arbiter_io_out_awaddr < 32'h2004FFFF
    & _arbiter_io_out_awaddr > 32'h2003FFFF;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:35:25, :56:{52,71,102}]
  Arbiter arbiter (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:35:25]
    .clock                    (clock),
    .reset                    (reset),
    .io_ibus_req_ready        (io_ibus_req_ready),
    .io_ibus_req_valid        (io_ibus_req_valid),
    .io_ibus_req_bits_addr    (io_ibus_req_bits_addr),
    .io_ibus_req_bits_len     (io_ibus_req_bits_len),
    .io_ibus_resp_ready       (io_ibus_resp_ready),
    .io_ibus_resp_valid       (io_ibus_resp_valid),
    .io_ibus_resp_bits_rdata  (io_ibus_resp_bits_rdata),
    .io_dbus_req_ready        (io_dbus_req_ready),
    .io_dbus_req_valid        (io_dbus_req_valid),
    .io_dbus_req_bits_wr      (io_dbus_req_bits_wr),
    .io_dbus_req_bits_size    (io_dbus_req_bits_size),
    .io_dbus_req_bits_addr    (io_dbus_req_bits_addr),
    .io_dbus_req_bits_wdata   (io_dbus_req_bits_wdata),
    .io_dbus_req_bits_wstrb   (io_dbus_req_bits_wstrb),
    .io_dbus_rResp_ready      (io_dbus_rResp_ready),
    .io_dbus_rResp_valid      (io_dbus_rResp_valid),
    .io_dbus_rResp_bits_rdata (io_dbus_rResp_bits_rdata),
    .io_dbus_wResp_ready      (io_dbus_wResp_ready),
    .io_dbus_wResp_valid      (io_dbus_wResp_valid),
    .io_out_awready          (write_sel_clint | io_toMem_awready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:56:71, :87:35]
    .io_out_awvalid          (_arbiter_io_out_awvalid),
    .io_out_awaddr      (_arbiter_io_out_awaddr),
    .io_out_awsize      (io_toMem_awsize),
    .io_out_wready           (write_sel_clint | io_toMem_wready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:56:71, :88:35]
    .io_out_wvalid           (_arbiter_io_out_wvalid),
    .io_out_wdata       (_arbiter_io_out_wdata),
    .io_out_wstrb       (io_toMem_wstrb),
    .io_out_bready           (io_toMem_bready),
    .io_out_bvalid           (io_toMem_bvalid | _clint_io_bus_bvalid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:40:23, :89:48]
    .io_out_arready          (read_sel_clint | io_toMem_arready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:54:70, :80:35]
    .io_out_arvalid          (_arbiter_io_out_arvalid),
    .io_out_araddr      (_arbiter_io_out_araddr),
    .io_out_arid        (io_toMem_arid),
    .io_out_arlen       (io_toMem_arlen),
    .io_out_arsize      (io_toMem_arsize),
    .io_out_rready           (io_toMem_rready),
    .io_out_rvalid           (io_toMem_rvalid | _clint_io_bus_rvalid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:40:23, :81:48]
    .io_out_rdata
      (io_toMem_rvalid ? io_toMem_rdata : _clint_io_bus_rdata),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:40:23, src/main/scala/chisel3/util/Mux.scala:50:70]
    .io_out_rid         (io_toMem_rvalid ? io_toMem_rid : 4'h1)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:40:23, src/main/scala/chisel3/util/Mux.scala:50:70]
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:35:25]
  CLINT clint (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:40:23]
    .clock               (clock),
    .reset               (reset),
    .io_bus_awvalid     (_arbiter_io_out_awvalid & write_sel_clint),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:35:25, :56:71, :71:54]
    .io_bus_awaddr (_arbiter_io_out_awaddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:35:25]
    .io_bus_wvalid      (_arbiter_io_out_wvalid & write_sel_clint),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:35:25, :56:71, :75:52]
    .io_bus_wdata  (_arbiter_io_out_wdata),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:35:25]
    .io_bus_bvalid      (_clint_io_bus_bvalid),
    .io_bus_arvalid     (_arbiter_io_out_arvalid & read_sel_clint),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:35:25, :54:70, :63:54]
    .io_bus_araddr (_arbiter_io_out_araddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:35:25]
    .io_bus_rvalid      (_clint_io_bus_rvalid),
    .io_bus_rdata  (_clint_io_bus_rdata),
    .io_msip             (io_interrupt_sip),
    .io_mtip             (io_interrupt_tip)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:40:23]
  assign io_toMem_awvalid = _arbiter_io_out_awvalid & ~write_sel_clint;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:18:7, :35:25, :56:71, :57:22, :69:50]
  assign io_toMem_awaddr = _arbiter_io_out_awaddr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:18:7, :35:25]
  assign io_toMem_wvalid = _arbiter_io_out_wvalid & ~write_sel_clint;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:18:7, :35:25, :56:71, :57:22, :73:48]
  assign io_toMem_wdata = _arbiter_io_out_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:18:7, :35:25]
  assign io_toMem_arvalid = _arbiter_io_out_arvalid & ~read_sel_clint;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:18:7, :35:25, :54:70, :55:21, :61:50]
  assign io_toMem_araddr = _arbiter_io_out_araddr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:18:7, :35:25]
endmodule

module ysyx_23060051(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
                io_interrupt,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
                io_master_awready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output        io_master_awvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output [31:0] io_master_awaddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output [3:0]  io_master_awid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output [7:0]  io_master_awlen,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output [2:0]  io_master_awsize,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output [1:0]  io_master_awburst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output        io_master_awlock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output [3:0]  io_master_awcache,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output [2:0]  io_master_awprot,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output [3:0]  io_master_awqos,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input         io_master_wready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output        io_master_wvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output [31:0] io_master_wdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output [3:0]  io_master_wstrb,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output        io_master_wlast,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
                io_master_bready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input         io_master_bvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input  [1:0]  io_master_bresp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input  [3:0]  io_master_bid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input         io_master_arready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output        io_master_arvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output [31:0] io_master_araddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output [3:0]  io_master_arid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output [7:0]  io_master_arlen,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output [2:0]  io_master_arsize,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output [1:0]  io_master_arburst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output        io_master_arlock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output [3:0]  io_master_arcache,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output [2:0]  io_master_arprot,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output [3:0]  io_master_arqos,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output        io_master_rready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input         io_master_rvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input  [1:0]  io_master_rresp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input  [31:0] io_master_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input         io_master_rlast,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input  [3:0]  io_master_rid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output        io_slave_awready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input         io_slave_awvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input  [31:0] io_slave_awaddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input  [3:0]  io_slave_awid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input  [7:0]  io_slave_awlen,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input  [2:0]  io_slave_awsize,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input  [1:0]  io_slave_awburst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input         io_slave_awlock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input  [3:0]  io_slave_awcache,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input  [2:0]  io_slave_awprot,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input  [3:0]  io_slave_awqos,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output        io_slave_wready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input         io_slave_wvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input  [31:0] io_slave_wdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input  [3:0]  io_slave_wstrb,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input         io_slave_wlast,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
                io_slave_bready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output        io_slave_bvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output [1:0]  io_slave_bresp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output [3:0]  io_slave_bid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output        io_slave_arready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input         io_slave_arvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input  [31:0] io_slave_araddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input  [3:0]  io_slave_arid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input  [7:0]  io_slave_arlen,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input  [2:0]  io_slave_arsize,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input  [1:0]  io_slave_arburst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input         io_slave_arlock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input  [3:0]  io_slave_arcache,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input  [2:0]  io_slave_arprot,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input  [3:0]  io_slave_arqos,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  input         io_slave_rready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output        io_slave_rvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output [1:0]  io_slave_rresp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output [31:0] io_slave_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output        io_slave_rlast,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
  output [3:0]  io_slave_rid	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:16]
);

  wire        _xbar_io_ibus_req_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:22]
  wire        _xbar_io_ibus_resp_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:22]
  wire [31:0] _xbar_io_ibus_resp_bits_rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:22]
  wire        _xbar_io_dbus_req_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:22]
  wire        _xbar_io_dbus_rResp_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:22]
  wire [31:0] _xbar_io_dbus_rResp_bits_rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:22]
  wire        _xbar_io_dbus_wResp_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:22]
  wire        _xbar_io_interrupt_tip;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:22]
  wire        _xbar_io_interrupt_sip;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:22]
  wire        _core_io_ibus_req_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:22]
  wire [31:0] _core_io_ibus_req_bits_addr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:22]
  wire [3:0]  _core_io_ibus_req_bits_len;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:22]
  wire        _core_io_ibus_resp_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:22]
  wire        _core_io_dbus_req_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:22]
  wire        _core_io_dbus_req_bits_wr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:22]
  wire [1:0]  _core_io_dbus_req_bits_size;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:22]
  wire [31:0] _core_io_dbus_req_bits_addr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:22]
  wire [31:0] _core_io_dbus_req_bits_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:22]
  wire [3:0]  _core_io_dbus_req_bits_wstrb;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:22]
  wire        _core_io_dbus_rResp_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:22]
  wire        _core_io_dbus_wResp_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:22]
  Core core (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:22]
    .clock                    (clock),
    .reset                    (reset),
    .io_ibus_req_ready        (_xbar_io_ibus_req_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:22]
    .io_ibus_req_valid        (_core_io_ibus_req_valid),
    .io_ibus_req_bits_addr    (_core_io_ibus_req_bits_addr),
    .io_ibus_req_bits_len     (_core_io_ibus_req_bits_len),
    .io_ibus_resp_ready       (_core_io_ibus_resp_ready),
    .io_ibus_resp_valid       (_xbar_io_ibus_resp_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:22]
    .io_ibus_resp_bits_rdata  (_xbar_io_ibus_resp_bits_rdata),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:22]
    .io_dbus_req_ready        (_xbar_io_dbus_req_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:22]
    .io_dbus_req_valid        (_core_io_dbus_req_valid),
    .io_dbus_req_bits_wr      (_core_io_dbus_req_bits_wr),
    .io_dbus_req_bits_size    (_core_io_dbus_req_bits_size),
    .io_dbus_req_bits_addr    (_core_io_dbus_req_bits_addr),
    .io_dbus_req_bits_wdata   (_core_io_dbus_req_bits_wdata),
    .io_dbus_req_bits_wstrb   (_core_io_dbus_req_bits_wstrb),
    .io_dbus_rResp_ready      (_core_io_dbus_rResp_ready),
    .io_dbus_rResp_valid      (_xbar_io_dbus_rResp_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:22]
    .io_dbus_rResp_bits_rdata (_xbar_io_dbus_rResp_bits_rdata),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:22]
    .io_dbus_wResp_ready      (_core_io_dbus_wResp_ready),
    .io_dbus_wResp_valid      (_xbar_io_dbus_wResp_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:22]
    .io_interrupt_tip         (_xbar_io_interrupt_tip),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:22]
    .io_interrupt_sip         (_xbar_io_interrupt_sip),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:22]
    .io_debug_done            (/* unused */),
    .io_debug_pc_done         (/* unused */),
    .io_diff_jumped           (/* unused */),
    .io_trace_inst            (/* unused */)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:22]
  XBar xbar (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:22]
    .clock                    (clock),
    .reset                    (reset),
    .io_ibus_req_ready        (_xbar_io_ibus_req_ready),
    .io_ibus_req_valid        (_core_io_ibus_req_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:22]
    .io_ibus_req_bits_addr    (_core_io_ibus_req_bits_addr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:22]
    .io_ibus_req_bits_len     (_core_io_ibus_req_bits_len),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:22]
    .io_ibus_resp_ready       (_core_io_ibus_resp_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:22]
    .io_ibus_resp_valid       (_xbar_io_ibus_resp_valid),
    .io_ibus_resp_bits_rdata  (_xbar_io_ibus_resp_bits_rdata),
    .io_dbus_req_ready        (_xbar_io_dbus_req_ready),
    .io_dbus_req_valid        (_core_io_dbus_req_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:22]
    .io_dbus_req_bits_wr      (_core_io_dbus_req_bits_wr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:22]
    .io_dbus_req_bits_size    (_core_io_dbus_req_bits_size),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:22]
    .io_dbus_req_bits_addr    (_core_io_dbus_req_bits_addr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:22]
    .io_dbus_req_bits_wdata   (_core_io_dbus_req_bits_wdata),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:22]
    .io_dbus_req_bits_wstrb   (_core_io_dbus_req_bits_wstrb),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:22]
    .io_dbus_rResp_ready      (_core_io_dbus_rResp_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:22]
    .io_dbus_rResp_valid      (_xbar_io_dbus_rResp_valid),
    .io_dbus_rResp_bits_rdata (_xbar_io_dbus_rResp_bits_rdata),
    .io_dbus_wResp_ready      (_core_io_dbus_wResp_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:22]
    .io_dbus_wResp_valid      (_xbar_io_dbus_wResp_valid),
    .io_toMem_awready        (io_master_awready),
    .io_toMem_awvalid        (io_master_awvalid),
    .io_toMem_awaddr    (io_master_awaddr),
    .io_toMem_awsize    (io_master_awsize),
    .io_toMem_wready         (io_master_wready),
    .io_toMem_wvalid         (io_master_wvalid),
    .io_toMem_wdata     (io_master_wdata),
    .io_toMem_wstrb     (io_master_wstrb),
    .io_toMem_bready         (io_master_bready),
    .io_toMem_bvalid         (io_master_bvalid),
    .io_toMem_arready        (io_master_arready),
    .io_toMem_arvalid        (io_master_arvalid),
    .io_toMem_araddr    (io_master_araddr),
    .io_toMem_arid      (io_master_arid),
    .io_toMem_arlen     (io_master_arlen),
    .io_toMem_arsize    (io_master_arsize),
    .io_toMem_rready         (io_master_rready),
    .io_toMem_rvalid         (io_master_rvalid),
    .io_toMem_rdata     (io_master_rdata),
    .io_toMem_rid       (io_master_rid),
    .io_interrupt_tip         (_xbar_io_interrupt_tip),
    .io_interrupt_sip         (_xbar_io_interrupt_sip)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:22]
  assign io_master_awid = 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_master_awlen = 8'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7, :12:22]
  assign io_master_awburst = 2'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7, :12:22]
  assign io_master_awlock = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_master_awcache = 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_master_awprot = 3'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7, :12:22]
  assign io_master_awqos = 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_master_wlast = 1'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7, :12:22]
  assign io_master_arburst = 2'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7, :12:22]
  assign io_master_arlock = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_master_arcache = 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_master_arprot = 3'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7, :12:22]
  assign io_master_arqos = 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_slave_awready = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_slave_wready = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_slave_bvalid = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_slave_bresp = 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_slave_bid = 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_slave_arready = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_slave_rvalid = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_slave_rresp = 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_slave_rdata = 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_slave_rlast = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_slave_rid = 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
endmodule

