<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>OpenWSN Smartgrid TSCH testbed: /home/lkn/offCloud/Smartgrid-code/GitHub/openwsn-fw/bsp/boards/k20/cpu/sysinit.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Smartgrid TSCH testbed
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_3c5459f7c179b79c90e2565474bb2856.html">bsp</a></li><li class="navelem"><a class="el" href="dir_f726804c1fa01777ab9a86062ade5870.html">boards</a></li><li class="navelem"><a class="el" href="dir_0ef37d84d7a5c53cc7235f746694f4e8.html">k20</a></li><li class="navelem"><a class="el" href="dir_4d5b0d43c2620263e50c3adc0f091f1f.html">cpu</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">sysinit.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="sysinit_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * File:        sysinit.c</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Purpose:     Kinetis Configuration</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *              Initializes processor to a default state</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Notes:</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="common_8h.html">common.h</a>&quot;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sysinit_8h.html">sysinit.h</a>&quot;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="uart_8h.html">uart.h</a>&quot;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mcg_8h.html">mcg.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">/********************************************************************/</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/* Actual system clock frequency */</span></div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="sysinit_8c.html#a5383539a3a607e05906f71be0fd4f4af">   18</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="sysinit_8c.html#a5383539a3a607e05906f71be0fd4f4af">mcg_clk_hz</a>;</div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="sysinit_8c.html#a147d9f2b0cb61752bb5c764775d9b022">   19</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="sysinit_8c.html#a147d9f2b0cb61752bb5c764775d9b022">mcg_clk_khz</a>;</div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="sysinit_8c.html#a7fa854056a09162506d2e1e8ca57fd6d">   20</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="sysinit_8c.html#a7fa854056a09162506d2e1e8ca57fd6d">core_clk_khz</a>;</div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="sysinit_8c.html#a6f715a53bd9a9f41a3101a4c9025dcac">   21</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="sysinit_8c.html#a6f715a53bd9a9f41a3101a4c9025dcac">core_clk_mhz</a>;</div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="sysinit_8c.html#a59867450eec8beb54994d135314cd392">   22</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="sysinit_8c.html#a59867450eec8beb54994d135314cd392">periph_clk_khz</a>;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/********************************************************************/</span></div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="sysinit_8h.html#af5852e0e4dd65bfb8be84a12f02906a7">   25</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="sysinit_8c.html#af5852e0e4dd65bfb8be84a12f02906a7">sysinit</a> (<span class="keywordtype">void</span>)</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;{    <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> mode;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* Enable all of the port clocks. These have to be enabled to configure</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * pin muxing options, so most code will need all of these on anyway.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<a class="code" href="group___s_i_m___register___accessor___macros.html#gaaf818be466b128c6df228950c25e8015">SIM_SCGC5</a> |= (<a class="code" href="group___s_i_m___register___masks.html#ga9c4853233394870202cccd7844fc8a56">SIM_SCGC5_PORTA_MASK</a></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        | <a class="code" href="group___s_i_m___register___masks.html#ga5509cf72c7508dd77f0a1a9e631943e8">SIM_SCGC5_PORTB_MASK</a></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        | <a class="code" href="group___s_i_m___register___masks.html#gaac31449d101ad0d05f2bed682571be35">SIM_SCGC5_PORTC_MASK</a></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        | <a class="code" href="group___s_i_m___register___masks.html#ga723a55222eb5f8fd25da5c956aa50e7b">SIM_SCGC5_PORTD_MASK</a></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        | <a class="code" href="group___s_i_m___register___masks.html#ga3d5e3e51d345fe424a4f24aa9ae73dc1">SIM_SCGC5_PORTE_MASK</a> );</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">//sets the main clock at 71.99Mhz using the RTC and FLL.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifdef TOWER_K20</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<a class="code" href="group___s_i_m___register___accessor___macros.html#ga89eb0de5ea9d82cc8319788af1efb3de">SIM_SCGC6</a> |= (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)0x20000000UL;                       </div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keywordflow">if</span> ((<a class="code" href="group___r_t_c___register___accessor___macros.html#gab12a646e66898472d5b47da87e6a39f9">RTC_CR</a> &amp; <a class="code" href="group___r_t_c___register___masks.html#ga1517078d0ce615b7feb94ef57b28e4c8">RTC_CR_OSCE_MASK</a>) == 0u) { <span class="comment">/* Only if the OSCILLATOR is not already enabled */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="comment">/* RTC_CR: SC2P=0,SC4P=0,SC8P=0,SC16P=0 */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <a class="code" href="group___r_t_c___register___accessor___macros.html#gab12a646e66898472d5b47da87e6a39f9">RTC_CR</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)~0x3C00UL;                      </div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="comment">/* RTC_CR: OSCE=1 */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <a class="code" href="group___r_t_c___register___accessor___macros.html#gab12a646e66898472d5b47da87e6a39f9">RTC_CR</a> |= (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)0x0100UL;                       </div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="comment">/* RTC_CR: CLKO=0 */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <a class="code" href="group___r_t_c___register___accessor___macros.html#gab12a646e66898472d5b47da87e6a39f9">RTC_CR</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)~0x0200UL;                      </div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;}</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* Disable the WDOG module */</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/* WDOG_UNLOCK: WDOGUNLOCK=0xC520 */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<a class="code" href="group___w_d_o_g___register___accessor___macros.html#gaae3cce316f6ec53a8962eae6e10652d4">WDOG_UNLOCK</a> = (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)0xC520U;     <span class="comment">/* Key 1 */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/* WDOG_UNLOCK : WDOGUNLOCK=0xD928 */</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<a class="code" href="group___w_d_o_g___register___accessor___macros.html#gaae3cce316f6ec53a8962eae6e10652d4">WDOG_UNLOCK</a>  = (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)0xD928U;    <span class="comment">/* Key 2 */</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/* WDOG_STCTRLH: DISTESTWDOG=0,BYTESEL=0,TESTSEL=0,TESTWDOG=0,WAITEN=1,STOPEN=1,DBGEN=0,ALLOWUPDATE=1,WINEN=0,IRQRSTEN=0,CLKSRC=1,WDOGEN=0 */</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<a class="code" href="group___w_d_o_g___register___accessor___macros.html#ga682e2c5e771ae99e572597d5a9ee8620">WDOG_STCTRLH</a> = (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)0x01D2U;                  </div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/* System clock initialization */</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/* SIM_SCGC5: PORTC=1,PORTA=1 */</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<a class="code" href="group___s_i_m___register___accessor___macros.html#gaaf818be466b128c6df228950c25e8015">SIM_SCGC5</a> |= (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)0x0A00UL;     <span class="comment">/* Enable clock gate for ports to enable pin routing */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* SIM_CLKDIV1: OUTDIV1=0,OUTDIV2=1,OUTDIV3=1,OUTDIV4=3 */</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<a class="code" href="group___s_i_m___register___accessor___macros.html#ga86768069f4f95ba7e0155fc53c6cf665">SIM_CLKDIV1</a> = (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)0x01130000UL; <span class="comment">/* Update system prescalers */</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* SIM_SOPT2: PLLFLLSEL=0 */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<a class="code" href="group___s_i_m___register___accessor___macros.html#ga487453818a3716783fc75d7bcb81de9f">SIM_SOPT2</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)~0x00010000UL; <span class="comment">/* Select FLL as a clock source for various peripherals */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/* SIM_SOPT1: OSC32KSEL=0 */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<a class="code" href="group___s_i_m___register___accessor___macros.html#ga2a1bceb27d0e81b2821f1f4f32a57c12">SIM_SOPT1</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)~0x000C0000UL; <span class="comment">/* System oscillator drives 32 kHz clock for various peripherals */</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/* Switch to FEE Mode */</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/* OSC_CR: ERCLKEN=0,EREFSTEN=0,SC2P=0,SC4P=0,SC8P=1,SC16P=0 */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<a class="code" href="group___o_s_c___register___accessor___macros.html#ga4361def829ba760e782fbd2f74eb0e19">OSC_CR</a> = (<a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)0x00U;                             </div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/* MCG_C7: OSCSEL=1 */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<a class="code" href="group___m_c_g___register___accessor___macros.html#ga9fc6058dcffc6506763ff7235669038c">MCG_C7</a> |= (<a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)0x01U;                            </div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/* MCG_C2: LOCRE0=0,RANGE0=0,HGO0=0,EREFS0=0,LP=0,IRCS=0 */</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<a class="code" href="group___m_c_g___register___accessor___macros.html#gabaeaf7dd44e609a83f01b9fec0dec0c3">MCG_C2</a> = (<a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)0x00U;                             </div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/* MCG_C1: CLKS=0,FRDIV=0,IREFS=0,IRCLKEN=1,IREFSTEN=0 */</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<a class="code" href="group___m_c_g___register___accessor___macros.html#ga3f1a2c81a59d97251a06534341ad3303">MCG_C1</a> = (<a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)0x02U;                             </div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* MCG_C4: DMX32=1,DRST_DRS=2 */</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<a class="code" href="group___m_c_g___register___accessor___macros.html#ga38959856c816b6ac3eaa205b8975690e">MCG_C4</a> = (<a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((<a class="code" href="group___m_c_g___register___accessor___macros.html#ga38959856c816b6ac3eaa205b8975690e">MCG_C4</a> &amp; (<a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)~(<a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)0x20U) | (<a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)0xC0U);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/* MCG_C5: PLLCLKEN0=0,PLLSTEN0=0,PRDIV0=0 */</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<a class="code" href="group___m_c_g___register___accessor___macros.html#ga58b6d1507eed2b85ca93214ef39a076a">MCG_C5</a> = (<a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)0x00U;                             </div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* MCG_C6: LOLIE0=0,PLLS=0,CME0=0,VDIV0=0 */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<a class="code" href="group___m_c_g___register___accessor___macros.html#ga19abff612e5c2e4f4144032d0a5eb0d1">MCG_C6</a> = (<a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)0x00U;                             </div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="keywordflow">while</span>((<a class="code" href="group___m_c_g___register___accessor___macros.html#ga371e03281a8383e9dd300c0502fbcaf6">MCG_S</a> &amp; <a class="code" href="group___m_c_g___register___masks.html#ga5bf822a90d9c1e67d5297420157e1dd0">MCG_S_IREFST_MASK</a>) != 0x00U) { <span class="comment">/* Check that the source of the FLL reference clock is the external reference clock. */</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;}</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="keywordflow">while</span>((<a class="code" href="group___m_c_g___register___accessor___macros.html#ga371e03281a8383e9dd300c0502fbcaf6">MCG_S</a> &amp; 0x0CU) != 0x00U) {    <span class="comment">/* Wait until output of the FLL is selected */</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;}</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#elif OPENMOTE_K20</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/* SIM_SCGC6: RTC=1 */</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160; <a class="code" href="group___s_i_m___register___accessor___macros.html#ga89eb0de5ea9d82cc8319788af1efb3de">SIM_SCGC6</a> |= (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)0x20000000UL;                       </div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; <span class="keywordflow">if</span> ((<a class="code" href="group___r_t_c___register___accessor___macros.html#gab12a646e66898472d5b47da87e6a39f9">RTC_CR</a> &amp; RTC_CR_OSCE_MASK) == 0u) { <span class="comment">/* Only if the OSCILLATOR is not already enabled */</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;   <span class="comment">/* RTC_CR: SC2P=0,SC4P=0,SC8P=1,SC16P=0 */</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;   <a class="code" href="group___r_t_c___register___accessor___macros.html#gab12a646e66898472d5b47da87e6a39f9">RTC_CR</a> = (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)((<a class="code" href="group___r_t_c___register___accessor___macros.html#gab12a646e66898472d5b47da87e6a39f9">RTC_CR</a> &amp; (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)~0x3400UL) | (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)0x0800UL);</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;   <span class="comment">/* RTC_CR: OSCE=1 */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;   <a class="code" href="group___r_t_c___register___accessor___macros.html#gab12a646e66898472d5b47da87e6a39f9">RTC_CR</a> |= (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)0x0100UL;                       </div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;   <span class="comment">/* RTC_CR: CLKO=0 */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;   <a class="code" href="group___r_t_c___register___accessor___macros.html#gab12a646e66898472d5b47da87e6a39f9">RTC_CR</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)~0x0200UL;                      </div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160; }</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160; <span class="comment">/* Disable the WDOG module */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; <span class="comment">/* WDOG_UNLOCK: WDOGUNLOCK=0xC520 */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160; <a class="code" href="group___w_d_o_g___register___accessor___macros.html#gaae3cce316f6ec53a8962eae6e10652d4">WDOG_UNLOCK</a> = (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)0xC520U;     <span class="comment">/* Key 1 */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160; <span class="comment">/* WDOG_UNLOCK : WDOGUNLOCK=0xD928 */</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160; <a class="code" href="group___w_d_o_g___register___accessor___macros.html#gaae3cce316f6ec53a8962eae6e10652d4">WDOG_UNLOCK</a>  = (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)0xD928U;    <span class="comment">/* Key 2 */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; <span class="comment">/* WDOG_STCTRLH: ??=0,DISTESTWDOG=0,BYTESEL=0,TESTSEL=0,TESTWDOG=0,??=0,STNDBYEN=1,WAITEN=1,STOPEN=1,DBGEN=0,ALLOWUPDATE=1,WINEN=0,IRQRSTEN=0,CLKSRC=1,WDOGEN=0 */</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160; <a class="code" href="group___w_d_o_g___register___accessor___macros.html#ga682e2c5e771ae99e572597d5a9ee8620">WDOG_STCTRLH</a> = (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)0x01D2U;                  </div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160; <span class="comment">/* System clock initialization */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160; <span class="comment">/* SIM_SCGC5: PORTA=1 */</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; <a class="code" href="group___s_i_m___register___accessor___macros.html#gaaf818be466b128c6df228950c25e8015">SIM_SCGC5</a> |= (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)0x0200UL;     <span class="comment">/* Enable clock gate for ports to enable pin routing */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; <span class="comment">/* SIM_CLKDIV1: OUTDIV1=0,OUTDIV2=1,OUTDIV3=1,OUTDIV4=3,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0 */</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; <a class="code" href="group___s_i_m___register___accessor___macros.html#ga86768069f4f95ba7e0155fc53c6cf665">SIM_CLKDIV1</a> = (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)0x01130000UL; <span class="comment">/* Update system prescalers */</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160; <span class="comment">/* SIM_CLKDIV2: USBDIV=2,USBFRAC=1 */</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; <a class="code" href="group___s_i_m___register___accessor___macros.html#gad01dc88f2d49bfcfbf418546f863e730">SIM_CLKDIV2</a> = (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)((<a class="code" href="group___s_i_m___register___accessor___macros.html#gad01dc88f2d49bfcfbf418546f863e730">SIM_CLKDIV2</a> &amp; (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)~0x0AUL) | (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)0x05UL); <span class="comment">/* Update USB clock prescalers */</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160; <span class="comment">/* SIM_SOPT2: PLLFLLSEL=0 */</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; <a class="code" href="group___s_i_m___register___accessor___macros.html#ga487453818a3716783fc75d7bcb81de9f">SIM_SOPT2</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)~0x00010000UL; <span class="comment">/* Select FLL as a clock source for various peripherals */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160; <span class="comment">/* SIM_SOPT1: OSC32KSEL=0 */</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; <a class="code" href="group___s_i_m___register___accessor___macros.html#ga2a1bceb27d0e81b2821f1f4f32a57c12">SIM_SOPT1</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)~0x00080000UL; <span class="comment">/* System oscillator drives 32 kHz clock for various peripherals */</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; <span class="comment">/* Switch to FEE Mode */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160; <span class="comment">/* OSC_CR: ERCLKEN=0,??=0,EREFSTEN=0,??=0,SC2P=0,SC4P=0,SC8P=0,SC16P=0 */</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; <a class="code" href="group___o_s_c___register___accessor___macros.html#ga4361def829ba760e782fbd2f74eb0e19">OSC_CR</a> = (<a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)0x00U;                             </div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160; <span class="comment">/* SIM_SOPT2: MCGCLKSEL=1 */</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; <a class="code" href="group___s_i_m___register___accessor___macros.html#ga487453818a3716783fc75d7bcb81de9f">SIM_SOPT2</a> |= (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)0x01UL;                       </div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160; <span class="comment">/* MCG_C2: ??=0,??=0,RANGE=0,HGO=0,EREFS=0,LP=0,IRCS=0 */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160; <a class="code" href="group___m_c_g___register___accessor___macros.html#gabaeaf7dd44e609a83f01b9fec0dec0c3">MCG_C2</a> = (<a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)0x00U;                             </div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; <span class="comment">/* MCG_C1: CLKS=0,FRDIV=0,IREFS=0,IRCLKEN=1,IREFSTEN=0 */</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160; <a class="code" href="group___m_c_g___register___accessor___macros.html#ga3f1a2c81a59d97251a06534341ad3303">MCG_C1</a> = (<a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)0x02U;                             </div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; <span class="comment">/* MCG_C4: DMX32=1,DRST_DRS=2 */</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; <a class="code" href="group___m_c_g___register___accessor___macros.html#ga38959856c816b6ac3eaa205b8975690e">MCG_C4</a> = (<a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((<a class="code" href="group___m_c_g___register___accessor___macros.html#ga38959856c816b6ac3eaa205b8975690e">MCG_C4</a> &amp; (<a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)~(<a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)0x20U) | (<a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)0xC0U);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160; <span class="comment">/* MCG_C5: ??=0,PLLCLKEN=0,PLLSTEN=0,PRDIV=0 */</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; <a class="code" href="group___m_c_g___register___accessor___macros.html#ga58b6d1507eed2b85ca93214ef39a076a">MCG_C5</a> = (<a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)0x00U;                             </div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; <span class="comment">/* MCG_C6: LOLIE=0,PLLS=0,CME=0,VDIV=0 */</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; <a class="code" href="group___m_c_g___register___accessor___macros.html#ga19abff612e5c2e4f4144032d0a5eb0d1">MCG_C6</a> = (<a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)0x00U;                             </div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160; <span class="keywordflow">while</span>((<a class="code" href="group___m_c_g___register___accessor___macros.html#ga371e03281a8383e9dd300c0502fbcaf6">MCG_S</a> &amp; MCG_S_IREFST_MASK) != 0x00U) { <span class="comment">/* Check that the source of the FLL reference clock is the external reference clock. */</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160; }</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160; <span class="keywordflow">while</span>((<a class="code" href="group___m_c_g___register___accessor___macros.html#ga371e03281a8383e9dd300c0502fbcaf6">MCG_S</a> &amp; 0x0CU) != 0x00U) {    <span class="comment">/* Wait until output of the FLL is selected */</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160; }</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">//mcg_clk_hz=71991296;//this is the main clock speed in hz.</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160; <a class="code" href="sysinit_8c.html#a5383539a3a607e05906f71be0fd4f4af">mcg_clk_hz</a>=<a class="code" href="mcg_8c.html#a030685ed5ebce3eef983e9410e7a1584">fll_freq</a>(32768);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<a class="code" href="sysinit_8c.html#a147d9f2b0cb61752bb5c764775d9b022">mcg_clk_khz</a> = <a class="code" href="sysinit_8c.html#a5383539a3a607e05906f71be0fd4f4af">mcg_clk_hz</a> / 1000;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<a class="code" href="sysinit_8c.html#a7fa854056a09162506d2e1e8ca57fd6d">core_clk_khz</a> = <a class="code" href="sysinit_8c.html#a147d9f2b0cb61752bb5c764775d9b022">mcg_clk_khz</a> / (((<a class="code" href="group___s_i_m___register___accessor___macros.html#ga86768069f4f95ba7e0155fc53c6cf665">SIM_CLKDIV1</a> &amp; <a class="code" href="group___s_i_m___register___masks.html#ga1bd42e75000e91999a7d8c2f94a9b606">SIM_CLKDIV1_OUTDIV1_MASK</a>) &gt;&gt; 28)+ 1);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<a class="code" href="sysinit_8c.html#a59867450eec8beb54994d135314cd392">periph_clk_khz</a> = <a class="code" href="sysinit_8c.html#a147d9f2b0cb61752bb5c764775d9b022">mcg_clk_khz</a> / (((<a class="code" href="group___s_i_m___register___accessor___macros.html#ga86768069f4f95ba7e0155fc53c6cf665">SIM_CLKDIV1</a> &amp; <a class="code" href="group___s_i_m___register___masks.html#gad2d7b5c991f6db7ab2a3e6bc4d9c6aae">SIM_CLKDIV1_OUTDIV2_MASK</a>) &gt;&gt; 24)+ 1);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;mode= <a class="code" href="mcg_8c.html#a721d6c6108a90f104913f9c3dc01cac8">what_mcg_mode</a>();</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;}</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">//void sysinit (void)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">//{</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">//        /* Enable all of the port clocks. These have to be enabled to configure</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">//         * pin muxing options, so most code will need all of these on anyway.</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">//         */</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">//        SIM_SCGC5 |= (SIM_SCGC5_PORTA_MASK</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">//                      | SIM_SCGC5_PORTB_MASK</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">//                      | SIM_SCGC5_PORTC_MASK</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">//                      | SIM_SCGC5_PORTD_MASK</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">//                      | SIM_SCGC5_PORTE_MASK );</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">//#if defined(NO_PLL_INIT)</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">//    // ON REV 1.0 THE SLOW IRC IS NON-FUNCTIONAL AT &lt; 2.05V. THE DEFAULT FREQUENCY WILL VARY FROM PART TO PART IN FEI MODE</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">//          mcg_clk_hz = 21000000; //FEI mode</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">//#else </span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">//       /* Ramp up the system clock */</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">//       /* Set the system dividers */</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">//       /* NOTE: The PLL init will not configure the system clock dividers,</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">//        * so they must be configured appropriately before calling the PLL</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">//        * init function to ensure that clocks remain in valid ranges.</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">//        */  </span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">//        SIM_CLKDIV1 = ( 0</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">//                        | SIM_CLKDIV1_OUTDIV1(0)</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">//                        | SIM_CLKDIV1_OUTDIV2(1)</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">//                      | SIM_CLKDIV1_OUTDIV3(1)</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">//                        | SIM_CLKDIV1_OUTDIV4(2) );</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">//        if (PMC_REGSC &amp;  PMC_REGSC_ACKISO_MASK)</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">//          PMC_REGSC |= PMC_REGSC_ACKISO_MASK; //write to release hold on I/O </span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">//          </span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">//       /* Initialize PLL */ </span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">//       /* PLL will be the source for MCG CLKOUT so the core, system, and flash clocks are derived from it */ </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">//       mcg_clk_hz = pll_init(32768,  /* CLKIN0 frequency */</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">//                             LOW_POWER,     /* Set the oscillator for low power mode */</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">//                             CLK0_TYPE,     /* Crystal or canned oscillator clock input */</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">//                             PLL0_PRDIV,    /* PLL predivider value */</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">//                             PLL0_VDIV,     /* PLL multiplier */</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">//                             MCGOUT);       /* Use the output from this PLL as the MCGOUT */</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">//       /* Check the value returned from pll_init() to make sure there wasn&#39;t an error */</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">//       if (mcg_clk_hz &lt; 0x100)</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">//         while(1);</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">//#endif        </span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">//  /*</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">//         * Use the value obtained from the pll_init function to define variables</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">//   * for the core clock in kHz and also the peripheral clock. These</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">//   * variables can be used by other functions that need awareness of the</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">//   * system frequency.</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">//   */</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">//        mcg_clk_khz = mcg_clk_hz / 1000;</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">//  core_clk_khz = mcg_clk_khz / (((SIM_CLKDIV1 &amp; SIM_CLKDIV1_OUTDIV1_MASK) &gt;&gt; 28)+ 1);</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">//      periph_clk_khz = mcg_clk_khz / (((SIM_CLKDIV1 &amp; SIM_CLKDIV1_OUTDIV2_MASK) &gt;&gt; 24)+ 1);</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">//      </span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">//      /* For debugging purposes, enable the trace clock and/or FB_CLK so that</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">//       * we&#39;ll be able to monitor clocks and know the PLL is at the frequency</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">//       * that we expect.</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">//       */</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">//  trace_clk_init();</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">//      fb_clk_init();</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">//        </span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">//}</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">/********************************************************************/</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="sysinit_8h.html#a23bf287d2d63fc44b0bf46d29cbe3c07">  217</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="sysinit_8c.html#a23bf287d2d63fc44b0bf46d29cbe3c07">trace_clk_init</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;{</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="comment">/* Set the trace clock to the core clock frequency */</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <a class="code" href="group___s_i_m___register___accessor___macros.html#ga487453818a3716783fc75d7bcb81de9f">SIM_SOPT2</a> |= <a class="code" href="group___s_i_m___register___masks.html#ga332894211abcda547cbf5d5093bd3f72">SIM_SOPT2_TRACECLKSEL_MASK</a>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="comment">/* Enable the TRACE_CLKOUT pin function on PTA6 (alt7 function) */</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <a class="code" href="group___p_o_r_t___register___accessor___macros.html#ga0b2a0b585f32c1d75bc5f03172145891">PORTA_PCR6</a> = ( <a class="code" href="group___p_o_r_t___register___masks.html#gad20ae957ec775096862e8a6542463e03">PORT_PCR_MUX</a>(0x7)</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;            | <a class="code" href="group___p_o_r_t___register___masks.html#gae1c37b9f66e58bd80e7764232fd05cee">PORT_PCR_DSE_MASK</a>);   <span class="comment">// enable high drive strength to support high toggle rate</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;}</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">/********************************************************************/</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="sysinit_8h.html#af9bccf6fd4d3682da8b3a22ae34f22c4">  227</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="sysinit_8c.html#af9bccf6fd4d3682da8b3a22ae34f22c4">fb_clk_init</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;{</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="comment">/* Enable the clock to the FlexBus module */</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <a class="code" href="group___s_i_m___register___accessor___macros.html#ga4ecd18e174c5c5bfe0a8b0f1aa3660d7">SIM_SCGC7</a> |= <a class="code" href="group___s_i_m___register___masks.html#ga93f819afb387ad8aa57896e43ab0e795">SIM_SCGC7_FLEXBUS_MASK</a>;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="comment">/* Enable the FB_CLKOUT function on PTC3 (alt5 function) */</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <a class="code" href="group___p_o_r_t___register___accessor___macros.html#ga8c77ca95b0dbdb3dbc17376bd320ccc7">PORTC_PCR3</a> = ( <a class="code" href="group___p_o_r_t___register___masks.html#gad20ae957ec775096862e8a6542463e03">PORT_PCR_MUX</a>(0x5)</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;            | <a class="code" href="group___p_o_r_t___register___masks.html#gae1c37b9f66e58bd80e7764232fd05cee">PORT_PCR_DSE_MASK</a>);   <span class="comment">// enable high drive strength to support high toggle rate</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;}</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">/********************************************************************/</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="ttc" id="group___s_i_m___register___masks_html_ga332894211abcda547cbf5d5093bd3f72"><div class="ttname"><a href="group___s_i_m___register___masks.html#ga332894211abcda547cbf5d5093bd3f72">SIM_SOPT2_TRACECLKSEL_MASK</a></div><div class="ttdeci">#define SIM_SOPT2_TRACECLKSEL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10250">MK20D7.h:10250</a></div></div>
<div class="ttc" id="group___m_c_g___register___accessor___macros_html_ga38959856c816b6ac3eaa205b8975690e"><div class="ttname"><a href="group___m_c_g___register___accessor___macros.html#ga38959856c816b6ac3eaa205b8975690e">MCG_C4</a></div><div class="ttdeci">#define MCG_C4</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l07497">MK20D7.h:7497</a></div></div>
<div class="ttc" id="uart_8h_html"><div class="ttname"><a href="uart_8h.html">uart.h</a></div></div>
<div class="ttc" id="sysinit_8c_html_a147d9f2b0cb61752bb5c764775d9b022"><div class="ttname"><a href="sysinit_8c.html#a147d9f2b0cb61752bb5c764775d9b022">mcg_clk_khz</a></div><div class="ttdeci">int mcg_clk_khz</div><div class="ttdef"><b>Definition:</b> <a href="sysinit_8c_source.html#l00019">sysinit.c:19</a></div></div>
<div class="ttc" id="sysinit_8c_html_a7fa854056a09162506d2e1e8ca57fd6d"><div class="ttname"><a href="sysinit_8c.html#a7fa854056a09162506d2e1e8ca57fd6d">core_clk_khz</a></div><div class="ttdeci">int core_clk_khz</div><div class="ttdef"><b>Definition:</b> <a href="sysinit_8c_source.html#l00020">sysinit.c:20</a></div></div>
<div class="ttc" id="group___r_t_c___register___masks_html_ga1517078d0ce615b7feb94ef57b28e4c8"><div class="ttname"><a href="group___r_t_c___register___masks.html#ga1517078d0ce615b7feb94ef57b28e4c8">RTC_CR_OSCE_MASK</a></div><div class="ttdeci">#define RTC_CR_OSCE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l09690">MK20D7.h:9690</a></div></div>
<div class="ttc" id="group___s_i_m___register___accessor___macros_html_ga487453818a3716783fc75d7bcb81de9f"><div class="ttname"><a href="group___s_i_m___register___accessor___macros.html#ga487453818a3716783fc75d7bcb81de9f">SIM_SOPT2</a></div><div class="ttdeci">#define SIM_SOPT2</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10491">MK20D7.h:10491</a></div></div>
<div class="ttc" id="group___s_i_m___register___accessor___macros_html_gad01dc88f2d49bfcfbf418546f863e730"><div class="ttname"><a href="group___s_i_m___register___accessor___macros.html#gad01dc88f2d49bfcfbf418546f863e730">SIM_CLKDIV2</a></div><div class="ttdeci">#define SIM_CLKDIV2</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10504">MK20D7.h:10504</a></div></div>
<div class="ttc" id="sysinit_8c_html_af9bccf6fd4d3682da8b3a22ae34f22c4"><div class="ttname"><a href="sysinit_8c.html#af9bccf6fd4d3682da8b3a22ae34f22c4">fb_clk_init</a></div><div class="ttdeci">void fb_clk_init(void)</div><div class="ttdef"><b>Definition:</b> <a href="sysinit_8c_source.html#l00227">sysinit.c:227</a></div></div>
<div class="ttc" id="_p_e___types_8h_html_a1f1825b69244eb3ad2c7165ddc99c956"><div class="ttname"><a href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a></div><div class="ttdeci">unsigned int uint16_t</div><div class="ttdef"><b>Definition:</b> <a href="_p_e___types_8h_source.html#l00057">PE_Types.h:57</a></div></div>
<div class="ttc" id="group___w_d_o_g___register___accessor___macros_html_ga682e2c5e771ae99e572597d5a9ee8620"><div class="ttname"><a href="group___w_d_o_g___register___accessor___macros.html#ga682e2c5e771ae99e572597d5a9ee8620">WDOG_STCTRLH</a></div><div class="ttdeci">#define WDOG_STCTRLH</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12881">MK20D7.h:12881</a></div></div>
<div class="ttc" id="_p_e___types_8h_html_a33594304e786b158f3fb30289278f5af"><div class="ttname"><a href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a></div><div class="ttdeci">unsigned long int uint32_t</div><div class="ttdef"><b>Definition:</b> <a href="_p_e___types_8h_source.html#l00060">PE_Types.h:60</a></div></div>
<div class="ttc" id="group___o_s_c___register___accessor___macros_html_ga4361def829ba760e782fbd2f74eb0e19"><div class="ttname"><a href="group___o_s_c___register___accessor___macros.html#ga4361def829ba760e782fbd2f74eb0e19">OSC_CR</a></div><div class="ttdeci">#define OSC_CR</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l08459">MK20D7.h:8459</a></div></div>
<div class="ttc" id="group___s_i_m___register___masks_html_ga5509cf72c7508dd77f0a1a9e631943e8"><div class="ttname"><a href="group___s_i_m___register___masks.html#ga5509cf72c7508dd77f0a1a9e631943e8">SIM_SCGC5_PORTB_MASK</a></div><div class="ttdeci">#define SIM_SCGC5_PORTB_MASK</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10362">MK20D7.h:10362</a></div></div>
<div class="ttc" id="mcg_8h_html"><div class="ttname"><a href="mcg_8h.html">mcg.h</a></div></div>
<div class="ttc" id="mcg_8c_html_a030685ed5ebce3eef983e9410e7a1584"><div class="ttname"><a href="mcg_8c.html#a030685ed5ebce3eef983e9410e7a1584">fll_freq</a></div><div class="ttdeci">int fll_freq(int fll_ref)</div><div class="ttdef"><b>Definition:</b> <a href="mcg_8c_source.html#l01884">mcg.c:1884</a></div></div>
<div class="ttc" id="group___s_i_m___register___accessor___macros_html_ga4ecd18e174c5c5bfe0a8b0f1aa3660d7"><div class="ttname"><a href="group___s_i_m___register___accessor___macros.html#ga4ecd18e174c5c5bfe0a8b0f1aa3660d7">SIM_SCGC7</a></div><div class="ttdeci">#define SIM_SCGC7</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10502">MK20D7.h:10502</a></div></div>
<div class="ttc" id="sysinit_8c_html_a5383539a3a607e05906f71be0fd4f4af"><div class="ttname"><a href="sysinit_8c.html#a5383539a3a607e05906f71be0fd4f4af">mcg_clk_hz</a></div><div class="ttdeci">int mcg_clk_hz</div><div class="ttdoc">K20-specific definition of the &quot;board&quot; bsp module. </div><div class="ttdef"><b>Definition:</b> <a href="sysinit_8c_source.html#l00018">sysinit.c:18</a></div></div>
<div class="ttc" id="group___p_o_r_t___register___accessor___macros_html_ga0b2a0b585f32c1d75bc5f03172145891"><div class="ttname"><a href="group___p_o_r_t___register___accessor___macros.html#ga0b2a0b585f32c1d75bc5f03172145891">PORTA_PCR6</a></div><div class="ttdeci">#define PORTA_PCR6</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l09064">MK20D7.h:9064</a></div></div>
<div class="ttc" id="group___s_i_m___register___masks_html_ga3d5e3e51d345fe424a4f24aa9ae73dc1"><div class="ttname"><a href="group___s_i_m___register___masks.html#ga3d5e3e51d345fe424a4f24aa9ae73dc1">SIM_SCGC5_PORTE_MASK</a></div><div class="ttdeci">#define SIM_SCGC5_PORTE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10368">MK20D7.h:10368</a></div></div>
<div class="ttc" id="group___m_c_g___register___accessor___macros_html_ga19abff612e5c2e4f4144032d0a5eb0d1"><div class="ttname"><a href="group___m_c_g___register___accessor___macros.html#ga19abff612e5c2e4f4144032d0a5eb0d1">MCG_C6</a></div><div class="ttdeci">#define MCG_C6</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l07499">MK20D7.h:7499</a></div></div>
<div class="ttc" id="group___m_c_g___register___masks_html_ga5bf822a90d9c1e67d5297420157e1dd0"><div class="ttname"><a href="group___m_c_g___register___masks.html#ga5bf822a90d9c1e67d5297420157e1dd0">MCG_S_IREFST_MASK</a></div><div class="ttdeci">#define MCG_S_IREFST_MASK</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l07430">MK20D7.h:7430</a></div></div>
<div class="ttc" id="group___m_c_g___register___accessor___macros_html_ga58b6d1507eed2b85ca93214ef39a076a"><div class="ttname"><a href="group___m_c_g___register___accessor___macros.html#ga58b6d1507eed2b85ca93214ef39a076a">MCG_C5</a></div><div class="ttdeci">#define MCG_C5</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l07498">MK20D7.h:7498</a></div></div>
<div class="ttc" id="group___m_c_g___register___accessor___macros_html_ga371e03281a8383e9dd300c0502fbcaf6"><div class="ttname"><a href="group___m_c_g___register___accessor___macros.html#ga371e03281a8383e9dd300c0502fbcaf6">MCG_S</a></div><div class="ttdeci">#define MCG_S</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l07500">MK20D7.h:7500</a></div></div>
<div class="ttc" id="group___p_o_r_t___register___masks_html_gae1c37b9f66e58bd80e7764232fd05cee"><div class="ttname"><a href="group___p_o_r_t___register___masks.html#gae1c37b9f66e58bd80e7764232fd05cee">PORT_PCR_DSE_MASK</a></div><div class="ttdeci">#define PORT_PCR_DSE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l08987">MK20D7.h:8987</a></div></div>
<div class="ttc" id="group___s_i_m___register___masks_html_gad2d7b5c991f6db7ab2a3e6bc4d9c6aae"><div class="ttname"><a href="group___s_i_m___register___masks.html#gad2d7b5c991f6db7ab2a3e6bc4d9c6aae">SIM_CLKDIV1_OUTDIV2_MASK</a></div><div class="ttdeci">#define SIM_CLKDIV1_OUTDIV2_MASK</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10411">MK20D7.h:10411</a></div></div>
<div class="ttc" id="group___m_c_g___register___accessor___macros_html_gabaeaf7dd44e609a83f01b9fec0dec0c3"><div class="ttname"><a href="group___m_c_g___register___accessor___macros.html#gabaeaf7dd44e609a83f01b9fec0dec0c3">MCG_C2</a></div><div class="ttdeci">#define MCG_C2</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l07495">MK20D7.h:7495</a></div></div>
<div class="ttc" id="group___s_i_m___register___masks_html_gaac31449d101ad0d05f2bed682571be35"><div class="ttname"><a href="group___s_i_m___register___masks.html#gaac31449d101ad0d05f2bed682571be35">SIM_SCGC5_PORTC_MASK</a></div><div class="ttdeci">#define SIM_SCGC5_PORTC_MASK</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10364">MK20D7.h:10364</a></div></div>
<div class="ttc" id="group___s_i_m___register___masks_html_ga93f819afb387ad8aa57896e43ab0e795"><div class="ttname"><a href="group___s_i_m___register___masks.html#ga93f819afb387ad8aa57896e43ab0e795">SIM_SCGC7_FLEXBUS_MASK</a></div><div class="ttdeci">#define SIM_SCGC7_FLEXBUS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10400">MK20D7.h:10400</a></div></div>
<div class="ttc" id="group___p_o_r_t___register___masks_html_gad20ae957ec775096862e8a6542463e03"><div class="ttname"><a href="group___p_o_r_t___register___masks.html#gad20ae957ec775096862e8a6542463e03">PORT_PCR_MUX</a></div><div class="ttdeci">#define PORT_PCR_MUX(x)                                                </div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l08991">MK20D7.h:8991</a></div></div>
<div class="ttc" id="group___p_o_r_t___register___accessor___macros_html_ga8c77ca95b0dbdb3dbc17376bd320ccc7"><div class="ttname"><a href="group___p_o_r_t___register___accessor___macros.html#ga8c77ca95b0dbdb3dbc17376bd320ccc7">PORTC_PCR3</a></div><div class="ttdeci">#define PORTC_PCR3</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l09139">MK20D7.h:9139</a></div></div>
<div class="ttc" id="group___s_i_m___register___accessor___macros_html_ga89eb0de5ea9d82cc8319788af1efb3de"><div class="ttname"><a href="group___s_i_m___register___accessor___macros.html#ga89eb0de5ea9d82cc8319788af1efb3de">SIM_SCGC6</a></div><div class="ttdeci">#define SIM_SCGC6</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10501">MK20D7.h:10501</a></div></div>
<div class="ttc" id="group___s_i_m___register___masks_html_ga9c4853233394870202cccd7844fc8a56"><div class="ttname"><a href="group___s_i_m___register___masks.html#ga9c4853233394870202cccd7844fc8a56">SIM_SCGC5_PORTA_MASK</a></div><div class="ttdeci">#define SIM_SCGC5_PORTA_MASK</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10360">MK20D7.h:10360</a></div></div>
<div class="ttc" id="group___m_c_g___register___accessor___macros_html_ga3f1a2c81a59d97251a06534341ad3303"><div class="ttname"><a href="group___m_c_g___register___accessor___macros.html#ga3f1a2c81a59d97251a06534341ad3303">MCG_C1</a></div><div class="ttdeci">#define MCG_C1</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l07494">MK20D7.h:7494</a></div></div>
<div class="ttc" id="group___s_i_m___register___accessor___macros_html_ga86768069f4f95ba7e0155fc53c6cf665"><div class="ttname"><a href="group___s_i_m___register___accessor___macros.html#ga86768069f4f95ba7e0155fc53c6cf665">SIM_CLKDIV1</a></div><div class="ttdeci">#define SIM_CLKDIV1</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10503">MK20D7.h:10503</a></div></div>
<div class="ttc" id="group___s_i_m___register___masks_html_ga723a55222eb5f8fd25da5c956aa50e7b"><div class="ttname"><a href="group___s_i_m___register___masks.html#ga723a55222eb5f8fd25da5c956aa50e7b">SIM_SCGC5_PORTD_MASK</a></div><div class="ttdeci">#define SIM_SCGC5_PORTD_MASK</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10366">MK20D7.h:10366</a></div></div>
<div class="ttc" id="_p_e___types_8h_html_aba7bc1797add20fe3efdf37ced1182c5"><div class="ttname"><a href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a></div><div class="ttdeci">unsigned char uint8_t</div><div class="ttdef"><b>Definition:</b> <a href="_p_e___types_8h_source.html#l00054">PE_Types.h:54</a></div></div>
<div class="ttc" id="group___r_t_c___register___accessor___macros_html_gab12a646e66898472d5b47da87e6a39f9"><div class="ttname"><a href="group___r_t_c___register___accessor___macros.html#gab12a646e66898472d5b47da87e6a39f9">RTC_CR</a></div><div class="ttdeci">#define RTC_CR</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l09789">MK20D7.h:9789</a></div></div>
<div class="ttc" id="group___m_c_g___register___accessor___macros_html_ga9fc6058dcffc6506763ff7235669038c"><div class="ttname"><a href="group___m_c_g___register___accessor___macros.html#ga9fc6058dcffc6506763ff7235669038c">MCG_C7</a></div><div class="ttdeci">#define MCG_C7</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l07504">MK20D7.h:7504</a></div></div>
<div class="ttc" id="sysinit_8h_html"><div class="ttname"><a href="sysinit_8h.html">sysinit.h</a></div></div>
<div class="ttc" id="group___s_i_m___register___accessor___macros_html_gaaf818be466b128c6df228950c25e8015"><div class="ttname"><a href="group___s_i_m___register___accessor___macros.html#gaaf818be466b128c6df228950c25e8015">SIM_SCGC5</a></div><div class="ttdeci">#define SIM_SCGC5</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10500">MK20D7.h:10500</a></div></div>
<div class="ttc" id="sysinit_8c_html_af5852e0e4dd65bfb8be84a12f02906a7"><div class="ttname"><a href="sysinit_8c.html#af5852e0e4dd65bfb8be84a12f02906a7">sysinit</a></div><div class="ttdeci">void sysinit(void)</div><div class="ttdef"><b>Definition:</b> <a href="sysinit_8c_source.html#l00025">sysinit.c:25</a></div></div>
<div class="ttc" id="common_8h_html"><div class="ttname"><a href="common_8h.html">common.h</a></div></div>
<div class="ttc" id="group___s_i_m___register___accessor___macros_html_ga2a1bceb27d0e81b2821f1f4f32a57c12"><div class="ttname"><a href="group___s_i_m___register___accessor___macros.html#ga2a1bceb27d0e81b2821f1f4f32a57c12">SIM_SOPT1</a></div><div class="ttdeci">#define SIM_SOPT1</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10489">MK20D7.h:10489</a></div></div>
<div class="ttc" id="sysinit_8c_html_a23bf287d2d63fc44b0bf46d29cbe3c07"><div class="ttname"><a href="sysinit_8c.html#a23bf287d2d63fc44b0bf46d29cbe3c07">trace_clk_init</a></div><div class="ttdeci">void trace_clk_init(void)</div><div class="ttdef"><b>Definition:</b> <a href="sysinit_8c_source.html#l00217">sysinit.c:217</a></div></div>
<div class="ttc" id="group___w_d_o_g___register___accessor___macros_html_gaae3cce316f6ec53a8962eae6e10652d4"><div class="ttname"><a href="group___w_d_o_g___register___accessor___macros.html#gaae3cce316f6ec53a8962eae6e10652d4">WDOG_UNLOCK</a></div><div class="ttdeci">#define WDOG_UNLOCK</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12888">MK20D7.h:12888</a></div></div>
<div class="ttc" id="mcg_8c_html_a721d6c6108a90f104913f9c3dc01cac8"><div class="ttname"><a href="mcg_8c.html#a721d6c6108a90f104913f9c3dc01cac8">what_mcg_mode</a></div><div class="ttdeci">unsigned char what_mcg_mode(void)</div><div class="ttdef"><b>Definition:</b> <a href="mcg_8c_source.html#l01944">mcg.c:1944</a></div></div>
<div class="ttc" id="sysinit_8c_html_a6f715a53bd9a9f41a3101a4c9025dcac"><div class="ttname"><a href="sysinit_8c.html#a6f715a53bd9a9f41a3101a4c9025dcac">core_clk_mhz</a></div><div class="ttdeci">int core_clk_mhz</div><div class="ttdef"><b>Definition:</b> <a href="sysinit_8c_source.html#l00021">sysinit.c:21</a></div></div>
<div class="ttc" id="group___s_i_m___register___masks_html_ga1bd42e75000e91999a7d8c2f94a9b606"><div class="ttname"><a href="group___s_i_m___register___masks.html#ga1bd42e75000e91999a7d8c2f94a9b606">SIM_CLKDIV1_OUTDIV1_MASK</a></div><div class="ttdeci">#define SIM_CLKDIV1_OUTDIV1_MASK</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10414">MK20D7.h:10414</a></div></div>
<div class="ttc" id="sysinit_8c_html_a59867450eec8beb54994d135314cd392"><div class="ttname"><a href="sysinit_8c.html#a59867450eec8beb54994d135314cd392">periph_clk_khz</a></div><div class="ttdeci">int periph_clk_khz</div><div class="ttdef"><b>Definition:</b> <a href="sysinit_8c_source.html#l00022">sysinit.c:22</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Feb 22 2016 17:23:09 for OpenWSN Smartgrid TSCH testbed by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.12
</small></address>
</body>
</html>
