// Seed: 4117724656
module module_0 #(
    parameter id_5 = 32'd60
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  wire _id_5;
  logic [1 : -1] id_6;
  wire id_7;
  always_ff @(id_7 & id_5#(.id_6(1)
  ) & id_7)
  begin : LABEL_0
    assume (-1);
  end
  wire id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd79,
    parameter id_3 = 32'd20
) (
    _id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  output tri1 id_2;
  input wire _id_1;
  assign id_2 = -1 == {-1, id_3 == id_3};
  parameter id_4 = 1;
  logic [7:0][id_1  ==  id_3 : -1] id_5;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_2
  );
  assign id_5[1 : 1] = id_5;
endmodule
