{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 01 05:28:30 2006 " "Info: Processing started: Sun Jan 01 05:28:30 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|DR\[3\] " "Warning: Node \"Vhdl1:inst\|DR\[3\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|UR\[3\] " "Warning: Node \"Vhdl1:inst\|UR\[3\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|UR\[13\] " "Warning: Node \"Vhdl1:inst\|UR\[13\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|DR\[13\] " "Warning: Node \"Vhdl1:inst\|DR\[13\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|UR\[4\] " "Warning: Node \"Vhdl1:inst\|UR\[4\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|DR\[4\] " "Warning: Node \"Vhdl1:inst\|DR\[4\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|DR\[14\] " "Warning: Node \"Vhdl1:inst\|DR\[14\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|UR\[14\] " "Warning: Node \"Vhdl1:inst\|UR\[14\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|DR\[1\] " "Warning: Node \"Vhdl1:inst\|DR\[1\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|UR\[1\] " "Warning: Node \"Vhdl1:inst\|UR\[1\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|UR\[2\] " "Warning: Node \"Vhdl1:inst\|UR\[2\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|DR\[2\] " "Warning: Node \"Vhdl1:inst\|DR\[2\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|UR\[9\] " "Warning: Node \"Vhdl1:inst\|UR\[9\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|DR\[9\] " "Warning: Node \"Vhdl1:inst\|DR\[9\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|UR\[12\] " "Warning: Node \"Vhdl1:inst\|UR\[12\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|DR\[12\] " "Warning: Node \"Vhdl1:inst\|DR\[12\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|UR\[6\] " "Warning: Node \"Vhdl1:inst\|UR\[6\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|DR\[6\] " "Warning: Node \"Vhdl1:inst\|DR\[6\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|DR\[5\] " "Warning: Node \"Vhdl1:inst\|DR\[5\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|UR\[5\] " "Warning: Node \"Vhdl1:inst\|UR\[5\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|DR\[8\] " "Warning: Node \"Vhdl1:inst\|DR\[8\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|UR\[8\] " "Warning: Node \"Vhdl1:inst\|UR\[8\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|UR\[7\] " "Warning: Node \"Vhdl1:inst\|UR\[7\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|DR\[7\] " "Warning: Node \"Vhdl1:inst\|DR\[7\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|UR\[16\] " "Warning: Node \"Vhdl1:inst\|UR\[16\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|DR\[16\] " "Warning: Node \"Vhdl1:inst\|DR\[16\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|UR\[15\] " "Warning: Node \"Vhdl1:inst\|UR\[15\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|DR\[15\] " "Warning: Node \"Vhdl1:inst\|DR\[15\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|DR\[11\] " "Warning: Node \"Vhdl1:inst\|DR\[11\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|UR\[11\] " "Warning: Node \"Vhdl1:inst\|UR\[11\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|UR\[10\] " "Warning: Node \"Vhdl1:inst\|UR\[10\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|DR\[10\] " "Warning: Node \"Vhdl1:inst\|DR\[10\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Vhdl1:inst\|LADD\[0\] " "Warning: Node \"Vhdl1:inst\|LADD\[0\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_IN " "Info: Assuming node \"CLK_IN\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { { 152 960 1128 168 "CLK_IN" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "CLK_IN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ST_CH " "Info: Assuming node \"ST_CH\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { { 200 960 1128 216 "ST_CH" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ST_CH" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "DOWNIN " "Info: Assuming node \"DOWNIN\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { { 184 960 1128 200 "DOWNIN" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "UPIN " "Info: Assuming node \"UPIN\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { { 168 960 1128 184 "UPIN" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "155 " "Warning: Found 155 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|DR\[10\] " "Info: Detected ripple clock \"Vhdl1:inst\|DR\[10\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|DR\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|UR\[10\] " "Info: Detected ripple clock \"Vhdl1:inst\|UR\[10\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|UR\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|UR\[11\] " "Info: Detected ripple clock \"Vhdl1:inst\|UR\[11\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|UR\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|DR\[11\] " "Info: Detected ripple clock \"Vhdl1:inst\|DR\[11\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|DR\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|DR\[15\] " "Info: Detected ripple clock \"Vhdl1:inst\|DR\[15\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|DR\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|UR\[15\] " "Info: Detected ripple clock \"Vhdl1:inst\|UR\[15\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|UR\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|DR\[16\] " "Info: Detected ripple clock \"Vhdl1:inst\|DR\[16\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|DR\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|UR\[16\] " "Info: Detected ripple clock \"Vhdl1:inst\|UR\[16\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|UR\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|DR\[7\] " "Info: Detected ripple clock \"Vhdl1:inst\|DR\[7\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|DR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|UR\[7\] " "Info: Detected ripple clock \"Vhdl1:inst\|UR\[7\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|UR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|UR\[8\] " "Info: Detected ripple clock \"Vhdl1:inst\|UR\[8\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|UR\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|DR\[8\] " "Info: Detected ripple clock \"Vhdl1:inst\|DR\[8\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|DR\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|UR\[5\] " "Info: Detected ripple clock \"Vhdl1:inst\|UR\[5\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|UR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|DR\[5\] " "Info: Detected ripple clock \"Vhdl1:inst\|DR\[5\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|DR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|DR\[6\] " "Info: Detected ripple clock \"Vhdl1:inst\|DR\[6\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|DR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|UR\[6\] " "Info: Detected ripple clock \"Vhdl1:inst\|UR\[6\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|UR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|DR\[12\] " "Info: Detected ripple clock \"Vhdl1:inst\|DR\[12\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|DR\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|UR\[12\] " "Info: Detected ripple clock \"Vhdl1:inst\|UR\[12\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|UR\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|DR\[9\] " "Info: Detected ripple clock \"Vhdl1:inst\|DR\[9\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|DR\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|UR\[9\] " "Info: Detected ripple clock \"Vhdl1:inst\|UR\[9\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|UR\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|DR\[2\] " "Info: Detected ripple clock \"Vhdl1:inst\|DR\[2\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|DR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|UR\[2\] " "Info: Detected ripple clock \"Vhdl1:inst\|UR\[2\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|UR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|UR\[1\] " "Info: Detected ripple clock \"Vhdl1:inst\|UR\[1\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|UR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|DR\[1\] " "Info: Detected ripple clock \"Vhdl1:inst\|DR\[1\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|DR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|UR\[14\] " "Info: Detected ripple clock \"Vhdl1:inst\|UR\[14\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|UR\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|DR\[14\] " "Info: Detected ripple clock \"Vhdl1:inst\|DR\[14\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|DR\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|DR\[4\] " "Info: Detected ripple clock \"Vhdl1:inst\|DR\[4\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|DR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|UR\[4\] " "Info: Detected ripple clock \"Vhdl1:inst\|UR\[4\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|UR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|DR\[13\] " "Info: Detected ripple clock \"Vhdl1:inst\|DR\[13\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|DR\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|UR\[13\] " "Info: Detected ripple clock \"Vhdl1:inst\|UR\[13\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|UR\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|UR\[3\] " "Info: Detected ripple clock \"Vhdl1:inst\|UR\[3\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|UR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|DR\[3\] " "Info: Detected ripple clock \"Vhdl1:inst\|DR\[3\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|DR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|P2~667 " "Info: Detected gated clock \"Vhdl1:inst\|P2~667\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|P2~667" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|Add1~140 " "Info: Detected gated clock \"Vhdl1:inst\|Add1~140\" as buffer" {  } { { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|Add1~140" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|P2~662 " "Info: Detected gated clock \"Vhdl1:inst\|P2~662\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|P2~662" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|P2~668 " "Info: Detected gated clock \"Vhdl1:inst\|P2~668\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|P2~668" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|Add1~139 " "Info: Detected gated clock \"Vhdl1:inst\|Add1~139\" as buffer" {  } { { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|Add1~139" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~887 " "Info: Detected gated clock \"Vhdl1:inst\|comb~887\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~887" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~886 " "Info: Detected gated clock \"Vhdl1:inst\|comb~886\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~886" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~852 " "Info: Detected gated clock \"Vhdl1:inst\|comb~852\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~852" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|Add1~141 " "Info: Detected gated clock \"Vhdl1:inst\|Add1~141\" as buffer" {  } { { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|Add1~141" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~857 " "Info: Detected gated clock \"Vhdl1:inst\|comb~857\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~857" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|Add0~139 " "Info: Detected gated clock \"Vhdl1:inst\|Add0~139\" as buffer" {  } { { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|Add0~139" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~850 " "Info: Detected gated clock \"Vhdl1:inst\|comb~850\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~850" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~891 " "Info: Detected gated clock \"Vhdl1:inst\|comb~891\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~891" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~854 " "Info: Detected gated clock \"Vhdl1:inst\|comb~854\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~854" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~858 " "Info: Detected gated clock \"Vhdl1:inst\|comb~858\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~858" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~879 " "Info: Detected gated clock \"Vhdl1:inst\|comb~879\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~879" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~878 " "Info: Detected gated clock \"Vhdl1:inst\|comb~878\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~878" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~848 " "Info: Detected gated clock \"Vhdl1:inst\|comb~848\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~848" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|WAI_T\[1\] " "Info: Detected ripple clock \"Vhdl1:inst\|WAI_T\[1\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|WAI_T\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|WAI_T\[0\] " "Info: Detected ripple clock \"Vhdl1:inst\|WAI_T\[0\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|WAI_T\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|WAI_T\[2\] " "Info: Detected ripple clock \"Vhdl1:inst\|WAI_T\[2\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|WAI_T\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~830 " "Info: Detected gated clock \"Vhdl1:inst\|comb~830\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~830" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|P2~669 " "Info: Detected gated clock \"Vhdl1:inst\|P2~669\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|P2~669" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~866 " "Info: Detected gated clock \"Vhdl1:inst\|comb~866\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~866" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|P2~671 " "Info: Detected gated clock \"Vhdl1:inst\|P2~671\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|P2~671" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~843 " "Info: Detected gated clock \"Vhdl1:inst\|comb~843\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~843" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~873 " "Info: Detected gated clock \"Vhdl1:inst\|comb~873\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~873" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|Add0~138 " "Info: Detected gated clock \"Vhdl1:inst\|Add0~138\" as buffer" {  } { { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|Add0~138" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|DIR\[2\] " "Info: Detected ripple clock \"Vhdl1:inst\|DIR\[2\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|DIR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|DIR\[1\] " "Info: Detected ripple clock \"Vhdl1:inst\|DIR\[1\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|DIR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|HAND~22 " "Info: Detected gated clock \"Vhdl1:inst\|HAND~22\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 28 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|HAND~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|P2~666 " "Info: Detected gated clock \"Vhdl1:inst\|P2~666\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|P2~666" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|Add1~142 " "Info: Detected gated clock \"Vhdl1:inst\|Add1~142\" as buffer" {  } { { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|Add1~142" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|P2~664 " "Info: Detected gated clock \"Vhdl1:inst\|P2~664\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|P2~664" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|Add0~141 " "Info: Detected gated clock \"Vhdl1:inst\|Add0~141\" as buffer" {  } { { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|Add0~141" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|DIR\[3\] " "Info: Detected ripple clock \"Vhdl1:inst\|DIR\[3\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|DIR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~845 " "Info: Detected gated clock \"Vhdl1:inst\|comb~845\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~845" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~846 " "Info: Detected gated clock \"Vhdl1:inst\|comb~846\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~846" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~888 " "Info: Detected gated clock \"Vhdl1:inst\|comb~888\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~888" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~889 " "Info: Detected gated clock \"Vhdl1:inst\|comb~889\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~889" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~890 " "Info: Detected gated clock \"Vhdl1:inst\|comb~890\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~890" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~856 " "Info: Detected gated clock \"Vhdl1:inst\|comb~856\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~856" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~824 " "Info: Detected gated clock \"Vhdl1:inst\|comb~824\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~824" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~853 " "Info: Detected gated clock \"Vhdl1:inst\|comb~853\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~853" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~851 " "Info: Detected gated clock \"Vhdl1:inst\|comb~851\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~851" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~827 " "Info: Detected gated clock \"Vhdl1:inst\|comb~827\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~827" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~832 " "Info: Detected gated clock \"Vhdl1:inst\|comb~832\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~832" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~881 " "Info: Detected gated clock \"Vhdl1:inst\|comb~881\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~881" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~880 " "Info: Detected gated clock \"Vhdl1:inst\|comb~880\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~880" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~844 " "Info: Detected gated clock \"Vhdl1:inst\|comb~844\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~844" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~842 " "Info: Detected gated clock \"Vhdl1:inst\|comb~842\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~842" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~884 " "Info: Detected gated clock \"Vhdl1:inst\|comb~884\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~884" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~885 " "Info: Detected gated clock \"Vhdl1:inst\|comb~885\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~885" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~859 " "Info: Detected gated clock \"Vhdl1:inst\|comb~859\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~859" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~860 " "Info: Detected gated clock \"Vhdl1:inst\|comb~860\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~860" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~823 " "Info: Detected gated clock \"Vhdl1:inst\|comb~823\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~823" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~862 " "Info: Detected gated clock \"Vhdl1:inst\|comb~862\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~862" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~863 " "Info: Detected gated clock \"Vhdl1:inst\|comb~863\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~863" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|Add0~140 " "Info: Detected gated clock \"Vhdl1:inst\|Add0~140\" as buffer" {  } { { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|Add0~140" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~869 " "Info: Detected gated clock \"Vhdl1:inst\|comb~869\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~869" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~870 " "Info: Detected gated clock \"Vhdl1:inst\|comb~870\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~870" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~874 " "Info: Detected gated clock \"Vhdl1:inst\|comb~874\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~874" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~875 " "Info: Detected gated clock \"Vhdl1:inst\|comb~875\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~875" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~833 " "Info: Detected gated clock \"Vhdl1:inst\|comb~833\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~833" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~837 " "Info: Detected gated clock \"Vhdl1:inst\|comb~837\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~837" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~835 " "Info: Detected gated clock \"Vhdl1:inst\|comb~835\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~835" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~834 " "Info: Detected gated clock \"Vhdl1:inst\|comb~834\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~834" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~836 " "Info: Detected gated clock \"Vhdl1:inst\|comb~836\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~836" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~839 " "Info: Detected gated clock \"Vhdl1:inst\|comb~839\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~839" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~840 " "Info: Detected gated clock \"Vhdl1:inst\|comb~840\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~840" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|Mux0~68 " "Info: Detected gated clock \"Vhdl1:inst\|Mux0~68\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|Mux0~68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|P3~31 " "Info: Detected gated clock \"Vhdl1:inst\|P3~31\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|P3~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|Mux0~70 " "Info: Detected gated clock \"Vhdl1:inst\|Mux0~70\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|Mux0~70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|P3~4 " "Info: Detected gated clock \"Vhdl1:inst\|P3~4\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|P3~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|P3~37 " "Info: Detected gated clock \"Vhdl1:inst\|P3~37\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|P3~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|P3~34 " "Info: Detected gated clock \"Vhdl1:inst\|P3~34\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|P3~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|LIFTOR\[3\] " "Info: Detected ripple clock \"Vhdl1:inst\|LIFTOR\[3\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|LIFTOR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~829 " "Info: Detected gated clock \"Vhdl1:inst\|comb~829\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~829" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~831 " "Info: Detected gated clock \"Vhdl1:inst\|comb~831\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~831" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|P2~670 " "Info: Detected gated clock \"Vhdl1:inst\|P2~670\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|P2~670" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~867 " "Info: Detected gated clock \"Vhdl1:inst\|comb~867\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~867" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~868 " "Info: Detected gated clock \"Vhdl1:inst\|comb~868\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~868" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~877 " "Info: Detected gated clock \"Vhdl1:inst\|comb~877\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~877" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~876 " "Info: Detected gated clock \"Vhdl1:inst\|comb~876\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~876" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~865 " "Info: Detected gated clock \"Vhdl1:inst\|comb~865\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~865" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~849 " "Info: Detected gated clock \"Vhdl1:inst\|comb~849\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~849" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~826 " "Info: Detected gated clock \"Vhdl1:inst\|comb~826\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~826" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|P2~665 " "Info: Detected gated clock \"Vhdl1:inst\|P2~665\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|P2~665" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|DIR\[0\] " "Info: Detected ripple clock \"Vhdl1:inst\|DIR\[0\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|DIR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~883 " "Info: Detected gated clock \"Vhdl1:inst\|comb~883\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~883" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~882 " "Info: Detected gated clock \"Vhdl1:inst\|comb~882\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~882" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~861 " "Info: Detected gated clock \"Vhdl1:inst\|comb~861\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~861" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|P3~25 " "Info: Detected gated clock \"Vhdl1:inst\|P3~25\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|P3~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|P3~28 " "Info: Detected gated clock \"Vhdl1:inst\|P3~28\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|P3~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~838 " "Info: Detected gated clock \"Vhdl1:inst\|comb~838\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~838" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|Mux0~69 " "Info: Detected gated clock \"Vhdl1:inst\|Mux0~69\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|Mux0~69" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|Mux0~71 " "Info: Detected gated clock \"Vhdl1:inst\|Mux0~71\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|Mux0~71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|LIFTOR\[0\] " "Info: Detected ripple clock \"Vhdl1:inst\|LIFTOR\[0\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|LIFTOR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|Mux0~73 " "Info: Detected gated clock \"Vhdl1:inst\|Mux0~73\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|Mux0~73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|Mux0~66 " "Info: Detected gated clock \"Vhdl1:inst\|Mux0~66\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|Mux0~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|LIFTOR\[1\] " "Info: Detected ripple clock \"Vhdl1:inst\|LIFTOR\[1\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|LIFTOR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~872 " "Info: Detected gated clock \"Vhdl1:inst\|comb~872\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~872" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~828 " "Info: Detected gated clock \"Vhdl1:inst\|comb~828\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~828" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|comb~822 " "Info: Detected gated clock \"Vhdl1:inst\|comb~822\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|comb~822" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|P3~40 " "Info: Detected gated clock \"Vhdl1:inst\|P3~40\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|P3~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|P3~43 " "Info: Detected gated clock \"Vhdl1:inst\|P3~43\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|P3~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|P3~16 " "Info: Detected gated clock \"Vhdl1:inst\|P3~16\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|P3~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|P3~19 " "Info: Detected gated clock \"Vhdl1:inst\|P3~19\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|P3~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|P3~10 " "Info: Detected gated clock \"Vhdl1:inst\|P3~10\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|P3~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|P3~13 " "Info: Detected gated clock \"Vhdl1:inst\|P3~13\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|P3~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|Mux1~1192 " "Info: Detected gated clock \"Vhdl1:inst\|Mux1~1192\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|Mux1~1192" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|P3~22 " "Info: Detected gated clock \"Vhdl1:inst\|P3~22\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|P3~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|Mux0~72 " "Info: Detected gated clock \"Vhdl1:inst\|Mux0~72\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|Mux0~72" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|Mux0~74 " "Info: Detected gated clock \"Vhdl1:inst\|Mux0~74\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|Mux0~74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|Mux0~67 " "Info: Detected gated clock \"Vhdl1:inst\|Mux0~67\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|Mux0~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Vhdl1:inst\|LIFTOR\[2\] " "Info: Detected ripple clock \"Vhdl1:inst\|LIFTOR\[2\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|LIFTOR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|P3~1 " "Info: Detected gated clock \"Vhdl1:inst\|P3~1\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|P3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|P3~0 " "Info: Detected gated clock \"Vhdl1:inst\|P3~0\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|P3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|Equal1~62 " "Info: Detected gated clock \"Vhdl1:inst\|Equal1~62\" as buffer" {  } { { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|Equal1~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|P3~7 " "Info: Detected gated clock \"Vhdl1:inst\|P3~7\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|P3~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|LessThan6~106 " "Info: Detected gated clock \"Vhdl1:inst\|LessThan6~106\" as buffer" {  } { { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|LessThan6~106" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|Mux0~75 " "Info: Detected gated clock \"Vhdl1:inst\|Mux0~75\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|Mux0~75" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Vhdl1:inst\|Equal1~61 " "Info: Detected gated clock \"Vhdl1:inst\|Equal1~61\" as buffer" {  } { { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Vhdl1:inst\|Equal1~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_IN register Vhdl1:inst\|LADD\[0\] register Vhdl1:inst\|LIFTOR\[3\] 25.63 MHz 39.014 ns Internal " "Info: Clock \"CLK_IN\" has Internal fmax of 25.63 MHz between source register \"Vhdl1:inst\|LADD\[0\]\" and destination register \"Vhdl1:inst\|LIFTOR\[3\]\" (period= 39.014 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.221 ns + Longest register register " "Info: + Longest register to register delay is 2.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Vhdl1:inst\|LADD\[0\] 1 REG LCCOMB_X23_Y8_N0 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst\|LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.370 ns) 1.554 ns Vhdl1:inst\|LIFTOR\[3\]~783 2 COMB LCCOMB_X22_Y6_N18 1 " "Info: 2: + IC(1.184 ns) + CELL(0.370 ns) = 1.554 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 1; COMB Node = 'Vhdl1:inst\|LIFTOR\[3\]~783'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.554 ns" { Vhdl1:inst|LADD[0] Vhdl1:inst|LIFTOR[3]~783 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.206 ns) 2.113 ns Vhdl1:inst\|LIFTOR\[3\]~784 3 COMB LCCOMB_X22_Y6_N28 1 " "Info: 3: + IC(0.353 ns) + CELL(0.206 ns) = 2.113 ns; Loc. = LCCOMB_X22_Y6_N28; Fanout = 1; COMB Node = 'Vhdl1:inst\|LIFTOR\[3\]~784'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.559 ns" { Vhdl1:inst|LIFTOR[3]~783 Vhdl1:inst|LIFTOR[3]~784 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.221 ns Vhdl1:inst\|LIFTOR\[3\] 4 REG LCFF_X22_Y6_N29 20 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.221 ns; Loc. = LCFF_X22_Y6_N29; Fanout = 20; REG Node = 'Vhdl1:inst\|LIFTOR\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { Vhdl1:inst|LIFTOR[3]~784 Vhdl1:inst|LIFTOR[3] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 30.80 % ) " "Info: Total cell delay = 0.684 ns ( 30.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.537 ns ( 69.20 % ) " "Info: Total interconnect delay = 1.537 ns ( 69.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.221 ns" { Vhdl1:inst|LADD[0] Vhdl1:inst|LIFTOR[3]~783 Vhdl1:inst|LIFTOR[3]~784 Vhdl1:inst|LIFTOR[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.221 ns" { Vhdl1:inst|LADD[0] Vhdl1:inst|LIFTOR[3]~783 Vhdl1:inst|LIFTOR[3]~784 Vhdl1:inst|LIFTOR[3] } { 0.000ns 1.184ns 0.353ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-17.326 ns - Smallest " "Info: - Smallest clock skew is -17.326 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 3.545 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_IN\" to destination register is 3.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns CLK_IN 1 CLK PIN_75 9 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 9; CLK Node = 'CLK_IN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { { 152 960 1128 168 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.924 ns) + CELL(0.666 ns) 3.545 ns Vhdl1:inst\|LIFTOR\[3\] 2 REG LCFF_X22_Y6_N29 20 " "Info: 2: + IC(1.924 ns) + CELL(0.666 ns) = 3.545 ns; Loc. = LCFF_X22_Y6_N29; Fanout = 20; REG Node = 'Vhdl1:inst\|LIFTOR\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.590 ns" { CLK_IN Vhdl1:inst|LIFTOR[3] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.621 ns ( 45.73 % ) " "Info: Total cell delay = 1.621 ns ( 45.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.924 ns ( 54.27 % ) " "Info: Total interconnect delay = 1.924 ns ( 54.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.545 ns" { CLK_IN Vhdl1:inst|LIFTOR[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.545 ns" { CLK_IN CLK_IN~combout Vhdl1:inst|LIFTOR[3] } { 0.000ns 0.000ns 1.924ns } { 0.000ns 0.955ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN source 20.871 ns - Longest register " "Info: - Longest clock path from clock \"CLK_IN\" to source register is 20.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns CLK_IN 1 CLK PIN_75 9 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 9; CLK Node = 'CLK_IN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { { 152 960 1128 168 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.923 ns) + CELL(0.970 ns) 3.848 ns Vhdl1:inst\|LIFTOR\[0\] 2 REG LCFF_X22_Y6_N1 23 " "Info: 2: + IC(1.923 ns) + CELL(0.970 ns) = 3.848 ns; Loc. = LCFF_X22_Y6_N1; Fanout = 23; REG Node = 'Vhdl1:inst\|LIFTOR\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.893 ns" { CLK_IN Vhdl1:inst|LIFTOR[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.615 ns) 5.244 ns Vhdl1:inst\|P2~662 3 COMB LCCOMB_X21_Y6_N12 1 " "Info: 3: + IC(0.781 ns) + CELL(0.615 ns) = 5.244 ns; Loc. = LCCOMB_X21_Y6_N12; Fanout = 1; COMB Node = 'Vhdl1:inst\|P2~662'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.396 ns" { Vhdl1:inst|LIFTOR[0] Vhdl1:inst|P2~662 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.366 ns) 6.630 ns Vhdl1:inst\|P2~663 4 COMB LCCOMB_X23_Y6_N14 1 " "Info: 4: + IC(1.020 ns) + CELL(0.366 ns) = 6.630 ns; Loc. = LCCOMB_X23_Y6_N14; Fanout = 1; COMB Node = 'Vhdl1:inst\|P2~663'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.386 ns" { Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.366 ns) 7.387 ns Vhdl1:inst\|P2~664 5 COMB LCCOMB_X23_Y6_N20 1 " "Info: 5: + IC(0.391 ns) + CELL(0.366 ns) = 7.387 ns; Loc. = LCCOMB_X23_Y6_N20; Fanout = 1; COMB Node = 'Vhdl1:inst\|P2~664'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.757 ns" { Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.366 ns) 8.135 ns Vhdl1:inst\|P2~665 6 COMB LCCOMB_X23_Y6_N10 5 " "Info: 6: + IC(0.382 ns) + CELL(0.366 ns) = 8.135 ns; Loc. = LCCOMB_X23_Y6_N10; Fanout = 5; COMB Node = 'Vhdl1:inst\|P2~665'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.748 ns" { Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.366 ns) 9.677 ns Vhdl1:inst\|P2~666 7 COMB LCCOMB_X22_Y10_N8 6 " "Info: 7: + IC(1.176 ns) + CELL(0.366 ns) = 9.677 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 6; COMB Node = 'Vhdl1:inst\|P2~666'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.542 ns" { Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.370 ns) 11.527 ns Vhdl1:inst\|comb~853 8 COMB LCCOMB_X19_Y7_N16 4 " "Info: 8: + IC(1.480 ns) + CELL(0.370 ns) = 11.527 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 4; COMB Node = 'Vhdl1:inst\|comb~853'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.850 ns" { Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.467 ns) + CELL(0.624 ns) 13.618 ns Vhdl1:inst\|comb~854 9 COMB LCCOMB_X21_Y8_N18 1 " "Info: 9: + IC(1.467 ns) + CELL(0.624 ns) = 13.618 ns; Loc. = LCCOMB_X21_Y8_N18; Fanout = 1; COMB Node = 'Vhdl1:inst\|comb~854'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.091 ns" { Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.206 ns) 14.500 ns Vhdl1:inst\|DR\[10\] 10 REG LCCOMB_X22_Y8_N2 1 " "Info: 10: + IC(0.676 ns) + CELL(0.206 ns) = 14.500 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 1; REG Node = 'Vhdl1:inst\|DR\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.882 ns" { Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 15.081 ns Vhdl1:inst\|P3~25 11 COMB LCCOMB_X22_Y8_N0 4 " "Info: 11: + IC(0.375 ns) + CELL(0.206 ns) = 15.081 ns; Loc. = LCCOMB_X22_Y8_N0; Fanout = 4; COMB Node = 'Vhdl1:inst\|P3~25'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.581 ns" { Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.529 ns) 16.001 ns Vhdl1:inst\|Mux1~1192 12 COMB LCCOMB_X22_Y8_N28 4 " "Info: 12: + IC(0.391 ns) + CELL(0.529 ns) = 16.001 ns; Loc. = LCCOMB_X22_Y8_N28; Fanout = 4; COMB Node = 'Vhdl1:inst\|Mux1~1192'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.920 ns" { Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 16.588 ns Vhdl1:inst\|LessThan6~106 13 COMB LCCOMB_X22_Y8_N8 2 " "Info: 13: + IC(0.381 ns) + CELL(0.206 ns) = 16.588 ns; Loc. = LCCOMB_X22_Y8_N8; Fanout = 2; COMB Node = 'Vhdl1:inst\|LessThan6~106'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.587 ns" { Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 } "NODE_NAME" } } { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.615 ns) 17.924 ns Vhdl1:inst\|Equal1~63 14 COMB LCCOMB_X23_Y8_N16 4 " "Info: 14: + IC(0.721 ns) + CELL(0.615 ns) = 17.924 ns; Loc. = LCCOMB_X23_Y8_N16; Fanout = 4; COMB Node = 'Vhdl1:inst\|Equal1~63'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.336 ns" { Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 } "NODE_NAME" } } { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.370 ns) 19.415 ns Vhdl1:inst\|LIFTOR\[3\]~787 15 COMB LCCOMB_X23_Y9_N4 1 " "Info: 15: + IC(1.121 ns) + CELL(0.370 ns) = 19.415 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 1; COMB Node = 'Vhdl1:inst\|LIFTOR\[3\]~787'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.491 ns" { Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.370 ns) 20.871 ns Vhdl1:inst\|LADD\[0\] 16 REG LCCOMB_X23_Y8_N0 13 " "Info: 16: + IC(1.086 ns) + CELL(0.370 ns) = 20.871 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst\|LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.456 ns" { Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.500 ns ( 35.94 % ) " "Info: Total cell delay = 7.500 ns ( 35.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.371 ns ( 64.06 % ) " "Info: Total interconnect delay = 13.371 ns ( 64.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "20.871 ns" { CLK_IN Vhdl1:inst|LIFTOR[0] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "20.871 ns" { CLK_IN CLK_IN~combout Vhdl1:inst|LIFTOR[0] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 1.923ns 0.781ns 1.020ns 0.391ns 0.382ns 1.176ns 1.480ns 1.467ns 0.676ns 0.375ns 0.391ns 0.381ns 0.721ns 1.121ns 1.086ns } { 0.000ns 0.955ns 0.970ns 0.615ns 0.366ns 0.366ns 0.366ns 0.366ns 0.370ns 0.624ns 0.206ns 0.206ns 0.529ns 0.206ns 0.615ns 0.370ns 0.370ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.545 ns" { CLK_IN Vhdl1:inst|LIFTOR[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.545 ns" { CLK_IN CLK_IN~combout Vhdl1:inst|LIFTOR[3] } { 0.000ns 0.000ns 1.924ns } { 0.000ns 0.955ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "20.871 ns" { CLK_IN Vhdl1:inst|LIFTOR[0] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "20.871 ns" { CLK_IN CLK_IN~combout Vhdl1:inst|LIFTOR[0] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 1.923ns 0.781ns 1.020ns 0.391ns 0.382ns 1.176ns 1.480ns 1.467ns 0.676ns 0.375ns 0.391ns 0.381ns 0.721ns 1.121ns 1.086ns } { 0.000ns 0.955ns 0.970ns 0.615ns 0.366ns 0.366ns 0.366ns 0.366ns 0.370ns 0.624ns 0.206ns 0.206ns 0.529ns 0.206ns 0.615ns 0.370ns 0.370ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.221 ns" { Vhdl1:inst|LADD[0] Vhdl1:inst|LIFTOR[3]~783 Vhdl1:inst|LIFTOR[3]~784 Vhdl1:inst|LIFTOR[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.221 ns" { Vhdl1:inst|LADD[0] Vhdl1:inst|LIFTOR[3]~783 Vhdl1:inst|LIFTOR[3]~784 Vhdl1:inst|LIFTOR[3] } { 0.000ns 1.184ns 0.353ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.545 ns" { CLK_IN Vhdl1:inst|LIFTOR[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.545 ns" { CLK_IN CLK_IN~combout Vhdl1:inst|LIFTOR[3] } { 0.000ns 0.000ns 1.924ns } { 0.000ns 0.955ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "20.871 ns" { CLK_IN Vhdl1:inst|LIFTOR[0] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "20.871 ns" { CLK_IN CLK_IN~combout Vhdl1:inst|LIFTOR[0] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 1.923ns 0.781ns 1.020ns 0.391ns 0.382ns 1.176ns 1.480ns 1.467ns 0.676ns 0.375ns 0.391ns 0.381ns 0.721ns 1.121ns 1.086ns } { 0.000ns 0.955ns 0.970ns 0.615ns 0.366ns 0.366ns 0.366ns 0.366ns 0.370ns 0.624ns 0.206ns 0.206ns 0.529ns 0.206ns 0.615ns 0.370ns 0.370ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ST_CH register Vhdl1:inst\|LADD\[0\] register Vhdl1:inst\|LADD\[0\] 59.48 MHz 16.813 ns Internal " "Info: Clock \"ST_CH\" has Internal fmax of 59.48 MHz between source register \"Vhdl1:inst\|LADD\[0\]\" and destination register \"Vhdl1:inst\|LADD\[0\]\" (period= 16.813 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.860 ns + Longest register register " "Info: + Longest register to register delay is 3.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Vhdl1:inst\|LADD\[0\] 1 REG LCCOMB_X23_Y8_N0 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst\|LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.366 ns) 1.080 ns Vhdl1:inst\|Mux1~1201 2 COMB LCCOMB_X22_Y8_N6 1 " "Info: 2: + IC(0.714 ns) + CELL(0.366 ns) = 1.080 ns; Loc. = LCCOMB_X22_Y8_N6; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux1~1201'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.080 ns" { Vhdl1:inst|LADD[0] Vhdl1:inst|Mux1~1201 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 1.652 ns Vhdl1:inst\|Mux1~1204 3 COMB LCCOMB_X22_Y8_N30 1 " "Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 1.652 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux1~1204'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.572 ns" { Vhdl1:inst|Mux1~1201 Vhdl1:inst|Mux1~1204 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.370 ns) 2.722 ns Vhdl1:inst\|Mux1~1205 4 COMB LCCOMB_X23_Y8_N18 1 " "Info: 4: + IC(0.700 ns) + CELL(0.370 ns) = 2.722 ns; Loc. = LCCOMB_X23_Y8_N18; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux1~1205'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.070 ns" { Vhdl1:inst|Mux1~1204 Vhdl1:inst|Mux1~1205 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 3.290 ns Vhdl1:inst\|Mux1~1213 5 COMB LCCOMB_X23_Y8_N10 1 " "Info: 5: + IC(0.362 ns) + CELL(0.206 ns) = 3.290 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux1~1213'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.568 ns" { Vhdl1:inst|Mux1~1205 Vhdl1:inst|Mux1~1213 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 3.860 ns Vhdl1:inst\|LADD\[0\] 6 REG LCCOMB_X23_Y8_N0 13 " "Info: 6: + IC(0.364 ns) + CELL(0.206 ns) = 3.860 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst\|LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.570 ns" { Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.354 ns ( 35.08 % ) " "Info: Total cell delay = 1.354 ns ( 35.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.506 ns ( 64.92 % ) " "Info: Total interconnect delay = 2.506 ns ( 64.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.860 ns" { Vhdl1:inst|LADD[0] Vhdl1:inst|Mux1~1201 Vhdl1:inst|Mux1~1204 Vhdl1:inst|Mux1~1205 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.860 ns" { Vhdl1:inst|LADD[0] Vhdl1:inst|Mux1~1201 Vhdl1:inst|Mux1~1204 Vhdl1:inst|Mux1~1205 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } { 0.000ns 0.714ns 0.366ns 0.700ns 0.362ns 0.364ns } { 0.000ns 0.366ns 0.206ns 0.370ns 0.206ns 0.206ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-11.523 ns - Smallest " "Info: - Smallest clock skew is -11.523 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ST_CH destination 10.360 ns + Shortest register " "Info: + Shortest clock path from clock \"ST_CH\" to destination register is 10.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns ST_CH 1 CLK PIN_104 17 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_104; Fanout = 17; CLK Node = 'ST_CH'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ST_CH } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { { 200 960 1128 216 "ST_CH" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.685 ns) + CELL(0.370 ns) 3.990 ns Vhdl1:inst\|comb~831 2 COMB LCCOMB_X21_Y7_N20 3 " "Info: 2: + IC(2.685 ns) + CELL(0.370 ns) = 3.990 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 3; COMB Node = 'Vhdl1:inst\|comb~831'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.055 ns" { ST_CH Vhdl1:inst|comb~831 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.650 ns) 5.061 ns Vhdl1:inst\|comb~872 3 COMB LCCOMB_X21_Y7_N22 1 " "Info: 3: + IC(0.421 ns) + CELL(0.650 ns) = 5.061 ns; Loc. = LCCOMB_X21_Y7_N22; Fanout = 1; COMB Node = 'Vhdl1:inst\|comb~872'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.071 ns" { Vhdl1:inst|comb~831 Vhdl1:inst|comb~872 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 5.621 ns Vhdl1:inst\|UR\[3\] 4 REG LCCOMB_X21_Y7_N8 2 " "Info: 4: + IC(0.354 ns) + CELL(0.206 ns) = 5.621 ns; Loc. = LCCOMB_X21_Y7_N8; Fanout = 2; REG Node = 'Vhdl1:inst\|UR\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.560 ns" { Vhdl1:inst|comb~872 Vhdl1:inst|UR[3] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.202 ns) 6.923 ns Vhdl1:inst\|Equal1~61 5 COMB LCCOMB_X21_Y9_N20 6 " "Info: 5: + IC(1.100 ns) + CELL(0.202 ns) = 6.923 ns; Loc. = LCCOMB_X21_Y9_N20; Fanout = 6; COMB Node = 'Vhdl1:inst\|Equal1~61'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.302 ns" { Vhdl1:inst|UR[3] Vhdl1:inst|Equal1~61 } "NODE_NAME" } } { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.775 ns) + CELL(0.206 ns) 8.904 ns Vhdl1:inst\|LIFTOR\[3\]~787 6 COMB LCCOMB_X23_Y9_N4 1 " "Info: 6: + IC(1.775 ns) + CELL(0.206 ns) = 8.904 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 1; COMB Node = 'Vhdl1:inst\|LIFTOR\[3\]~787'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.981 ns" { Vhdl1:inst|Equal1~61 Vhdl1:inst|LIFTOR[3]~787 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.370 ns) 10.360 ns Vhdl1:inst\|LADD\[0\] 7 REG LCCOMB_X23_Y8_N0 13 " "Info: 7: + IC(1.086 ns) + CELL(0.370 ns) = 10.360 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst\|LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.456 ns" { Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.939 ns ( 28.37 % ) " "Info: Total cell delay = 2.939 ns ( 28.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.421 ns ( 71.63 % ) " "Info: Total interconnect delay = 7.421 ns ( 71.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.360 ns" { ST_CH Vhdl1:inst|comb~831 Vhdl1:inst|comb~872 Vhdl1:inst|UR[3] Vhdl1:inst|Equal1~61 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.360 ns" { ST_CH ST_CH~combout Vhdl1:inst|comb~831 Vhdl1:inst|comb~872 Vhdl1:inst|UR[3] Vhdl1:inst|Equal1~61 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 2.685ns 0.421ns 0.354ns 1.100ns 1.775ns 1.086ns } { 0.000ns 0.935ns 0.370ns 0.650ns 0.206ns 0.202ns 0.206ns 0.370ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ST_CH source 21.883 ns - Longest register " "Info: - Longest clock path from clock \"ST_CH\" to source register is 21.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns ST_CH 1 CLK PIN_104 17 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_104; Fanout = 17; CLK Node = 'ST_CH'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ST_CH } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { { 200 960 1128 216 "ST_CH" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.575 ns) + CELL(0.970 ns) 4.480 ns Vhdl1:inst\|DIR\[1\] 2 REG LCFF_X21_Y6_N7 13 " "Info: 2: + IC(2.575 ns) + CELL(0.970 ns) = 4.480 ns; Loc. = LCFF_X21_Y6_N7; Fanout = 13; REG Node = 'Vhdl1:inst\|DIR\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.545 ns" { ST_CH Vhdl1:inst|DIR[1] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.615 ns) 6.256 ns Vhdl1:inst\|P2~662 3 COMB LCCOMB_X21_Y6_N12 1 " "Info: 3: + IC(1.161 ns) + CELL(0.615 ns) = 6.256 ns; Loc. = LCCOMB_X21_Y6_N12; Fanout = 1; COMB Node = 'Vhdl1:inst\|P2~662'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.776 ns" { Vhdl1:inst|DIR[1] Vhdl1:inst|P2~662 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.366 ns) 7.642 ns Vhdl1:inst\|P2~663 4 COMB LCCOMB_X23_Y6_N14 1 " "Info: 4: + IC(1.020 ns) + CELL(0.366 ns) = 7.642 ns; Loc. = LCCOMB_X23_Y6_N14; Fanout = 1; COMB Node = 'Vhdl1:inst\|P2~663'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.386 ns" { Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.366 ns) 8.399 ns Vhdl1:inst\|P2~664 5 COMB LCCOMB_X23_Y6_N20 1 " "Info: 5: + IC(0.391 ns) + CELL(0.366 ns) = 8.399 ns; Loc. = LCCOMB_X23_Y6_N20; Fanout = 1; COMB Node = 'Vhdl1:inst\|P2~664'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.757 ns" { Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.366 ns) 9.147 ns Vhdl1:inst\|P2~665 6 COMB LCCOMB_X23_Y6_N10 5 " "Info: 6: + IC(0.382 ns) + CELL(0.366 ns) = 9.147 ns; Loc. = LCCOMB_X23_Y6_N10; Fanout = 5; COMB Node = 'Vhdl1:inst\|P2~665'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.748 ns" { Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.366 ns) 10.689 ns Vhdl1:inst\|P2~666 7 COMB LCCOMB_X22_Y10_N8 6 " "Info: 7: + IC(1.176 ns) + CELL(0.366 ns) = 10.689 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 6; COMB Node = 'Vhdl1:inst\|P2~666'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.542 ns" { Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.370 ns) 12.539 ns Vhdl1:inst\|comb~853 8 COMB LCCOMB_X19_Y7_N16 4 " "Info: 8: + IC(1.480 ns) + CELL(0.370 ns) = 12.539 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 4; COMB Node = 'Vhdl1:inst\|comb~853'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.850 ns" { Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.467 ns) + CELL(0.624 ns) 14.630 ns Vhdl1:inst\|comb~854 9 COMB LCCOMB_X21_Y8_N18 1 " "Info: 9: + IC(1.467 ns) + CELL(0.624 ns) = 14.630 ns; Loc. = LCCOMB_X21_Y8_N18; Fanout = 1; COMB Node = 'Vhdl1:inst\|comb~854'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.091 ns" { Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.206 ns) 15.512 ns Vhdl1:inst\|DR\[10\] 10 REG LCCOMB_X22_Y8_N2 1 " "Info: 10: + IC(0.676 ns) + CELL(0.206 ns) = 15.512 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 1; REG Node = 'Vhdl1:inst\|DR\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.882 ns" { Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 16.093 ns Vhdl1:inst\|P3~25 11 COMB LCCOMB_X22_Y8_N0 4 " "Info: 11: + IC(0.375 ns) + CELL(0.206 ns) = 16.093 ns; Loc. = LCCOMB_X22_Y8_N0; Fanout = 4; COMB Node = 'Vhdl1:inst\|P3~25'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.581 ns" { Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.529 ns) 17.013 ns Vhdl1:inst\|Mux1~1192 12 COMB LCCOMB_X22_Y8_N28 4 " "Info: 12: + IC(0.391 ns) + CELL(0.529 ns) = 17.013 ns; Loc. = LCCOMB_X22_Y8_N28; Fanout = 4; COMB Node = 'Vhdl1:inst\|Mux1~1192'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.920 ns" { Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 17.600 ns Vhdl1:inst\|LessThan6~106 13 COMB LCCOMB_X22_Y8_N8 2 " "Info: 13: + IC(0.381 ns) + CELL(0.206 ns) = 17.600 ns; Loc. = LCCOMB_X22_Y8_N8; Fanout = 2; COMB Node = 'Vhdl1:inst\|LessThan6~106'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.587 ns" { Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 } "NODE_NAME" } } { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.615 ns) 18.936 ns Vhdl1:inst\|Equal1~63 14 COMB LCCOMB_X23_Y8_N16 4 " "Info: 14: + IC(0.721 ns) + CELL(0.615 ns) = 18.936 ns; Loc. = LCCOMB_X23_Y8_N16; Fanout = 4; COMB Node = 'Vhdl1:inst\|Equal1~63'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.336 ns" { Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 } "NODE_NAME" } } { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.370 ns) 20.427 ns Vhdl1:inst\|LIFTOR\[3\]~787 15 COMB LCCOMB_X23_Y9_N4 1 " "Info: 15: + IC(1.121 ns) + CELL(0.370 ns) = 20.427 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 1; COMB Node = 'Vhdl1:inst\|LIFTOR\[3\]~787'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.491 ns" { Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.370 ns) 21.883 ns Vhdl1:inst\|LADD\[0\] 16 REG LCCOMB_X23_Y8_N0 13 " "Info: 16: + IC(1.086 ns) + CELL(0.370 ns) = 21.883 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst\|LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.456 ns" { Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.480 ns ( 34.18 % ) " "Info: Total cell delay = 7.480 ns ( 34.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.403 ns ( 65.82 % ) " "Info: Total interconnect delay = 14.403 ns ( 65.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "21.883 ns" { ST_CH Vhdl1:inst|DIR[1] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "21.883 ns" { ST_CH ST_CH~combout Vhdl1:inst|DIR[1] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 2.575ns 1.161ns 1.020ns 0.391ns 0.382ns 1.176ns 1.480ns 1.467ns 0.676ns 0.375ns 0.391ns 0.381ns 0.721ns 1.121ns 1.086ns } { 0.000ns 0.935ns 0.970ns 0.615ns 0.366ns 0.366ns 0.366ns 0.366ns 0.370ns 0.624ns 0.206ns 0.206ns 0.529ns 0.206ns 0.615ns 0.370ns 0.370ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.360 ns" { ST_CH Vhdl1:inst|comb~831 Vhdl1:inst|comb~872 Vhdl1:inst|UR[3] Vhdl1:inst|Equal1~61 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.360 ns" { ST_CH ST_CH~combout Vhdl1:inst|comb~831 Vhdl1:inst|comb~872 Vhdl1:inst|UR[3] Vhdl1:inst|Equal1~61 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 2.685ns 0.421ns 0.354ns 1.100ns 1.775ns 1.086ns } { 0.000ns 0.935ns 0.370ns 0.650ns 0.206ns 0.202ns 0.206ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "21.883 ns" { ST_CH Vhdl1:inst|DIR[1] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "21.883 ns" { ST_CH ST_CH~combout Vhdl1:inst|DIR[1] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 2.575ns 1.161ns 1.020ns 0.391ns 0.382ns 1.176ns 1.480ns 1.467ns 0.676ns 0.375ns 0.391ns 0.381ns 0.721ns 1.121ns 1.086ns } { 0.000ns 0.935ns 0.970ns 0.615ns 0.366ns 0.366ns 0.366ns 0.366ns 0.370ns 0.624ns 0.206ns 0.206ns 0.529ns 0.206ns 0.615ns 0.370ns 0.370ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.430 ns + " "Info: + Micro setup delay of destination is 1.430 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.860 ns" { Vhdl1:inst|LADD[0] Vhdl1:inst|Mux1~1201 Vhdl1:inst|Mux1~1204 Vhdl1:inst|Mux1~1205 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.860 ns" { Vhdl1:inst|LADD[0] Vhdl1:inst|Mux1~1201 Vhdl1:inst|Mux1~1204 Vhdl1:inst|Mux1~1205 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } { 0.000ns 0.714ns 0.366ns 0.700ns 0.362ns 0.364ns } { 0.000ns 0.366ns 0.206ns 0.370ns 0.206ns 0.206ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.360 ns" { ST_CH Vhdl1:inst|comb~831 Vhdl1:inst|comb~872 Vhdl1:inst|UR[3] Vhdl1:inst|Equal1~61 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.360 ns" { ST_CH ST_CH~combout Vhdl1:inst|comb~831 Vhdl1:inst|comb~872 Vhdl1:inst|UR[3] Vhdl1:inst|Equal1~61 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 2.685ns 0.421ns 0.354ns 1.100ns 1.775ns 1.086ns } { 0.000ns 0.935ns 0.370ns 0.650ns 0.206ns 0.202ns 0.206ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "21.883 ns" { ST_CH Vhdl1:inst|DIR[1] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "21.883 ns" { ST_CH ST_CH~combout Vhdl1:inst|DIR[1] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 2.575ns 1.161ns 1.020ns 0.391ns 0.382ns 1.176ns 1.480ns 1.467ns 0.676ns 0.375ns 0.391ns 0.381ns 0.721ns 1.121ns 1.086ns } { 0.000ns 0.935ns 0.970ns 0.615ns 0.366ns 0.366ns 0.366ns 0.366ns 0.370ns 0.624ns 0.206ns 0.206ns 0.529ns 0.206ns 0.615ns 0.370ns 0.370ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "DOWNIN register Vhdl1:inst\|LADD\[0\] register Vhdl1:inst\|LADD\[0\] 107.19 MHz 9.329 ns Internal " "Info: Clock \"DOWNIN\" has Internal fmax of 107.19 MHz between source register \"Vhdl1:inst\|LADD\[0\]\" and destination register \"Vhdl1:inst\|LADD\[0\]\" (period= 9.329 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.860 ns + Longest register register " "Info: + Longest register to register delay is 3.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Vhdl1:inst\|LADD\[0\] 1 REG LCCOMB_X23_Y8_N0 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst\|LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.366 ns) 1.080 ns Vhdl1:inst\|Mux1~1201 2 COMB LCCOMB_X22_Y8_N6 1 " "Info: 2: + IC(0.714 ns) + CELL(0.366 ns) = 1.080 ns; Loc. = LCCOMB_X22_Y8_N6; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux1~1201'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.080 ns" { Vhdl1:inst|LADD[0] Vhdl1:inst|Mux1~1201 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 1.652 ns Vhdl1:inst\|Mux1~1204 3 COMB LCCOMB_X22_Y8_N30 1 " "Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 1.652 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux1~1204'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.572 ns" { Vhdl1:inst|Mux1~1201 Vhdl1:inst|Mux1~1204 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.370 ns) 2.722 ns Vhdl1:inst\|Mux1~1205 4 COMB LCCOMB_X23_Y8_N18 1 " "Info: 4: + IC(0.700 ns) + CELL(0.370 ns) = 2.722 ns; Loc. = LCCOMB_X23_Y8_N18; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux1~1205'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.070 ns" { Vhdl1:inst|Mux1~1204 Vhdl1:inst|Mux1~1205 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 3.290 ns Vhdl1:inst\|Mux1~1213 5 COMB LCCOMB_X23_Y8_N10 1 " "Info: 5: + IC(0.362 ns) + CELL(0.206 ns) = 3.290 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux1~1213'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.568 ns" { Vhdl1:inst|Mux1~1205 Vhdl1:inst|Mux1~1213 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 3.860 ns Vhdl1:inst\|LADD\[0\] 6 REG LCCOMB_X23_Y8_N0 13 " "Info: 6: + IC(0.364 ns) + CELL(0.206 ns) = 3.860 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst\|LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.570 ns" { Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.354 ns ( 35.08 % ) " "Info: Total cell delay = 1.354 ns ( 35.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.506 ns ( 64.92 % ) " "Info: Total interconnect delay = 2.506 ns ( 64.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.860 ns" { Vhdl1:inst|LADD[0] Vhdl1:inst|Mux1~1201 Vhdl1:inst|Mux1~1204 Vhdl1:inst|Mux1~1205 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.860 ns" { Vhdl1:inst|LADD[0] Vhdl1:inst|Mux1~1201 Vhdl1:inst|Mux1~1204 Vhdl1:inst|Mux1~1205 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } { 0.000ns 0.714ns 0.366ns 0.700ns 0.362ns 0.364ns } { 0.000ns 0.366ns 0.206ns 0.370ns 0.206ns 0.206ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.039 ns - Smallest " "Info: - Smallest clock skew is -4.039 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DOWNIN destination 10.480 ns + Shortest register " "Info: + Shortest clock path from clock \"DOWNIN\" to destination register is 10.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns DOWNIN 1 CLK PIN_94 5 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_94; Fanout = 5; CLK Node = 'DOWNIN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { DOWNIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { { 184 960 1128 200 "DOWNIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.010 ns) + CELL(0.206 ns) 3.151 ns Vhdl1:inst\|P2~666 2 COMB LCCOMB_X22_Y10_N8 6 " "Info: 2: + IC(2.010 ns) + CELL(0.206 ns) = 3.151 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 6; COMB Node = 'Vhdl1:inst\|P2~666'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.216 ns" { DOWNIN Vhdl1:inst|P2~666 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.366 ns) 3.916 ns Vhdl1:inst\|comb~888 3 COMB LCCOMB_X22_Y10_N20 1 " "Info: 3: + IC(0.399 ns) + CELL(0.366 ns) = 3.916 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 1; COMB Node = 'Vhdl1:inst\|comb~888'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.765 ns" { Vhdl1:inst|P2~666 Vhdl1:inst|comb~888 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.370 ns) 4.655 ns Vhdl1:inst\|DR\[16\] 4 REG LCCOMB_X22_Y10_N18 1 " "Info: 4: + IC(0.369 ns) + CELL(0.370 ns) = 4.655 ns; Loc. = LCCOMB_X22_Y10_N18; Fanout = 1; REG Node = 'Vhdl1:inst\|DR\[16\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.739 ns" { Vhdl1:inst|comb~888 Vhdl1:inst|DR[16] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 5.237 ns Vhdl1:inst\|P3~43 5 COMB LCCOMB_X22_Y10_N0 4 " "Info: 5: + IC(0.376 ns) + CELL(0.206 ns) = 5.237 ns; Loc. = LCCOMB_X22_Y10_N0; Fanout = 4; COMB Node = 'Vhdl1:inst\|P3~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.582 ns" { Vhdl1:inst|DR[16] Vhdl1:inst|P3~43 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.623 ns) 6.962 ns Vhdl1:inst\|Mux0~74 6 COMB LCCOMB_X22_Y9_N14 1 " "Info: 6: + IC(1.102 ns) + CELL(0.623 ns) = 6.962 ns; Loc. = LCCOMB_X22_Y9_N14; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux0~74'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.725 ns" { Vhdl1:inst|P3~43 Vhdl1:inst|Mux0~74 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.366 ns) 7.704 ns Vhdl1:inst\|Mux0~75 7 COMB LCCOMB_X22_Y9_N24 2 " "Info: 7: + IC(0.376 ns) + CELL(0.366 ns) = 7.704 ns; Loc. = LCCOMB_X22_Y9_N24; Fanout = 2; COMB Node = 'Vhdl1:inst\|Mux0~75'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.742 ns" { Vhdl1:inst|Mux0~74 Vhdl1:inst|Mux0~75 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.624 ns) 9.024 ns Vhdl1:inst\|LIFTOR\[3\]~787 8 COMB LCCOMB_X23_Y9_N4 1 " "Info: 8: + IC(0.696 ns) + CELL(0.624 ns) = 9.024 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 1; COMB Node = 'Vhdl1:inst\|LIFTOR\[3\]~787'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.320 ns" { Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.370 ns) 10.480 ns Vhdl1:inst\|LADD\[0\] 9 REG LCCOMB_X23_Y8_N0 13 " "Info: 9: + IC(1.086 ns) + CELL(0.370 ns) = 10.480 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst\|LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.456 ns" { Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.066 ns ( 38.80 % ) " "Info: Total cell delay = 4.066 ns ( 38.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.414 ns ( 61.20 % ) " "Info: Total interconnect delay = 6.414 ns ( 61.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.480 ns" { DOWNIN Vhdl1:inst|P2~666 Vhdl1:inst|comb~888 Vhdl1:inst|DR[16] Vhdl1:inst|P3~43 Vhdl1:inst|Mux0~74 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.480 ns" { DOWNIN DOWNIN~combout Vhdl1:inst|P2~666 Vhdl1:inst|comb~888 Vhdl1:inst|DR[16] Vhdl1:inst|P3~43 Vhdl1:inst|Mux0~74 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 2.010ns 0.399ns 0.369ns 0.376ns 1.102ns 0.376ns 0.696ns 1.086ns } { 0.000ns 0.935ns 0.206ns 0.366ns 0.370ns 0.206ns 0.623ns 0.366ns 0.624ns 0.370ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DOWNIN source 14.519 ns - Longest register " "Info: - Longest clock path from clock \"DOWNIN\" to source register is 14.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns DOWNIN 1 CLK PIN_94 5 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_94; Fanout = 5; CLK Node = 'DOWNIN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { DOWNIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { { 184 960 1128 200 "DOWNIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.428 ns) + CELL(0.651 ns) 4.014 ns Vhdl1:inst\|comb~822 2 COMB LCCOMB_X23_Y6_N0 10 " "Info: 2: + IC(2.428 ns) + CELL(0.651 ns) = 4.014 ns; Loc. = LCCOMB_X23_Y6_N0; Fanout = 10; COMB Node = 'Vhdl1:inst\|comb~822'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.079 ns" { DOWNIN Vhdl1:inst|comb~822 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.206 ns) 5.267 ns Vhdl1:inst\|comb~835 3 COMB LCCOMB_X22_Y7_N18 4 " "Info: 3: + IC(1.047 ns) + CELL(0.206 ns) = 5.267 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 4; COMB Node = 'Vhdl1:inst\|comb~835'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.253 ns" { Vhdl1:inst|comb~822 Vhdl1:inst|comb~835 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.624 ns) 6.280 ns Vhdl1:inst\|comb~838 4 COMB LCCOMB_X22_Y7_N20 1 " "Info: 4: + IC(0.389 ns) + CELL(0.624 ns) = 6.280 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 1; COMB Node = 'Vhdl1:inst\|comb~838'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.013 ns" { Vhdl1:inst|comb~835 Vhdl1:inst|comb~838 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.206 ns) 7.546 ns Vhdl1:inst\|DR\[13\] 5 REG LCCOMB_X23_Y6_N16 2 " "Info: 5: + IC(1.060 ns) + CELL(0.206 ns) = 7.546 ns; Loc. = LCCOMB_X23_Y6_N16; Fanout = 2; REG Node = 'Vhdl1:inst\|DR\[13\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.266 ns" { Vhdl1:inst|comb~838 Vhdl1:inst|DR[13] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.319 ns) 8.259 ns Vhdl1:inst\|P3~34 6 COMB LCCOMB_X23_Y6_N12 5 " "Info: 6: + IC(0.394 ns) + CELL(0.319 ns) = 8.259 ns; Loc. = LCCOMB_X23_Y6_N12; Fanout = 5; COMB Node = 'Vhdl1:inst\|P3~34'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.713 ns" { Vhdl1:inst|DR[13] Vhdl1:inst|P3~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.370 ns) 9.765 ns Vhdl1:inst\|Mux0~66 7 COMB LCCOMB_X22_Y9_N18 1 " "Info: 7: + IC(1.136 ns) + CELL(0.370 ns) = 9.765 ns; Loc. = LCCOMB_X22_Y9_N18; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux0~66'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.506 ns" { Vhdl1:inst|P3~34 Vhdl1:inst|Mux0~66 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.623 ns) 10.754 ns Vhdl1:inst\|Mux0~67 8 COMB LCCOMB_X22_Y9_N22 1 " "Info: 8: + IC(0.366 ns) + CELL(0.623 ns) = 10.754 ns; Loc. = LCCOMB_X22_Y9_N22; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux0~67'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.989 ns" { Vhdl1:inst|Mux0~66 Vhdl1:inst|Mux0~67 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.624 ns) 11.743 ns Vhdl1:inst\|Mux0~75 9 COMB LCCOMB_X22_Y9_N24 2 " "Info: 9: + IC(0.365 ns) + CELL(0.624 ns) = 11.743 ns; Loc. = LCCOMB_X22_Y9_N24; Fanout = 2; COMB Node = 'Vhdl1:inst\|Mux0~75'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.989 ns" { Vhdl1:inst|Mux0~67 Vhdl1:inst|Mux0~75 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.624 ns) 13.063 ns Vhdl1:inst\|LIFTOR\[3\]~787 10 COMB LCCOMB_X23_Y9_N4 1 " "Info: 10: + IC(0.696 ns) + CELL(0.624 ns) = 13.063 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 1; COMB Node = 'Vhdl1:inst\|LIFTOR\[3\]~787'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.320 ns" { Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.370 ns) 14.519 ns Vhdl1:inst\|LADD\[0\] 11 REG LCCOMB_X23_Y8_N0 13 " "Info: 11: + IC(1.086 ns) + CELL(0.370 ns) = 14.519 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst\|LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.456 ns" { Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.552 ns ( 38.24 % ) " "Info: Total cell delay = 5.552 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.967 ns ( 61.76 % ) " "Info: Total interconnect delay = 8.967 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "14.519 ns" { DOWNIN Vhdl1:inst|comb~822 Vhdl1:inst|comb~835 Vhdl1:inst|comb~838 Vhdl1:inst|DR[13] Vhdl1:inst|P3~34 Vhdl1:inst|Mux0~66 Vhdl1:inst|Mux0~67 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "14.519 ns" { DOWNIN DOWNIN~combout Vhdl1:inst|comb~822 Vhdl1:inst|comb~835 Vhdl1:inst|comb~838 Vhdl1:inst|DR[13] Vhdl1:inst|P3~34 Vhdl1:inst|Mux0~66 Vhdl1:inst|Mux0~67 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 2.428ns 1.047ns 0.389ns 1.060ns 0.394ns 1.136ns 0.366ns 0.365ns 0.696ns 1.086ns } { 0.000ns 0.935ns 0.651ns 0.206ns 0.624ns 0.206ns 0.319ns 0.370ns 0.623ns 0.624ns 0.624ns 0.370ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.480 ns" { DOWNIN Vhdl1:inst|P2~666 Vhdl1:inst|comb~888 Vhdl1:inst|DR[16] Vhdl1:inst|P3~43 Vhdl1:inst|Mux0~74 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.480 ns" { DOWNIN DOWNIN~combout Vhdl1:inst|P2~666 Vhdl1:inst|comb~888 Vhdl1:inst|DR[16] Vhdl1:inst|P3~43 Vhdl1:inst|Mux0~74 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 2.010ns 0.399ns 0.369ns 0.376ns 1.102ns 0.376ns 0.696ns 1.086ns } { 0.000ns 0.935ns 0.206ns 0.366ns 0.370ns 0.206ns 0.623ns 0.366ns 0.624ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "14.519 ns" { DOWNIN Vhdl1:inst|comb~822 Vhdl1:inst|comb~835 Vhdl1:inst|comb~838 Vhdl1:inst|DR[13] Vhdl1:inst|P3~34 Vhdl1:inst|Mux0~66 Vhdl1:inst|Mux0~67 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "14.519 ns" { DOWNIN DOWNIN~combout Vhdl1:inst|comb~822 Vhdl1:inst|comb~835 Vhdl1:inst|comb~838 Vhdl1:inst|DR[13] Vhdl1:inst|P3~34 Vhdl1:inst|Mux0~66 Vhdl1:inst|Mux0~67 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 2.428ns 1.047ns 0.389ns 1.060ns 0.394ns 1.136ns 0.366ns 0.365ns 0.696ns 1.086ns } { 0.000ns 0.935ns 0.651ns 0.206ns 0.624ns 0.206ns 0.319ns 0.370ns 0.623ns 0.624ns 0.624ns 0.370ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.430 ns + " "Info: + Micro setup delay of destination is 1.430 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.860 ns" { Vhdl1:inst|LADD[0] Vhdl1:inst|Mux1~1201 Vhdl1:inst|Mux1~1204 Vhdl1:inst|Mux1~1205 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.860 ns" { Vhdl1:inst|LADD[0] Vhdl1:inst|Mux1~1201 Vhdl1:inst|Mux1~1204 Vhdl1:inst|Mux1~1205 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } { 0.000ns 0.714ns 0.366ns 0.700ns 0.362ns 0.364ns } { 0.000ns 0.366ns 0.206ns 0.370ns 0.206ns 0.206ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.480 ns" { DOWNIN Vhdl1:inst|P2~666 Vhdl1:inst|comb~888 Vhdl1:inst|DR[16] Vhdl1:inst|P3~43 Vhdl1:inst|Mux0~74 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.480 ns" { DOWNIN DOWNIN~combout Vhdl1:inst|P2~666 Vhdl1:inst|comb~888 Vhdl1:inst|DR[16] Vhdl1:inst|P3~43 Vhdl1:inst|Mux0~74 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 2.010ns 0.399ns 0.369ns 0.376ns 1.102ns 0.376ns 0.696ns 1.086ns } { 0.000ns 0.935ns 0.206ns 0.366ns 0.370ns 0.206ns 0.623ns 0.366ns 0.624ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "14.519 ns" { DOWNIN Vhdl1:inst|comb~822 Vhdl1:inst|comb~835 Vhdl1:inst|comb~838 Vhdl1:inst|DR[13] Vhdl1:inst|P3~34 Vhdl1:inst|Mux0~66 Vhdl1:inst|Mux0~67 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "14.519 ns" { DOWNIN DOWNIN~combout Vhdl1:inst|comb~822 Vhdl1:inst|comb~835 Vhdl1:inst|comb~838 Vhdl1:inst|DR[13] Vhdl1:inst|P3~34 Vhdl1:inst|Mux0~66 Vhdl1:inst|Mux0~67 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 2.428ns 1.047ns 0.389ns 1.060ns 0.394ns 1.136ns 0.366ns 0.365ns 0.696ns 1.086ns } { 0.000ns 0.935ns 0.651ns 0.206ns 0.624ns 0.206ns 0.319ns 0.370ns 0.623ns 0.624ns 0.624ns 0.370ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "UPIN register Vhdl1:inst\|LADD\[0\] register Vhdl1:inst\|LADD\[0\] 97.24 MHz 10.284 ns Internal " "Info: Clock \"UPIN\" has Internal fmax of 97.24 MHz between source register \"Vhdl1:inst\|LADD\[0\]\" and destination register \"Vhdl1:inst\|LADD\[0\]\" (period= 10.284 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.860 ns + Longest register register " "Info: + Longest register to register delay is 3.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Vhdl1:inst\|LADD\[0\] 1 REG LCCOMB_X23_Y8_N0 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst\|LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.366 ns) 1.080 ns Vhdl1:inst\|Mux1~1201 2 COMB LCCOMB_X22_Y8_N6 1 " "Info: 2: + IC(0.714 ns) + CELL(0.366 ns) = 1.080 ns; Loc. = LCCOMB_X22_Y8_N6; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux1~1201'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.080 ns" { Vhdl1:inst|LADD[0] Vhdl1:inst|Mux1~1201 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 1.652 ns Vhdl1:inst\|Mux1~1204 3 COMB LCCOMB_X22_Y8_N30 1 " "Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 1.652 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux1~1204'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.572 ns" { Vhdl1:inst|Mux1~1201 Vhdl1:inst|Mux1~1204 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.370 ns) 2.722 ns Vhdl1:inst\|Mux1~1205 4 COMB LCCOMB_X23_Y8_N18 1 " "Info: 4: + IC(0.700 ns) + CELL(0.370 ns) = 2.722 ns; Loc. = LCCOMB_X23_Y8_N18; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux1~1205'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.070 ns" { Vhdl1:inst|Mux1~1204 Vhdl1:inst|Mux1~1205 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 3.290 ns Vhdl1:inst\|Mux1~1213 5 COMB LCCOMB_X23_Y8_N10 1 " "Info: 5: + IC(0.362 ns) + CELL(0.206 ns) = 3.290 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux1~1213'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.568 ns" { Vhdl1:inst|Mux1~1205 Vhdl1:inst|Mux1~1213 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 3.860 ns Vhdl1:inst\|LADD\[0\] 6 REG LCCOMB_X23_Y8_N0 13 " "Info: 6: + IC(0.364 ns) + CELL(0.206 ns) = 3.860 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst\|LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.570 ns" { Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.354 ns ( 35.08 % ) " "Info: Total cell delay = 1.354 ns ( 35.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.506 ns ( 64.92 % ) " "Info: Total interconnect delay = 2.506 ns ( 64.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.860 ns" { Vhdl1:inst|LADD[0] Vhdl1:inst|Mux1~1201 Vhdl1:inst|Mux1~1204 Vhdl1:inst|Mux1~1205 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.860 ns" { Vhdl1:inst|LADD[0] Vhdl1:inst|Mux1~1201 Vhdl1:inst|Mux1~1204 Vhdl1:inst|Mux1~1205 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } { 0.000ns 0.714ns 0.366ns 0.700ns 0.362ns 0.364ns } { 0.000ns 0.366ns 0.206ns 0.370ns 0.206ns 0.206ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.994 ns - Smallest " "Info: - Smallest clock skew is -4.994 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UPIN destination 9.880 ns + Shortest register " "Info: + Shortest clock path from clock \"UPIN\" to destination register is 9.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns UPIN 1 CLK PIN_93 8 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_93; Fanout = 8; CLK Node = 'UPIN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { UPIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { { 168 960 1128 184 "UPIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.045 ns) + CELL(0.497 ns) 3.477 ns Vhdl1:inst\|comb~840 2 COMB LCCOMB_X21_Y8_N16 4 " "Info: 2: + IC(2.045 ns) + CELL(0.497 ns) = 3.477 ns; Loc. = LCCOMB_X21_Y8_N16; Fanout = 4; COMB Node = 'Vhdl1:inst\|comb~840'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.542 ns" { UPIN Vhdl1:inst|comb~840 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.370 ns) 4.245 ns Vhdl1:inst\|comb~883 3 COMB LCCOMB_X21_Y8_N30 1 " "Info: 3: + IC(0.398 ns) + CELL(0.370 ns) = 4.245 ns; Loc. = LCCOMB_X21_Y8_N30; Fanout = 1; COMB Node = 'Vhdl1:inst\|comb~883'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.768 ns" { Vhdl1:inst|comb~840 Vhdl1:inst|comb~883 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 4.820 ns Vhdl1:inst\|UR\[14\] 4 REG LCCOMB_X21_Y8_N26 2 " "Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 4.820 ns; Loc. = LCCOMB_X21_Y8_N26; Fanout = 2; REG Node = 'Vhdl1:inst\|UR\[14\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.575 ns" { Vhdl1:inst|comb~883 Vhdl1:inst|UR[14] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.529 ns) 6.035 ns Vhdl1:inst\|Equal1~62 5 COMB LCCOMB_X22_Y8_N12 5 " "Info: 5: + IC(0.686 ns) + CELL(0.529 ns) = 6.035 ns; Loc. = LCCOMB_X22_Y8_N12; Fanout = 5; COMB Node = 'Vhdl1:inst\|Equal1~62'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.215 ns" { Vhdl1:inst|UR[14] Vhdl1:inst|Equal1~62 } "NODE_NAME" } } { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.206 ns) 6.933 ns Vhdl1:inst\|Equal1~63 6 COMB LCCOMB_X23_Y8_N16 4 " "Info: 6: + IC(0.692 ns) + CELL(0.206 ns) = 6.933 ns; Loc. = LCCOMB_X23_Y8_N16; Fanout = 4; COMB Node = 'Vhdl1:inst\|Equal1~63'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.898 ns" { Vhdl1:inst|Equal1~62 Vhdl1:inst|Equal1~63 } "NODE_NAME" } } { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.370 ns) 8.424 ns Vhdl1:inst\|LIFTOR\[3\]~787 7 COMB LCCOMB_X23_Y9_N4 1 " "Info: 7: + IC(1.121 ns) + CELL(0.370 ns) = 8.424 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 1; COMB Node = 'Vhdl1:inst\|LIFTOR\[3\]~787'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.491 ns" { Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.370 ns) 9.880 ns Vhdl1:inst\|LADD\[0\] 8 REG LCCOMB_X23_Y8_N0 13 " "Info: 8: + IC(1.086 ns) + CELL(0.370 ns) = 9.880 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst\|LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.456 ns" { Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.483 ns ( 35.25 % ) " "Info: Total cell delay = 3.483 ns ( 35.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.397 ns ( 64.75 % ) " "Info: Total interconnect delay = 6.397 ns ( 64.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.880 ns" { UPIN Vhdl1:inst|comb~840 Vhdl1:inst|comb~883 Vhdl1:inst|UR[14] Vhdl1:inst|Equal1~62 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.880 ns" { UPIN UPIN~combout Vhdl1:inst|comb~840 Vhdl1:inst|comb~883 Vhdl1:inst|UR[14] Vhdl1:inst|Equal1~62 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 2.045ns 0.398ns 0.369ns 0.686ns 0.692ns 1.121ns 1.086ns } { 0.000ns 0.935ns 0.497ns 0.370ns 0.206ns 0.529ns 0.206ns 0.370ns 0.370ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UPIN source 14.874 ns - Longest register " "Info: - Longest clock path from clock \"UPIN\" to source register is 14.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns UPIN 1 CLK PIN_93 8 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_93; Fanout = 8; CLK Node = 'UPIN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { UPIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { { 168 960 1128 184 "UPIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.459 ns) + CELL(0.370 ns) 3.764 ns Vhdl1:inst\|comb~828 2 COMB LCCOMB_X23_Y6_N30 10 " "Info: 2: + IC(2.459 ns) + CELL(0.370 ns) = 3.764 ns; Loc. = LCCOMB_X23_Y6_N30; Fanout = 10; COMB Node = 'Vhdl1:inst\|comb~828'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.829 ns" { UPIN Vhdl1:inst|comb~828 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.206 ns) 5.534 ns Vhdl1:inst\|comb~839 3 COMB LCCOMB_X22_Y7_N14 4 " "Info: 3: + IC(1.564 ns) + CELL(0.206 ns) = 5.534 ns; Loc. = LCCOMB_X22_Y7_N14; Fanout = 4; COMB Node = 'Vhdl1:inst\|comb~839'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.770 ns" { Vhdl1:inst|comb~828 Vhdl1:inst|comb~839 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.370 ns) 6.312 ns Vhdl1:inst\|comb~875 4 COMB LCCOMB_X22_Y7_N10 1 " "Info: 4: + IC(0.408 ns) + CELL(0.370 ns) = 6.312 ns; Loc. = LCCOMB_X22_Y7_N10; Fanout = 1; COMB Node = 'Vhdl1:inst\|comb~875'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.778 ns" { Vhdl1:inst|comb~839 Vhdl1:inst|comb~875 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.206 ns) 7.600 ns Vhdl1:inst\|UR\[9\] 5 REG LCCOMB_X22_Y9_N6 2 " "Info: 5: + IC(1.082 ns) + CELL(0.206 ns) = 7.600 ns; Loc. = LCCOMB_X22_Y9_N6; Fanout = 2; REG Node = 'Vhdl1:inst\|UR\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.288 ns" { Vhdl1:inst|comb~875 Vhdl1:inst|UR[9] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.651 ns) 8.667 ns Vhdl1:inst\|P3~22 6 COMB LCCOMB_X22_Y9_N16 5 " "Info: 6: + IC(0.416 ns) + CELL(0.651 ns) = 8.667 ns; Loc. = LCCOMB_X22_Y9_N16; Fanout = 5; COMB Node = 'Vhdl1:inst\|P3~22'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.067 ns" { Vhdl1:inst|UR[9] Vhdl1:inst|P3~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.647 ns) 9.717 ns Vhdl1:inst\|Mux0~70 7 COMB LCCOMB_X22_Y9_N4 1 " "Info: 7: + IC(0.403 ns) + CELL(0.647 ns) = 9.717 ns; Loc. = LCCOMB_X22_Y9_N4; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux0~70'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.050 ns" { Vhdl1:inst|P3~22 Vhdl1:inst|Mux0~70 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.370 ns) 10.460 ns Vhdl1:inst\|Mux0~71 8 COMB LCCOMB_X22_Y9_N2 1 " "Info: 8: + IC(0.373 ns) + CELL(0.370 ns) = 10.460 ns; Loc. = LCCOMB_X22_Y9_N2; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux0~71'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.743 ns" { Vhdl1:inst|Mux0~70 Vhdl1:inst|Mux0~71 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.370 ns) 11.527 ns Vhdl1:inst\|Mux0~72 9 COMB LCCOMB_X22_Y9_N30 1 " "Info: 9: + IC(0.697 ns) + CELL(0.370 ns) = 11.527 ns; Loc. = LCCOMB_X22_Y9_N30; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux0~72'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.067 ns" { Vhdl1:inst|Mux0~71 Vhdl1:inst|Mux0~72 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 12.098 ns Vhdl1:inst\|Mux0~75 10 COMB LCCOMB_X22_Y9_N24 2 " "Info: 10: + IC(0.365 ns) + CELL(0.206 ns) = 12.098 ns; Loc. = LCCOMB_X22_Y9_N24; Fanout = 2; COMB Node = 'Vhdl1:inst\|Mux0~75'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.571 ns" { Vhdl1:inst|Mux0~72 Vhdl1:inst|Mux0~75 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.624 ns) 13.418 ns Vhdl1:inst\|LIFTOR\[3\]~787 11 COMB LCCOMB_X23_Y9_N4 1 " "Info: 11: + IC(0.696 ns) + CELL(0.624 ns) = 13.418 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 1; COMB Node = 'Vhdl1:inst\|LIFTOR\[3\]~787'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.320 ns" { Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.370 ns) 14.874 ns Vhdl1:inst\|LADD\[0\] 12 REG LCCOMB_X23_Y8_N0 13 " "Info: 12: + IC(1.086 ns) + CELL(0.370 ns) = 14.874 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst\|LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.456 ns" { Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.325 ns ( 35.80 % ) " "Info: Total cell delay = 5.325 ns ( 35.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.549 ns ( 64.20 % ) " "Info: Total interconnect delay = 9.549 ns ( 64.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "14.874 ns" { UPIN Vhdl1:inst|comb~828 Vhdl1:inst|comb~839 Vhdl1:inst|comb~875 Vhdl1:inst|UR[9] Vhdl1:inst|P3~22 Vhdl1:inst|Mux0~70 Vhdl1:inst|Mux0~71 Vhdl1:inst|Mux0~72 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "14.874 ns" { UPIN UPIN~combout Vhdl1:inst|comb~828 Vhdl1:inst|comb~839 Vhdl1:inst|comb~875 Vhdl1:inst|UR[9] Vhdl1:inst|P3~22 Vhdl1:inst|Mux0~70 Vhdl1:inst|Mux0~71 Vhdl1:inst|Mux0~72 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 2.459ns 1.564ns 0.408ns 1.082ns 0.416ns 0.403ns 0.373ns 0.697ns 0.365ns 0.696ns 1.086ns } { 0.000ns 0.935ns 0.370ns 0.206ns 0.370ns 0.206ns 0.651ns 0.647ns 0.370ns 0.370ns 0.206ns 0.624ns 0.370ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.880 ns" { UPIN Vhdl1:inst|comb~840 Vhdl1:inst|comb~883 Vhdl1:inst|UR[14] Vhdl1:inst|Equal1~62 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.880 ns" { UPIN UPIN~combout Vhdl1:inst|comb~840 Vhdl1:inst|comb~883 Vhdl1:inst|UR[14] Vhdl1:inst|Equal1~62 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 2.045ns 0.398ns 0.369ns 0.686ns 0.692ns 1.121ns 1.086ns } { 0.000ns 0.935ns 0.497ns 0.370ns 0.206ns 0.529ns 0.206ns 0.370ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "14.874 ns" { UPIN Vhdl1:inst|comb~828 Vhdl1:inst|comb~839 Vhdl1:inst|comb~875 Vhdl1:inst|UR[9] Vhdl1:inst|P3~22 Vhdl1:inst|Mux0~70 Vhdl1:inst|Mux0~71 Vhdl1:inst|Mux0~72 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "14.874 ns" { UPIN UPIN~combout Vhdl1:inst|comb~828 Vhdl1:inst|comb~839 Vhdl1:inst|comb~875 Vhdl1:inst|UR[9] Vhdl1:inst|P3~22 Vhdl1:inst|Mux0~70 Vhdl1:inst|Mux0~71 Vhdl1:inst|Mux0~72 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 2.459ns 1.564ns 0.408ns 1.082ns 0.416ns 0.403ns 0.373ns 0.697ns 0.365ns 0.696ns 1.086ns } { 0.000ns 0.935ns 0.370ns 0.206ns 0.370ns 0.206ns 0.651ns 0.647ns 0.370ns 0.370ns 0.206ns 0.624ns 0.370ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.430 ns + " "Info: + Micro setup delay of destination is 1.430 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.860 ns" { Vhdl1:inst|LADD[0] Vhdl1:inst|Mux1~1201 Vhdl1:inst|Mux1~1204 Vhdl1:inst|Mux1~1205 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.860 ns" { Vhdl1:inst|LADD[0] Vhdl1:inst|Mux1~1201 Vhdl1:inst|Mux1~1204 Vhdl1:inst|Mux1~1205 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } { 0.000ns 0.714ns 0.366ns 0.700ns 0.362ns 0.364ns } { 0.000ns 0.366ns 0.206ns 0.370ns 0.206ns 0.206ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.880 ns" { UPIN Vhdl1:inst|comb~840 Vhdl1:inst|comb~883 Vhdl1:inst|UR[14] Vhdl1:inst|Equal1~62 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.880 ns" { UPIN UPIN~combout Vhdl1:inst|comb~840 Vhdl1:inst|comb~883 Vhdl1:inst|UR[14] Vhdl1:inst|Equal1~62 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 2.045ns 0.398ns 0.369ns 0.686ns 0.692ns 1.121ns 1.086ns } { 0.000ns 0.935ns 0.497ns 0.370ns 0.206ns 0.529ns 0.206ns 0.370ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "14.874 ns" { UPIN Vhdl1:inst|comb~828 Vhdl1:inst|comb~839 Vhdl1:inst|comb~875 Vhdl1:inst|UR[9] Vhdl1:inst|P3~22 Vhdl1:inst|Mux0~70 Vhdl1:inst|Mux0~71 Vhdl1:inst|Mux0~72 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "14.874 ns" { UPIN UPIN~combout Vhdl1:inst|comb~828 Vhdl1:inst|comb~839 Vhdl1:inst|comb~875 Vhdl1:inst|UR[9] Vhdl1:inst|P3~22 Vhdl1:inst|Mux0~70 Vhdl1:inst|Mux0~71 Vhdl1:inst|Mux0~72 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 2.459ns 1.564ns 0.408ns 1.082ns 0.416ns 0.403ns 0.373ns 0.697ns 0.365ns 0.696ns 1.086ns } { 0.000ns 0.935ns 0.370ns 0.206ns 0.370ns 0.206ns 0.651ns 0.647ns 0.370ns 0.370ns 0.206ns 0.624ns 0.370ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK_IN 165 " "Warning: Circuit may not operate. Detected 165 non-operational path(s) clocked by clock \"CLK_IN\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Vhdl1:inst\|LIFTOR\[2\] Vhdl1:inst\|LADD\[0\] CLK_IN 13.106 ns " "Info: Found hold time violation between source  pin or register \"Vhdl1:inst\|LIFTOR\[2\]\" and destination pin or register \"Vhdl1:inst\|LADD\[0\]\" for clock \"CLK_IN\" (Hold time is 13.106 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "17.327 ns + Largest " "Info: + Largest clock skew is 17.327 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 20.871 ns + Longest register " "Info: + Longest clock path from clock \"CLK_IN\" to destination register is 20.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns CLK_IN 1 CLK PIN_75 9 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 9; CLK Node = 'CLK_IN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { { 152 960 1128 168 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.923 ns) + CELL(0.970 ns) 3.848 ns Vhdl1:inst\|LIFTOR\[0\] 2 REG LCFF_X22_Y6_N1 23 " "Info: 2: + IC(1.923 ns) + CELL(0.970 ns) = 3.848 ns; Loc. = LCFF_X22_Y6_N1; Fanout = 23; REG Node = 'Vhdl1:inst\|LIFTOR\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.893 ns" { CLK_IN Vhdl1:inst|LIFTOR[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.615 ns) 5.244 ns Vhdl1:inst\|P2~662 3 COMB LCCOMB_X21_Y6_N12 1 " "Info: 3: + IC(0.781 ns) + CELL(0.615 ns) = 5.244 ns; Loc. = LCCOMB_X21_Y6_N12; Fanout = 1; COMB Node = 'Vhdl1:inst\|P2~662'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.396 ns" { Vhdl1:inst|LIFTOR[0] Vhdl1:inst|P2~662 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.366 ns) 6.630 ns Vhdl1:inst\|P2~663 4 COMB LCCOMB_X23_Y6_N14 1 " "Info: 4: + IC(1.020 ns) + CELL(0.366 ns) = 6.630 ns; Loc. = LCCOMB_X23_Y6_N14; Fanout = 1; COMB Node = 'Vhdl1:inst\|P2~663'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.386 ns" { Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.366 ns) 7.387 ns Vhdl1:inst\|P2~664 5 COMB LCCOMB_X23_Y6_N20 1 " "Info: 5: + IC(0.391 ns) + CELL(0.366 ns) = 7.387 ns; Loc. = LCCOMB_X23_Y6_N20; Fanout = 1; COMB Node = 'Vhdl1:inst\|P2~664'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.757 ns" { Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.366 ns) 8.135 ns Vhdl1:inst\|P2~665 6 COMB LCCOMB_X23_Y6_N10 5 " "Info: 6: + IC(0.382 ns) + CELL(0.366 ns) = 8.135 ns; Loc. = LCCOMB_X23_Y6_N10; Fanout = 5; COMB Node = 'Vhdl1:inst\|P2~665'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.748 ns" { Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.366 ns) 9.677 ns Vhdl1:inst\|P2~666 7 COMB LCCOMB_X22_Y10_N8 6 " "Info: 7: + IC(1.176 ns) + CELL(0.366 ns) = 9.677 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 6; COMB Node = 'Vhdl1:inst\|P2~666'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.542 ns" { Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.370 ns) 11.527 ns Vhdl1:inst\|comb~853 8 COMB LCCOMB_X19_Y7_N16 4 " "Info: 8: + IC(1.480 ns) + CELL(0.370 ns) = 11.527 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 4; COMB Node = 'Vhdl1:inst\|comb~853'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.850 ns" { Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.467 ns) + CELL(0.624 ns) 13.618 ns Vhdl1:inst\|comb~854 9 COMB LCCOMB_X21_Y8_N18 1 " "Info: 9: + IC(1.467 ns) + CELL(0.624 ns) = 13.618 ns; Loc. = LCCOMB_X21_Y8_N18; Fanout = 1; COMB Node = 'Vhdl1:inst\|comb~854'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.091 ns" { Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.206 ns) 14.500 ns Vhdl1:inst\|DR\[10\] 10 REG LCCOMB_X22_Y8_N2 1 " "Info: 10: + IC(0.676 ns) + CELL(0.206 ns) = 14.500 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 1; REG Node = 'Vhdl1:inst\|DR\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.882 ns" { Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 15.081 ns Vhdl1:inst\|P3~25 11 COMB LCCOMB_X22_Y8_N0 4 " "Info: 11: + IC(0.375 ns) + CELL(0.206 ns) = 15.081 ns; Loc. = LCCOMB_X22_Y8_N0; Fanout = 4; COMB Node = 'Vhdl1:inst\|P3~25'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.581 ns" { Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.529 ns) 16.001 ns Vhdl1:inst\|Mux1~1192 12 COMB LCCOMB_X22_Y8_N28 4 " "Info: 12: + IC(0.391 ns) + CELL(0.529 ns) = 16.001 ns; Loc. = LCCOMB_X22_Y8_N28; Fanout = 4; COMB Node = 'Vhdl1:inst\|Mux1~1192'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.920 ns" { Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 16.588 ns Vhdl1:inst\|LessThan6~106 13 COMB LCCOMB_X22_Y8_N8 2 " "Info: 13: + IC(0.381 ns) + CELL(0.206 ns) = 16.588 ns; Loc. = LCCOMB_X22_Y8_N8; Fanout = 2; COMB Node = 'Vhdl1:inst\|LessThan6~106'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.587 ns" { Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 } "NODE_NAME" } } { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.615 ns) 17.924 ns Vhdl1:inst\|Equal1~63 14 COMB LCCOMB_X23_Y8_N16 4 " "Info: 14: + IC(0.721 ns) + CELL(0.615 ns) = 17.924 ns; Loc. = LCCOMB_X23_Y8_N16; Fanout = 4; COMB Node = 'Vhdl1:inst\|Equal1~63'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.336 ns" { Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 } "NODE_NAME" } } { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.370 ns) 19.415 ns Vhdl1:inst\|LIFTOR\[3\]~787 15 COMB LCCOMB_X23_Y9_N4 1 " "Info: 15: + IC(1.121 ns) + CELL(0.370 ns) = 19.415 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 1; COMB Node = 'Vhdl1:inst\|LIFTOR\[3\]~787'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.491 ns" { Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.370 ns) 20.871 ns Vhdl1:inst\|LADD\[0\] 16 REG LCCOMB_X23_Y8_N0 13 " "Info: 16: + IC(1.086 ns) + CELL(0.370 ns) = 20.871 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst\|LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.456 ns" { Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.500 ns ( 35.94 % ) " "Info: Total cell delay = 7.500 ns ( 35.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.371 ns ( 64.06 % ) " "Info: Total interconnect delay = 13.371 ns ( 64.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "20.871 ns" { CLK_IN Vhdl1:inst|LIFTOR[0] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "20.871 ns" { CLK_IN CLK_IN~combout Vhdl1:inst|LIFTOR[0] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 1.923ns 0.781ns 1.020ns 0.391ns 0.382ns 1.176ns 1.480ns 1.467ns 0.676ns 0.375ns 0.391ns 0.381ns 0.721ns 1.121ns 1.086ns } { 0.000ns 0.955ns 0.970ns 0.615ns 0.366ns 0.366ns 0.366ns 0.366ns 0.370ns 0.624ns 0.206ns 0.206ns 0.529ns 0.206ns 0.615ns 0.370ns 0.370ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN source 3.544 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_IN\" to source register is 3.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns CLK_IN 1 CLK PIN_75 9 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 9; CLK Node = 'CLK_IN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { { 152 960 1128 168 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.923 ns) + CELL(0.666 ns) 3.544 ns Vhdl1:inst\|LIFTOR\[2\] 2 REG LCFF_X22_Y6_N9 23 " "Info: 2: + IC(1.923 ns) + CELL(0.666 ns) = 3.544 ns; Loc. = LCFF_X22_Y6_N9; Fanout = 23; REG Node = 'Vhdl1:inst\|LIFTOR\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.589 ns" { CLK_IN Vhdl1:inst|LIFTOR[2] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.621 ns ( 45.74 % ) " "Info: Total cell delay = 1.621 ns ( 45.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.923 ns ( 54.26 % ) " "Info: Total interconnect delay = 1.923 ns ( 54.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.544 ns" { CLK_IN Vhdl1:inst|LIFTOR[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.544 ns" { CLK_IN CLK_IN~combout Vhdl1:inst|LIFTOR[2] } { 0.000ns 0.000ns 1.923ns } { 0.000ns 0.955ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "20.871 ns" { CLK_IN Vhdl1:inst|LIFTOR[0] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "20.871 ns" { CLK_IN CLK_IN~combout Vhdl1:inst|LIFTOR[0] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 1.923ns 0.781ns 1.020ns 0.391ns 0.382ns 1.176ns 1.480ns 1.467ns 0.676ns 0.375ns 0.391ns 0.381ns 0.721ns 1.121ns 1.086ns } { 0.000ns 0.955ns 0.970ns 0.615ns 0.366ns 0.366ns 0.366ns 0.366ns 0.370ns 0.624ns 0.206ns 0.206ns 0.529ns 0.206ns 0.615ns 0.370ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.544 ns" { CLK_IN Vhdl1:inst|LIFTOR[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.544 ns" { CLK_IN CLK_IN~combout Vhdl1:inst|LIFTOR[2] } { 0.000ns 0.000ns 1.923ns } { 0.000ns 0.955ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.917 ns - Shortest register register " "Info: - Shortest register to register delay is 3.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Vhdl1:inst\|LIFTOR\[2\] 1 REG LCFF_X22_Y6_N9 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y6_N9; Fanout = 23; REG Node = 'Vhdl1:inst\|LIFTOR\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Vhdl1:inst|LIFTOR[2] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.979 ns) + CELL(0.624 ns) 2.603 ns Vhdl1:inst\|Mux1~1196 2 COMB LCCOMB_X23_Y8_N8 1 " "Info: 2: + IC(1.979 ns) + CELL(0.624 ns) = 2.603 ns; Loc. = LCCOMB_X23_Y8_N8; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux1~1196'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.603 ns" { Vhdl1:inst|LIFTOR[2] Vhdl1:inst|Mux1~1196 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 3.347 ns Vhdl1:inst\|Mux1~1213 3 COMB LCCOMB_X23_Y8_N10 1 " "Info: 3: + IC(0.374 ns) + CELL(0.370 ns) = 3.347 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux1~1213'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.744 ns" { Vhdl1:inst|Mux1~1196 Vhdl1:inst|Mux1~1213 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 3.917 ns Vhdl1:inst\|LADD\[0\] 4 REG LCCOMB_X23_Y8_N0 13 " "Info: 4: + IC(0.364 ns) + CELL(0.206 ns) = 3.917 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst\|LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.570 ns" { Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.200 ns ( 30.64 % ) " "Info: Total cell delay = 1.200 ns ( 30.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.717 ns ( 69.36 % ) " "Info: Total interconnect delay = 2.717 ns ( 69.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.917 ns" { Vhdl1:inst|LIFTOR[2] Vhdl1:inst|Mux1~1196 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.917 ns" { Vhdl1:inst|LIFTOR[2] Vhdl1:inst|Mux1~1196 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } { 0.000ns 1.979ns 0.374ns 0.364ns } { 0.000ns 0.624ns 0.370ns 0.206ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "20.871 ns" { CLK_IN Vhdl1:inst|LIFTOR[0] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "20.871 ns" { CLK_IN CLK_IN~combout Vhdl1:inst|LIFTOR[0] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 1.923ns 0.781ns 1.020ns 0.391ns 0.382ns 1.176ns 1.480ns 1.467ns 0.676ns 0.375ns 0.391ns 0.381ns 0.721ns 1.121ns 1.086ns } { 0.000ns 0.955ns 0.970ns 0.615ns 0.366ns 0.366ns 0.366ns 0.366ns 0.370ns 0.624ns 0.206ns 0.206ns 0.529ns 0.206ns 0.615ns 0.370ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.544 ns" { CLK_IN Vhdl1:inst|LIFTOR[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.544 ns" { CLK_IN CLK_IN~combout Vhdl1:inst|LIFTOR[2] } { 0.000ns 0.000ns 1.923ns } { 0.000ns 0.955ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.917 ns" { Vhdl1:inst|LIFTOR[2] Vhdl1:inst|Mux1~1196 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.917 ns" { Vhdl1:inst|LIFTOR[2] Vhdl1:inst|Mux1~1196 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } { 0.000ns 1.979ns 0.374ns 0.364ns } { 0.000ns 0.624ns 0.370ns 0.206ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "ST_CH 161 " "Warning: Circuit may not operate. Detected 161 non-operational path(s) clocked by clock \"ST_CH\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Vhdl1:inst\|UR\[14\] Vhdl1:inst\|LADD\[0\] ST_CH 11.53 ns " "Info: Found hold time violation between source  pin or register \"Vhdl1:inst\|UR\[14\]\" and destination pin or register \"Vhdl1:inst\|LADD\[0\]\" for clock \"ST_CH\" (Hold time is 11.53 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "16.539 ns + Largest " "Info: + Largest clock skew is 16.539 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ST_CH destination 21.883 ns + Longest register " "Info: + Longest clock path from clock \"ST_CH\" to destination register is 21.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns ST_CH 1 CLK PIN_104 17 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_104; Fanout = 17; CLK Node = 'ST_CH'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ST_CH } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { { 200 960 1128 216 "ST_CH" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.575 ns) + CELL(0.970 ns) 4.480 ns Vhdl1:inst\|DIR\[1\] 2 REG LCFF_X21_Y6_N7 13 " "Info: 2: + IC(2.575 ns) + CELL(0.970 ns) = 4.480 ns; Loc. = LCFF_X21_Y6_N7; Fanout = 13; REG Node = 'Vhdl1:inst\|DIR\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.545 ns" { ST_CH Vhdl1:inst|DIR[1] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.615 ns) 6.256 ns Vhdl1:inst\|P2~662 3 COMB LCCOMB_X21_Y6_N12 1 " "Info: 3: + IC(1.161 ns) + CELL(0.615 ns) = 6.256 ns; Loc. = LCCOMB_X21_Y6_N12; Fanout = 1; COMB Node = 'Vhdl1:inst\|P2~662'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.776 ns" { Vhdl1:inst|DIR[1] Vhdl1:inst|P2~662 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.366 ns) 7.642 ns Vhdl1:inst\|P2~663 4 COMB LCCOMB_X23_Y6_N14 1 " "Info: 4: + IC(1.020 ns) + CELL(0.366 ns) = 7.642 ns; Loc. = LCCOMB_X23_Y6_N14; Fanout = 1; COMB Node = 'Vhdl1:inst\|P2~663'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.386 ns" { Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.366 ns) 8.399 ns Vhdl1:inst\|P2~664 5 COMB LCCOMB_X23_Y6_N20 1 " "Info: 5: + IC(0.391 ns) + CELL(0.366 ns) = 8.399 ns; Loc. = LCCOMB_X23_Y6_N20; Fanout = 1; COMB Node = 'Vhdl1:inst\|P2~664'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.757 ns" { Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.366 ns) 9.147 ns Vhdl1:inst\|P2~665 6 COMB LCCOMB_X23_Y6_N10 5 " "Info: 6: + IC(0.382 ns) + CELL(0.366 ns) = 9.147 ns; Loc. = LCCOMB_X23_Y6_N10; Fanout = 5; COMB Node = 'Vhdl1:inst\|P2~665'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.748 ns" { Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.366 ns) 10.689 ns Vhdl1:inst\|P2~666 7 COMB LCCOMB_X22_Y10_N8 6 " "Info: 7: + IC(1.176 ns) + CELL(0.366 ns) = 10.689 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 6; COMB Node = 'Vhdl1:inst\|P2~666'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.542 ns" { Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.370 ns) 12.539 ns Vhdl1:inst\|comb~853 8 COMB LCCOMB_X19_Y7_N16 4 " "Info: 8: + IC(1.480 ns) + CELL(0.370 ns) = 12.539 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 4; COMB Node = 'Vhdl1:inst\|comb~853'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.850 ns" { Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.467 ns) + CELL(0.624 ns) 14.630 ns Vhdl1:inst\|comb~854 9 COMB LCCOMB_X21_Y8_N18 1 " "Info: 9: + IC(1.467 ns) + CELL(0.624 ns) = 14.630 ns; Loc. = LCCOMB_X21_Y8_N18; Fanout = 1; COMB Node = 'Vhdl1:inst\|comb~854'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.091 ns" { Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.206 ns) 15.512 ns Vhdl1:inst\|DR\[10\] 10 REG LCCOMB_X22_Y8_N2 1 " "Info: 10: + IC(0.676 ns) + CELL(0.206 ns) = 15.512 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 1; REG Node = 'Vhdl1:inst\|DR\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.882 ns" { Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 16.093 ns Vhdl1:inst\|P3~25 11 COMB LCCOMB_X22_Y8_N0 4 " "Info: 11: + IC(0.375 ns) + CELL(0.206 ns) = 16.093 ns; Loc. = LCCOMB_X22_Y8_N0; Fanout = 4; COMB Node = 'Vhdl1:inst\|P3~25'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.581 ns" { Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.529 ns) 17.013 ns Vhdl1:inst\|Mux1~1192 12 COMB LCCOMB_X22_Y8_N28 4 " "Info: 12: + IC(0.391 ns) + CELL(0.529 ns) = 17.013 ns; Loc. = LCCOMB_X22_Y8_N28; Fanout = 4; COMB Node = 'Vhdl1:inst\|Mux1~1192'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.920 ns" { Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 17.600 ns Vhdl1:inst\|LessThan6~106 13 COMB LCCOMB_X22_Y8_N8 2 " "Info: 13: + IC(0.381 ns) + CELL(0.206 ns) = 17.600 ns; Loc. = LCCOMB_X22_Y8_N8; Fanout = 2; COMB Node = 'Vhdl1:inst\|LessThan6~106'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.587 ns" { Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 } "NODE_NAME" } } { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.615 ns) 18.936 ns Vhdl1:inst\|Equal1~63 14 COMB LCCOMB_X23_Y8_N16 4 " "Info: 14: + IC(0.721 ns) + CELL(0.615 ns) = 18.936 ns; Loc. = LCCOMB_X23_Y8_N16; Fanout = 4; COMB Node = 'Vhdl1:inst\|Equal1~63'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.336 ns" { Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 } "NODE_NAME" } } { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.370 ns) 20.427 ns Vhdl1:inst\|LIFTOR\[3\]~787 15 COMB LCCOMB_X23_Y9_N4 1 " "Info: 15: + IC(1.121 ns) + CELL(0.370 ns) = 20.427 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 1; COMB Node = 'Vhdl1:inst\|LIFTOR\[3\]~787'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.491 ns" { Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.370 ns) 21.883 ns Vhdl1:inst\|LADD\[0\] 16 REG LCCOMB_X23_Y8_N0 13 " "Info: 16: + IC(1.086 ns) + CELL(0.370 ns) = 21.883 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst\|LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.456 ns" { Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.480 ns ( 34.18 % ) " "Info: Total cell delay = 7.480 ns ( 34.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.403 ns ( 65.82 % ) " "Info: Total interconnect delay = 14.403 ns ( 65.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "21.883 ns" { ST_CH Vhdl1:inst|DIR[1] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "21.883 ns" { ST_CH ST_CH~combout Vhdl1:inst|DIR[1] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 2.575ns 1.161ns 1.020ns 0.391ns 0.382ns 1.176ns 1.480ns 1.467ns 0.676ns 0.375ns 0.391ns 0.381ns 0.721ns 1.121ns 1.086ns } { 0.000ns 0.935ns 0.970ns 0.615ns 0.366ns 0.366ns 0.366ns 0.366ns 0.370ns 0.624ns 0.206ns 0.206ns 0.529ns 0.206ns 0.615ns 0.370ns 0.370ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ST_CH source 5.344 ns - Shortest register " "Info: - Shortest clock path from clock \"ST_CH\" to source register is 5.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns ST_CH 1 CLK PIN_104 17 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_104; Fanout = 17; CLK Node = 'ST_CH'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ST_CH } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { { 200 960 1128 216 "ST_CH" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.696 ns) + CELL(0.370 ns) 4.001 ns Vhdl1:inst\|comb~840 2 COMB LCCOMB_X21_Y8_N16 4 " "Info: 2: + IC(2.696 ns) + CELL(0.370 ns) = 4.001 ns; Loc. = LCCOMB_X21_Y8_N16; Fanout = 4; COMB Node = 'Vhdl1:inst\|comb~840'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.066 ns" { ST_CH Vhdl1:inst|comb~840 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.370 ns) 4.769 ns Vhdl1:inst\|comb~883 3 COMB LCCOMB_X21_Y8_N30 1 " "Info: 3: + IC(0.398 ns) + CELL(0.370 ns) = 4.769 ns; Loc. = LCCOMB_X21_Y8_N30; Fanout = 1; COMB Node = 'Vhdl1:inst\|comb~883'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.768 ns" { Vhdl1:inst|comb~840 Vhdl1:inst|comb~883 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 5.344 ns Vhdl1:inst\|UR\[14\] 4 REG LCCOMB_X21_Y8_N26 2 " "Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 5.344 ns; Loc. = LCCOMB_X21_Y8_N26; Fanout = 2; REG Node = 'Vhdl1:inst\|UR\[14\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.575 ns" { Vhdl1:inst|comb~883 Vhdl1:inst|UR[14] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.881 ns ( 35.20 % ) " "Info: Total cell delay = 1.881 ns ( 35.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.463 ns ( 64.80 % ) " "Info: Total interconnect delay = 3.463 ns ( 64.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.344 ns" { ST_CH Vhdl1:inst|comb~840 Vhdl1:inst|comb~883 Vhdl1:inst|UR[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.344 ns" { ST_CH ST_CH~combout Vhdl1:inst|comb~840 Vhdl1:inst|comb~883 Vhdl1:inst|UR[14] } { 0.000ns 0.000ns 2.696ns 0.398ns 0.369ns } { 0.000ns 0.935ns 0.370ns 0.370ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "21.883 ns" { ST_CH Vhdl1:inst|DIR[1] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "21.883 ns" { ST_CH ST_CH~combout Vhdl1:inst|DIR[1] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 2.575ns 1.161ns 1.020ns 0.391ns 0.382ns 1.176ns 1.480ns 1.467ns 0.676ns 0.375ns 0.391ns 0.381ns 0.721ns 1.121ns 1.086ns } { 0.000ns 0.935ns 0.970ns 0.615ns 0.366ns 0.366ns 0.366ns 0.366ns 0.370ns 0.624ns 0.206ns 0.206ns 0.529ns 0.206ns 0.615ns 0.370ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.344 ns" { ST_CH Vhdl1:inst|comb~840 Vhdl1:inst|comb~883 Vhdl1:inst|UR[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.344 ns" { ST_CH ST_CH~combout Vhdl1:inst|comb~840 Vhdl1:inst|comb~883 Vhdl1:inst|UR[14] } { 0.000ns 0.000ns 2.696ns 0.398ns 0.369ns } { 0.000ns 0.935ns 0.370ns 0.370ns 0.206ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.009 ns - Shortest register register " "Info: - Shortest register to register delay is 5.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Vhdl1:inst\|UR\[14\] 1 REG LCCOMB_X21_Y8_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y8_N26; Fanout = 2; REG Node = 'Vhdl1:inst\|UR\[14\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Vhdl1:inst|UR[14] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.624 ns) 1.013 ns Vhdl1:inst\|P3~37 2 COMB LCCOMB_X21_Y8_N6 2 " "Info: 2: + IC(0.389 ns) + CELL(0.624 ns) = 1.013 ns; Loc. = LCCOMB_X21_Y8_N6; Fanout = 2; COMB Node = 'Vhdl1:inst\|P3~37'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.013 ns" { Vhdl1:inst|UR[14] Vhdl1:inst|P3~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.624 ns) 2.650 ns Vhdl1:inst\|P3~42 3 COMB LCCOMB_X24_Y8_N12 1 " "Info: 3: + IC(1.013 ns) + CELL(0.624 ns) = 2.650 ns; Loc. = LCCOMB_X24_Y8_N12; Fanout = 1; COMB Node = 'Vhdl1:inst\|P3~42'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.637 ns" { Vhdl1:inst|P3~37 Vhdl1:inst|P3~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.366 ns) 3.695 ns Vhdl1:inst\|Mux1~1196 4 COMB LCCOMB_X23_Y8_N8 1 " "Info: 4: + IC(0.679 ns) + CELL(0.366 ns) = 3.695 ns; Loc. = LCCOMB_X23_Y8_N8; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux1~1196'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.045 ns" { Vhdl1:inst|P3~42 Vhdl1:inst|Mux1~1196 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 4.439 ns Vhdl1:inst\|Mux1~1213 5 COMB LCCOMB_X23_Y8_N10 1 " "Info: 5: + IC(0.374 ns) + CELL(0.370 ns) = 4.439 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux1~1213'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.744 ns" { Vhdl1:inst|Mux1~1196 Vhdl1:inst|Mux1~1213 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 5.009 ns Vhdl1:inst\|LADD\[0\] 6 REG LCCOMB_X23_Y8_N0 13 " "Info: 6: + IC(0.364 ns) + CELL(0.206 ns) = 5.009 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst\|LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.570 ns" { Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.190 ns ( 43.72 % ) " "Info: Total cell delay = 2.190 ns ( 43.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.819 ns ( 56.28 % ) " "Info: Total interconnect delay = 2.819 ns ( 56.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.009 ns" { Vhdl1:inst|UR[14] Vhdl1:inst|P3~37 Vhdl1:inst|P3~42 Vhdl1:inst|Mux1~1196 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.009 ns" { Vhdl1:inst|UR[14] Vhdl1:inst|P3~37 Vhdl1:inst|P3~42 Vhdl1:inst|Mux1~1196 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } { 0.000ns 0.389ns 1.013ns 0.679ns 0.374ns 0.364ns } { 0.000ns 0.624ns 0.624ns 0.366ns 0.370ns 0.206ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "21.883 ns" { ST_CH Vhdl1:inst|DIR[1] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "21.883 ns" { ST_CH ST_CH~combout Vhdl1:inst|DIR[1] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~853 Vhdl1:inst|comb~854 Vhdl1:inst|DR[10] Vhdl1:inst|P3~25 Vhdl1:inst|Mux1~1192 Vhdl1:inst|LessThan6~106 Vhdl1:inst|Equal1~63 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 2.575ns 1.161ns 1.020ns 0.391ns 0.382ns 1.176ns 1.480ns 1.467ns 0.676ns 0.375ns 0.391ns 0.381ns 0.721ns 1.121ns 1.086ns } { 0.000ns 0.935ns 0.970ns 0.615ns 0.366ns 0.366ns 0.366ns 0.366ns 0.370ns 0.624ns 0.206ns 0.206ns 0.529ns 0.206ns 0.615ns 0.370ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.344 ns" { ST_CH Vhdl1:inst|comb~840 Vhdl1:inst|comb~883 Vhdl1:inst|UR[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.344 ns" { ST_CH ST_CH~combout Vhdl1:inst|comb~840 Vhdl1:inst|comb~883 Vhdl1:inst|UR[14] } { 0.000ns 0.000ns 2.696ns 0.398ns 0.369ns } { 0.000ns 0.935ns 0.370ns 0.370ns 0.206ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.009 ns" { Vhdl1:inst|UR[14] Vhdl1:inst|P3~37 Vhdl1:inst|P3~42 Vhdl1:inst|Mux1~1196 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.009 ns" { Vhdl1:inst|UR[14] Vhdl1:inst|P3~37 Vhdl1:inst|P3~42 Vhdl1:inst|Mux1~1196 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } { 0.000ns 0.389ns 1.013ns 0.679ns 0.374ns 0.364ns } { 0.000ns 0.624ns 0.624ns 0.366ns 0.370ns 0.206ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "DOWNIN 17 " "Warning: Circuit may not operate. Detected 17 non-operational path(s) clocked by clock \"DOWNIN\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Vhdl1:inst\|DR\[16\] Vhdl1:inst\|LADD\[0\] DOWNIN 4.812 ns " "Info: Found hold time violation between source  pin or register \"Vhdl1:inst\|DR\[16\]\" and destination pin or register \"Vhdl1:inst\|LADD\[0\]\" for clock \"DOWNIN\" (Hold time is 4.812 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.864 ns + Largest " "Info: + Largest clock skew is 9.864 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DOWNIN destination 14.519 ns + Longest register " "Info: + Longest clock path from clock \"DOWNIN\" to destination register is 14.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns DOWNIN 1 CLK PIN_94 5 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_94; Fanout = 5; CLK Node = 'DOWNIN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { DOWNIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { { 184 960 1128 200 "DOWNIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.428 ns) + CELL(0.651 ns) 4.014 ns Vhdl1:inst\|comb~822 2 COMB LCCOMB_X23_Y6_N0 10 " "Info: 2: + IC(2.428 ns) + CELL(0.651 ns) = 4.014 ns; Loc. = LCCOMB_X23_Y6_N0; Fanout = 10; COMB Node = 'Vhdl1:inst\|comb~822'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.079 ns" { DOWNIN Vhdl1:inst|comb~822 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.206 ns) 5.267 ns Vhdl1:inst\|comb~835 3 COMB LCCOMB_X22_Y7_N18 4 " "Info: 3: + IC(1.047 ns) + CELL(0.206 ns) = 5.267 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 4; COMB Node = 'Vhdl1:inst\|comb~835'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.253 ns" { Vhdl1:inst|comb~822 Vhdl1:inst|comb~835 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.624 ns) 6.280 ns Vhdl1:inst\|comb~838 4 COMB LCCOMB_X22_Y7_N20 1 " "Info: 4: + IC(0.389 ns) + CELL(0.624 ns) = 6.280 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 1; COMB Node = 'Vhdl1:inst\|comb~838'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.013 ns" { Vhdl1:inst|comb~835 Vhdl1:inst|comb~838 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.206 ns) 7.546 ns Vhdl1:inst\|DR\[13\] 5 REG LCCOMB_X23_Y6_N16 2 " "Info: 5: + IC(1.060 ns) + CELL(0.206 ns) = 7.546 ns; Loc. = LCCOMB_X23_Y6_N16; Fanout = 2; REG Node = 'Vhdl1:inst\|DR\[13\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.266 ns" { Vhdl1:inst|comb~838 Vhdl1:inst|DR[13] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.319 ns) 8.259 ns Vhdl1:inst\|P3~34 6 COMB LCCOMB_X23_Y6_N12 5 " "Info: 6: + IC(0.394 ns) + CELL(0.319 ns) = 8.259 ns; Loc. = LCCOMB_X23_Y6_N12; Fanout = 5; COMB Node = 'Vhdl1:inst\|P3~34'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.713 ns" { Vhdl1:inst|DR[13] Vhdl1:inst|P3~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.370 ns) 9.765 ns Vhdl1:inst\|Mux0~66 7 COMB LCCOMB_X22_Y9_N18 1 " "Info: 7: + IC(1.136 ns) + CELL(0.370 ns) = 9.765 ns; Loc. = LCCOMB_X22_Y9_N18; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux0~66'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.506 ns" { Vhdl1:inst|P3~34 Vhdl1:inst|Mux0~66 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.623 ns) 10.754 ns Vhdl1:inst\|Mux0~67 8 COMB LCCOMB_X22_Y9_N22 1 " "Info: 8: + IC(0.366 ns) + CELL(0.623 ns) = 10.754 ns; Loc. = LCCOMB_X22_Y9_N22; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux0~67'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.989 ns" { Vhdl1:inst|Mux0~66 Vhdl1:inst|Mux0~67 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.624 ns) 11.743 ns Vhdl1:inst\|Mux0~75 9 COMB LCCOMB_X22_Y9_N24 2 " "Info: 9: + IC(0.365 ns) + CELL(0.624 ns) = 11.743 ns; Loc. = LCCOMB_X22_Y9_N24; Fanout = 2; COMB Node = 'Vhdl1:inst\|Mux0~75'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.989 ns" { Vhdl1:inst|Mux0~67 Vhdl1:inst|Mux0~75 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.624 ns) 13.063 ns Vhdl1:inst\|LIFTOR\[3\]~787 10 COMB LCCOMB_X23_Y9_N4 1 " "Info: 10: + IC(0.696 ns) + CELL(0.624 ns) = 13.063 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 1; COMB Node = 'Vhdl1:inst\|LIFTOR\[3\]~787'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.320 ns" { Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.370 ns) 14.519 ns Vhdl1:inst\|LADD\[0\] 11 REG LCCOMB_X23_Y8_N0 13 " "Info: 11: + IC(1.086 ns) + CELL(0.370 ns) = 14.519 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst\|LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.456 ns" { Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.552 ns ( 38.24 % ) " "Info: Total cell delay = 5.552 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.967 ns ( 61.76 % ) " "Info: Total interconnect delay = 8.967 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "14.519 ns" { DOWNIN Vhdl1:inst|comb~822 Vhdl1:inst|comb~835 Vhdl1:inst|comb~838 Vhdl1:inst|DR[13] Vhdl1:inst|P3~34 Vhdl1:inst|Mux0~66 Vhdl1:inst|Mux0~67 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "14.519 ns" { DOWNIN DOWNIN~combout Vhdl1:inst|comb~822 Vhdl1:inst|comb~835 Vhdl1:inst|comb~838 Vhdl1:inst|DR[13] Vhdl1:inst|P3~34 Vhdl1:inst|Mux0~66 Vhdl1:inst|Mux0~67 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 2.428ns 1.047ns 0.389ns 1.060ns 0.394ns 1.136ns 0.366ns 0.365ns 0.696ns 1.086ns } { 0.000ns 0.935ns 0.651ns 0.206ns 0.624ns 0.206ns 0.319ns 0.370ns 0.623ns 0.624ns 0.624ns 0.370ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DOWNIN source 4.655 ns - Shortest register " "Info: - Shortest clock path from clock \"DOWNIN\" to source register is 4.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns DOWNIN 1 CLK PIN_94 5 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_94; Fanout = 5; CLK Node = 'DOWNIN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { DOWNIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { { 184 960 1128 200 "DOWNIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.010 ns) + CELL(0.206 ns) 3.151 ns Vhdl1:inst\|P2~666 2 COMB LCCOMB_X22_Y10_N8 6 " "Info: 2: + IC(2.010 ns) + CELL(0.206 ns) = 3.151 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 6; COMB Node = 'Vhdl1:inst\|P2~666'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.216 ns" { DOWNIN Vhdl1:inst|P2~666 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.366 ns) 3.916 ns Vhdl1:inst\|comb~888 3 COMB LCCOMB_X22_Y10_N20 1 " "Info: 3: + IC(0.399 ns) + CELL(0.366 ns) = 3.916 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 1; COMB Node = 'Vhdl1:inst\|comb~888'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.765 ns" { Vhdl1:inst|P2~666 Vhdl1:inst|comb~888 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.370 ns) 4.655 ns Vhdl1:inst\|DR\[16\] 4 REG LCCOMB_X22_Y10_N18 1 " "Info: 4: + IC(0.369 ns) + CELL(0.370 ns) = 4.655 ns; Loc. = LCCOMB_X22_Y10_N18; Fanout = 1; REG Node = 'Vhdl1:inst\|DR\[16\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.739 ns" { Vhdl1:inst|comb~888 Vhdl1:inst|DR[16] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.877 ns ( 40.32 % ) " "Info: Total cell delay = 1.877 ns ( 40.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.778 ns ( 59.68 % ) " "Info: Total interconnect delay = 2.778 ns ( 59.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.655 ns" { DOWNIN Vhdl1:inst|P2~666 Vhdl1:inst|comb~888 Vhdl1:inst|DR[16] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.655 ns" { DOWNIN DOWNIN~combout Vhdl1:inst|P2~666 Vhdl1:inst|comb~888 Vhdl1:inst|DR[16] } { 0.000ns 0.000ns 2.010ns 0.399ns 0.369ns } { 0.000ns 0.935ns 0.206ns 0.366ns 0.370ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "14.519 ns" { DOWNIN Vhdl1:inst|comb~822 Vhdl1:inst|comb~835 Vhdl1:inst|comb~838 Vhdl1:inst|DR[13] Vhdl1:inst|P3~34 Vhdl1:inst|Mux0~66 Vhdl1:inst|Mux0~67 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "14.519 ns" { DOWNIN DOWNIN~combout Vhdl1:inst|comb~822 Vhdl1:inst|comb~835 Vhdl1:inst|comb~838 Vhdl1:inst|DR[13] Vhdl1:inst|P3~34 Vhdl1:inst|Mux0~66 Vhdl1:inst|Mux0~67 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 2.428ns 1.047ns 0.389ns 1.060ns 0.394ns 1.136ns 0.366ns 0.365ns 0.696ns 1.086ns } { 0.000ns 0.935ns 0.651ns 0.206ns 0.624ns 0.206ns 0.319ns 0.370ns 0.623ns 0.624ns 0.624ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.655 ns" { DOWNIN Vhdl1:inst|P2~666 Vhdl1:inst|comb~888 Vhdl1:inst|DR[16] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.655 ns" { DOWNIN DOWNIN~combout Vhdl1:inst|P2~666 Vhdl1:inst|comb~888 Vhdl1:inst|DR[16] } { 0.000ns 0.000ns 2.010ns 0.399ns 0.369ns } { 0.000ns 0.935ns 0.206ns 0.366ns 0.370ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.052 ns - Shortest register register " "Info: - Shortest register to register delay is 5.052 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Vhdl1:inst\|DR\[16\] 1 REG LCCOMB_X22_Y10_N18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y10_N18; Fanout = 1; REG Node = 'Vhdl1:inst\|DR\[16\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Vhdl1:inst|DR[16] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 0.582 ns Vhdl1:inst\|P3~43 2 COMB LCCOMB_X22_Y10_N0 4 " "Info: 2: + IC(0.376 ns) + CELL(0.206 ns) = 0.582 ns; Loc. = LCCOMB_X22_Y10_N0; Fanout = 4; COMB Node = 'Vhdl1:inst\|P3~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.582 ns" { Vhdl1:inst|DR[16] Vhdl1:inst|P3~43 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.460 ns) + CELL(0.651 ns) 2.693 ns Vhdl1:inst\|P3~42 3 COMB LCCOMB_X24_Y8_N12 1 " "Info: 3: + IC(1.460 ns) + CELL(0.651 ns) = 2.693 ns; Loc. = LCCOMB_X24_Y8_N12; Fanout = 1; COMB Node = 'Vhdl1:inst\|P3~42'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.111 ns" { Vhdl1:inst|P3~43 Vhdl1:inst|P3~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.366 ns) 3.738 ns Vhdl1:inst\|Mux1~1196 4 COMB LCCOMB_X23_Y8_N8 1 " "Info: 4: + IC(0.679 ns) + CELL(0.366 ns) = 3.738 ns; Loc. = LCCOMB_X23_Y8_N8; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux1~1196'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.045 ns" { Vhdl1:inst|P3~42 Vhdl1:inst|Mux1~1196 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 4.482 ns Vhdl1:inst\|Mux1~1213 5 COMB LCCOMB_X23_Y8_N10 1 " "Info: 5: + IC(0.374 ns) + CELL(0.370 ns) = 4.482 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux1~1213'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.744 ns" { Vhdl1:inst|Mux1~1196 Vhdl1:inst|Mux1~1213 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 5.052 ns Vhdl1:inst\|LADD\[0\] 6 REG LCCOMB_X23_Y8_N0 13 " "Info: 6: + IC(0.364 ns) + CELL(0.206 ns) = 5.052 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst\|LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.570 ns" { Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.799 ns ( 35.61 % ) " "Info: Total cell delay = 1.799 ns ( 35.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.253 ns ( 64.39 % ) " "Info: Total interconnect delay = 3.253 ns ( 64.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.052 ns" { Vhdl1:inst|DR[16] Vhdl1:inst|P3~43 Vhdl1:inst|P3~42 Vhdl1:inst|Mux1~1196 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.052 ns" { Vhdl1:inst|DR[16] Vhdl1:inst|P3~43 Vhdl1:inst|P3~42 Vhdl1:inst|Mux1~1196 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } { 0.000ns 0.376ns 1.460ns 0.679ns 0.374ns 0.364ns } { 0.000ns 0.206ns 0.651ns 0.366ns 0.370ns 0.206ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "14.519 ns" { DOWNIN Vhdl1:inst|comb~822 Vhdl1:inst|comb~835 Vhdl1:inst|comb~838 Vhdl1:inst|DR[13] Vhdl1:inst|P3~34 Vhdl1:inst|Mux0~66 Vhdl1:inst|Mux0~67 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "14.519 ns" { DOWNIN DOWNIN~combout Vhdl1:inst|comb~822 Vhdl1:inst|comb~835 Vhdl1:inst|comb~838 Vhdl1:inst|DR[13] Vhdl1:inst|P3~34 Vhdl1:inst|Mux0~66 Vhdl1:inst|Mux0~67 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 2.428ns 1.047ns 0.389ns 1.060ns 0.394ns 1.136ns 0.366ns 0.365ns 0.696ns 1.086ns } { 0.000ns 0.935ns 0.651ns 0.206ns 0.624ns 0.206ns 0.319ns 0.370ns 0.623ns 0.624ns 0.624ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.655 ns" { DOWNIN Vhdl1:inst|P2~666 Vhdl1:inst|comb~888 Vhdl1:inst|DR[16] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.655 ns" { DOWNIN DOWNIN~combout Vhdl1:inst|P2~666 Vhdl1:inst|comb~888 Vhdl1:inst|DR[16] } { 0.000ns 0.000ns 2.010ns 0.399ns 0.369ns } { 0.000ns 0.935ns 0.206ns 0.366ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.052 ns" { Vhdl1:inst|DR[16] Vhdl1:inst|P3~43 Vhdl1:inst|P3~42 Vhdl1:inst|Mux1~1196 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.052 ns" { Vhdl1:inst|DR[16] Vhdl1:inst|P3~43 Vhdl1:inst|P3~42 Vhdl1:inst|Mux1~1196 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } { 0.000ns 0.376ns 1.460ns 0.679ns 0.374ns 0.364ns } { 0.000ns 0.206ns 0.651ns 0.366ns 0.370ns 0.206ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "UPIN 17 " "Warning: Circuit may not operate. Detected 17 non-operational path(s) clocked by clock \"UPIN\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Vhdl1:inst\|UR\[10\] Vhdl1:inst\|LADD\[0\] UPIN 5.245 ns " "Info: Found hold time violation between source  pin or register \"Vhdl1:inst\|UR\[10\]\" and destination pin or register \"Vhdl1:inst\|LADD\[0\]\" for clock \"UPIN\" (Hold time is 5.245 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.814 ns + Largest " "Info: + Largest clock skew is 9.814 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UPIN destination 14.874 ns + Longest register " "Info: + Longest clock path from clock \"UPIN\" to destination register is 14.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns UPIN 1 CLK PIN_93 8 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_93; Fanout = 8; CLK Node = 'UPIN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { UPIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { { 168 960 1128 184 "UPIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.459 ns) + CELL(0.370 ns) 3.764 ns Vhdl1:inst\|comb~828 2 COMB LCCOMB_X23_Y6_N30 10 " "Info: 2: + IC(2.459 ns) + CELL(0.370 ns) = 3.764 ns; Loc. = LCCOMB_X23_Y6_N30; Fanout = 10; COMB Node = 'Vhdl1:inst\|comb~828'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.829 ns" { UPIN Vhdl1:inst|comb~828 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.206 ns) 5.534 ns Vhdl1:inst\|comb~839 3 COMB LCCOMB_X22_Y7_N14 4 " "Info: 3: + IC(1.564 ns) + CELL(0.206 ns) = 5.534 ns; Loc. = LCCOMB_X22_Y7_N14; Fanout = 4; COMB Node = 'Vhdl1:inst\|comb~839'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.770 ns" { Vhdl1:inst|comb~828 Vhdl1:inst|comb~839 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.370 ns) 6.312 ns Vhdl1:inst\|comb~875 4 COMB LCCOMB_X22_Y7_N10 1 " "Info: 4: + IC(0.408 ns) + CELL(0.370 ns) = 6.312 ns; Loc. = LCCOMB_X22_Y7_N10; Fanout = 1; COMB Node = 'Vhdl1:inst\|comb~875'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.778 ns" { Vhdl1:inst|comb~839 Vhdl1:inst|comb~875 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.206 ns) 7.600 ns Vhdl1:inst\|UR\[9\] 5 REG LCCOMB_X22_Y9_N6 2 " "Info: 5: + IC(1.082 ns) + CELL(0.206 ns) = 7.600 ns; Loc. = LCCOMB_X22_Y9_N6; Fanout = 2; REG Node = 'Vhdl1:inst\|UR\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.288 ns" { Vhdl1:inst|comb~875 Vhdl1:inst|UR[9] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.651 ns) 8.667 ns Vhdl1:inst\|P3~22 6 COMB LCCOMB_X22_Y9_N16 5 " "Info: 6: + IC(0.416 ns) + CELL(0.651 ns) = 8.667 ns; Loc. = LCCOMB_X22_Y9_N16; Fanout = 5; COMB Node = 'Vhdl1:inst\|P3~22'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.067 ns" { Vhdl1:inst|UR[9] Vhdl1:inst|P3~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.647 ns) 9.717 ns Vhdl1:inst\|Mux0~70 7 COMB LCCOMB_X22_Y9_N4 1 " "Info: 7: + IC(0.403 ns) + CELL(0.647 ns) = 9.717 ns; Loc. = LCCOMB_X22_Y9_N4; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux0~70'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.050 ns" { Vhdl1:inst|P3~22 Vhdl1:inst|Mux0~70 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.370 ns) 10.460 ns Vhdl1:inst\|Mux0~71 8 COMB LCCOMB_X22_Y9_N2 1 " "Info: 8: + IC(0.373 ns) + CELL(0.370 ns) = 10.460 ns; Loc. = LCCOMB_X22_Y9_N2; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux0~71'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.743 ns" { Vhdl1:inst|Mux0~70 Vhdl1:inst|Mux0~71 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.370 ns) 11.527 ns Vhdl1:inst\|Mux0~72 9 COMB LCCOMB_X22_Y9_N30 1 " "Info: 9: + IC(0.697 ns) + CELL(0.370 ns) = 11.527 ns; Loc. = LCCOMB_X22_Y9_N30; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux0~72'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.067 ns" { Vhdl1:inst|Mux0~71 Vhdl1:inst|Mux0~72 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 12.098 ns Vhdl1:inst\|Mux0~75 10 COMB LCCOMB_X22_Y9_N24 2 " "Info: 10: + IC(0.365 ns) + CELL(0.206 ns) = 12.098 ns; Loc. = LCCOMB_X22_Y9_N24; Fanout = 2; COMB Node = 'Vhdl1:inst\|Mux0~75'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.571 ns" { Vhdl1:inst|Mux0~72 Vhdl1:inst|Mux0~75 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.624 ns) 13.418 ns Vhdl1:inst\|LIFTOR\[3\]~787 11 COMB LCCOMB_X23_Y9_N4 1 " "Info: 11: + IC(0.696 ns) + CELL(0.624 ns) = 13.418 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 1; COMB Node = 'Vhdl1:inst\|LIFTOR\[3\]~787'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.320 ns" { Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.370 ns) 14.874 ns Vhdl1:inst\|LADD\[0\] 12 REG LCCOMB_X23_Y8_N0 13 " "Info: 12: + IC(1.086 ns) + CELL(0.370 ns) = 14.874 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst\|LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.456 ns" { Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.325 ns ( 35.80 % ) " "Info: Total cell delay = 5.325 ns ( 35.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.549 ns ( 64.20 % ) " "Info: Total interconnect delay = 9.549 ns ( 64.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "14.874 ns" { UPIN Vhdl1:inst|comb~828 Vhdl1:inst|comb~839 Vhdl1:inst|comb~875 Vhdl1:inst|UR[9] Vhdl1:inst|P3~22 Vhdl1:inst|Mux0~70 Vhdl1:inst|Mux0~71 Vhdl1:inst|Mux0~72 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "14.874 ns" { UPIN UPIN~combout Vhdl1:inst|comb~828 Vhdl1:inst|comb~839 Vhdl1:inst|comb~875 Vhdl1:inst|UR[9] Vhdl1:inst|P3~22 Vhdl1:inst|Mux0~70 Vhdl1:inst|Mux0~71 Vhdl1:inst|Mux0~72 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 2.459ns 1.564ns 0.408ns 1.082ns 0.416ns 0.403ns 0.373ns 0.697ns 0.365ns 0.696ns 1.086ns } { 0.000ns 0.935ns 0.370ns 0.206ns 0.370ns 0.206ns 0.651ns 0.647ns 0.370ns 0.370ns 0.206ns 0.624ns 0.370ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UPIN source 5.060 ns - Shortest register " "Info: - Shortest clock path from clock \"UPIN\" to source register is 5.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns UPIN 1 CLK PIN_93 8 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_93; Fanout = 8; CLK Node = 'UPIN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { UPIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { { 168 960 1128 184 "UPIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.037 ns) + CELL(0.202 ns) 3.174 ns Vhdl1:inst\|comb~857 2 COMB LCCOMB_X21_Y8_N8 2 " "Info: 2: + IC(2.037 ns) + CELL(0.202 ns) = 3.174 ns; Loc. = LCCOMB_X21_Y8_N8; Fanout = 2; COMB Node = 'Vhdl1:inst\|comb~857'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.239 ns" { UPIN Vhdl1:inst|comb~857 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.624 ns) 4.183 ns Vhdl1:inst\|comb~858 3 COMB LCCOMB_X21_Y8_N24 1 " "Info: 3: + IC(0.385 ns) + CELL(0.624 ns) = 4.183 ns; Loc. = LCCOMB_X21_Y8_N24; Fanout = 1; COMB Node = 'Vhdl1:inst\|comb~858'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.009 ns" { Vhdl1:inst|comb~857 Vhdl1:inst|comb~858 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.206 ns) 5.060 ns Vhdl1:inst\|UR\[10\] 4 REG LCCOMB_X22_Y8_N24 1 " "Info: 4: + IC(0.671 ns) + CELL(0.206 ns) = 5.060 ns; Loc. = LCCOMB_X22_Y8_N24; Fanout = 1; REG Node = 'Vhdl1:inst\|UR\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.877 ns" { Vhdl1:inst|comb~858 Vhdl1:inst|UR[10] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.967 ns ( 38.87 % ) " "Info: Total cell delay = 1.967 ns ( 38.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.093 ns ( 61.13 % ) " "Info: Total interconnect delay = 3.093 ns ( 61.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.060 ns" { UPIN Vhdl1:inst|comb~857 Vhdl1:inst|comb~858 Vhdl1:inst|UR[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.060 ns" { UPIN UPIN~combout Vhdl1:inst|comb~857 Vhdl1:inst|comb~858 Vhdl1:inst|UR[10] } { 0.000ns 0.000ns 2.037ns 0.385ns 0.671ns } { 0.000ns 0.935ns 0.202ns 0.624ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "14.874 ns" { UPIN Vhdl1:inst|comb~828 Vhdl1:inst|comb~839 Vhdl1:inst|comb~875 Vhdl1:inst|UR[9] Vhdl1:inst|P3~22 Vhdl1:inst|Mux0~70 Vhdl1:inst|Mux0~71 Vhdl1:inst|Mux0~72 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "14.874 ns" { UPIN UPIN~combout Vhdl1:inst|comb~828 Vhdl1:inst|comb~839 Vhdl1:inst|comb~875 Vhdl1:inst|UR[9] Vhdl1:inst|P3~22 Vhdl1:inst|Mux0~70 Vhdl1:inst|Mux0~71 Vhdl1:inst|Mux0~72 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 2.459ns 1.564ns 0.408ns 1.082ns 0.416ns 0.403ns 0.373ns 0.697ns 0.365ns 0.696ns 1.086ns } { 0.000ns 0.935ns 0.370ns 0.206ns 0.370ns 0.206ns 0.651ns 0.647ns 0.370ns 0.370ns 0.206ns 0.624ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.060 ns" { UPIN Vhdl1:inst|comb~857 Vhdl1:inst|comb~858 Vhdl1:inst|UR[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.060 ns" { UPIN UPIN~combout Vhdl1:inst|comb~857 Vhdl1:inst|comb~858 Vhdl1:inst|UR[10] } { 0.000ns 0.000ns 2.037ns 0.385ns 0.671ns } { 0.000ns 0.935ns 0.202ns 0.624ns 0.206ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.569 ns - Shortest register register " "Info: - Shortest register to register delay is 4.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Vhdl1:inst\|UR\[10\] 1 REG LCCOMB_X22_Y8_N24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y8_N24; Fanout = 1; REG Node = 'Vhdl1:inst\|UR\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Vhdl1:inst|UR[10] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.319 ns) 0.700 ns Vhdl1:inst\|P3~25 2 COMB LCCOMB_X22_Y8_N0 4 " "Info: 2: + IC(0.381 ns) + CELL(0.319 ns) = 0.700 ns; Loc. = LCCOMB_X22_Y8_N0; Fanout = 4; COMB Node = 'Vhdl1:inst\|P3~25'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.700 ns" { Vhdl1:inst|UR[10] Vhdl1:inst|P3~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.370 ns) 2.115 ns Vhdl1:inst\|P3~1176 3 COMB LCCOMB_X23_Y8_N2 1 " "Info: 3: + IC(1.045 ns) + CELL(0.370 ns) = 2.115 ns; Loc. = LCCOMB_X23_Y8_N2; Fanout = 1; COMB Node = 'Vhdl1:inst\|P3~1176'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.415 ns" { Vhdl1:inst|P3~25 Vhdl1:inst|P3~1176 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 2.683 ns Vhdl1:inst\|Mux1~1195 4 COMB LCCOMB_X23_Y8_N26 1 " "Info: 4: + IC(0.362 ns) + CELL(0.206 ns) = 2.683 ns; Loc. = LCCOMB_X23_Y8_N26; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux1~1195'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.568 ns" { Vhdl1:inst|P3~1176 Vhdl1:inst|Mux1~1195 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 3.255 ns Vhdl1:inst\|Mux1~1196 5 COMB LCCOMB_X23_Y8_N8 1 " "Info: 5: + IC(0.366 ns) + CELL(0.206 ns) = 3.255 ns; Loc. = LCCOMB_X23_Y8_N8; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux1~1196'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.572 ns" { Vhdl1:inst|Mux1~1195 Vhdl1:inst|Mux1~1196 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 3.999 ns Vhdl1:inst\|Mux1~1213 6 COMB LCCOMB_X23_Y8_N10 1 " "Info: 6: + IC(0.374 ns) + CELL(0.370 ns) = 3.999 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 1; COMB Node = 'Vhdl1:inst\|Mux1~1213'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.744 ns" { Vhdl1:inst|Mux1~1196 Vhdl1:inst|Mux1~1213 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 4.569 ns Vhdl1:inst\|LADD\[0\] 7 REG LCCOMB_X23_Y8_N0 13 " "Info: 7: + IC(0.364 ns) + CELL(0.206 ns) = 4.569 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst\|LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.570 ns" { Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 36.70 % ) " "Info: Total cell delay = 1.677 ns ( 36.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.892 ns ( 63.30 % ) " "Info: Total interconnect delay = 2.892 ns ( 63.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.569 ns" { Vhdl1:inst|UR[10] Vhdl1:inst|P3~25 Vhdl1:inst|P3~1176 Vhdl1:inst|Mux1~1195 Vhdl1:inst|Mux1~1196 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.569 ns" { Vhdl1:inst|UR[10] Vhdl1:inst|P3~25 Vhdl1:inst|P3~1176 Vhdl1:inst|Mux1~1195 Vhdl1:inst|Mux1~1196 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } { 0.000ns 0.381ns 1.045ns 0.362ns 0.366ns 0.374ns 0.364ns } { 0.000ns 0.319ns 0.370ns 0.206ns 0.206ns 0.370ns 0.206ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "14.874 ns" { UPIN Vhdl1:inst|comb~828 Vhdl1:inst|comb~839 Vhdl1:inst|comb~875 Vhdl1:inst|UR[9] Vhdl1:inst|P3~22 Vhdl1:inst|Mux0~70 Vhdl1:inst|Mux0~71 Vhdl1:inst|Mux0~72 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "14.874 ns" { UPIN UPIN~combout Vhdl1:inst|comb~828 Vhdl1:inst|comb~839 Vhdl1:inst|comb~875 Vhdl1:inst|UR[9] Vhdl1:inst|P3~22 Vhdl1:inst|Mux0~70 Vhdl1:inst|Mux0~71 Vhdl1:inst|Mux0~72 Vhdl1:inst|Mux0~75 Vhdl1:inst|LIFTOR[3]~787 Vhdl1:inst|LADD[0] } { 0.000ns 0.000ns 2.459ns 1.564ns 0.408ns 1.082ns 0.416ns 0.403ns 0.373ns 0.697ns 0.365ns 0.696ns 1.086ns } { 0.000ns 0.935ns 0.370ns 0.206ns 0.370ns 0.206ns 0.651ns 0.647ns 0.370ns 0.370ns 0.206ns 0.624ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.060 ns" { UPIN Vhdl1:inst|comb~857 Vhdl1:inst|comb~858 Vhdl1:inst|UR[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.060 ns" { UPIN UPIN~combout Vhdl1:inst|comb~857 Vhdl1:inst|comb~858 Vhdl1:inst|UR[10] } { 0.000ns 0.000ns 2.037ns 0.385ns 0.671ns } { 0.000ns 0.935ns 0.202ns 0.624ns 0.206ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.569 ns" { Vhdl1:inst|UR[10] Vhdl1:inst|P3~25 Vhdl1:inst|P3~1176 Vhdl1:inst|Mux1~1195 Vhdl1:inst|Mux1~1196 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.569 ns" { Vhdl1:inst|UR[10] Vhdl1:inst|P3~25 Vhdl1:inst|P3~1176 Vhdl1:inst|Mux1~1195 Vhdl1:inst|Mux1~1196 Vhdl1:inst|Mux1~1213 Vhdl1:inst|LADD[0] } { 0.000ns 0.381ns 1.045ns 0.362ns 0.366ns 0.374ns 0.364ns } { 0.000ns 0.319ns 0.370ns 0.206ns 0.206ns 0.370ns 0.206ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Vhdl1:inst\|LIFTOR\[2\] RUN_STOP CLK_IN 8.320 ns register " "Info: tsu for register \"Vhdl1:inst\|LIFTOR\[2\]\" (data pin = \"RUN_STOP\", clock pin = \"CLK_IN\") is 8.320 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.904 ns + Longest pin register " "Info: + Longest pin to register delay is 11.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns RUN_STOP 1 PIN PIN_112 34 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_112; Fanout = 34; PIN Node = 'RUN_STOP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { RUN_STOP } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { { 248 960 1128 264 "RUN_STOP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.863 ns) + CELL(0.580 ns) 9.377 ns Vhdl1:inst\|LADD\[1\]~23 2 COMB LCCOMB_X23_Y8_N4 8 " "Info: 2: + IC(7.863 ns) + CELL(0.580 ns) = 9.377 ns; Loc. = LCCOMB_X23_Y8_N4; Fanout = 8; COMB Node = 'Vhdl1:inst\|LADD\[1\]~23'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.443 ns" { RUN_STOP Vhdl1:inst|LADD[1]~23 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.206 ns) 10.726 ns Vhdl1:inst\|LIFTOR\[2\]~781 3 COMB LCCOMB_X22_Y6_N10 4 " "Info: 3: + IC(1.143 ns) + CELL(0.206 ns) = 10.726 ns; Loc. = LCCOMB_X22_Y6_N10; Fanout = 4; COMB Node = 'Vhdl1:inst\|LIFTOR\[2\]~781'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.349 ns" { Vhdl1:inst|LADD[1]~23 Vhdl1:inst|LIFTOR[2]~781 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.855 ns) 11.904 ns Vhdl1:inst\|LIFTOR\[2\] 4 REG LCFF_X22_Y6_N9 23 " "Info: 4: + IC(0.323 ns) + CELL(0.855 ns) = 11.904 ns; Loc. = LCFF_X22_Y6_N9; Fanout = 23; REG Node = 'Vhdl1:inst\|LIFTOR\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.178 ns" { Vhdl1:inst|LIFTOR[2]~781 Vhdl1:inst|LIFTOR[2] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.575 ns ( 21.63 % ) " "Info: Total cell delay = 2.575 ns ( 21.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.329 ns ( 78.37 % ) " "Info: Total interconnect delay = 9.329 ns ( 78.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.904 ns" { RUN_STOP Vhdl1:inst|LADD[1]~23 Vhdl1:inst|LIFTOR[2]~781 Vhdl1:inst|LIFTOR[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.904 ns" { RUN_STOP RUN_STOP~combout Vhdl1:inst|LADD[1]~23 Vhdl1:inst|LIFTOR[2]~781 Vhdl1:inst|LIFTOR[2] } { 0.000ns 0.000ns 7.863ns 1.143ns 0.323ns } { 0.000ns 0.934ns 0.580ns 0.206ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 3.544 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_IN\" to destination register is 3.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns CLK_IN 1 CLK PIN_75 9 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 9; CLK Node = 'CLK_IN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { { 152 960 1128 168 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.923 ns) + CELL(0.666 ns) 3.544 ns Vhdl1:inst\|LIFTOR\[2\] 2 REG LCFF_X22_Y6_N9 23 " "Info: 2: + IC(1.923 ns) + CELL(0.666 ns) = 3.544 ns; Loc. = LCFF_X22_Y6_N9; Fanout = 23; REG Node = 'Vhdl1:inst\|LIFTOR\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.589 ns" { CLK_IN Vhdl1:inst|LIFTOR[2] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.621 ns ( 45.74 % ) " "Info: Total cell delay = 1.621 ns ( 45.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.923 ns ( 54.26 % ) " "Info: Total interconnect delay = 1.923 ns ( 54.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.544 ns" { CLK_IN Vhdl1:inst|LIFTOR[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.544 ns" { CLK_IN CLK_IN~combout Vhdl1:inst|LIFTOR[2] } { 0.000ns 0.000ns 1.923ns } { 0.000ns 0.955ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.904 ns" { RUN_STOP Vhdl1:inst|LADD[1]~23 Vhdl1:inst|LIFTOR[2]~781 Vhdl1:inst|LIFTOR[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.904 ns" { RUN_STOP RUN_STOP~combout Vhdl1:inst|LADD[1]~23 Vhdl1:inst|LIFTOR[2]~781 Vhdl1:inst|LIFTOR[2] } { 0.000ns 0.000ns 7.863ns 1.143ns 0.323ns } { 0.000ns 0.934ns 0.580ns 0.206ns 0.855ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.544 ns" { CLK_IN Vhdl1:inst|LIFTOR[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.544 ns" { CLK_IN CLK_IN~combout Vhdl1:inst|LIFTOR[2] } { 0.000ns 0.000ns 1.923ns } { 0.000ns 0.955ns 0.666ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ST_CH DIRECT\[3\] Vhdl1:inst\|DIR\[0\] 13.020 ns register " "Info: tco from clock \"ST_CH\" to destination pin \"DIRECT\[3\]\" through register \"Vhdl1:inst\|DIR\[0\]\" is 13.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ST_CH source 4.121 ns + Longest register " "Info: + Longest clock path from clock \"ST_CH\" to source register is 4.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns ST_CH 1 CLK PIN_104 17 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_104; Fanout = 17; CLK Node = 'ST_CH'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ST_CH } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { { 200 960 1128 216 "ST_CH" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.520 ns) + CELL(0.666 ns) 4.121 ns Vhdl1:inst\|DIR\[0\] 2 REG LCFF_X23_Y6_N9 19 " "Info: 2: + IC(2.520 ns) + CELL(0.666 ns) = 4.121 ns; Loc. = LCFF_X23_Y6_N9; Fanout = 19; REG Node = 'Vhdl1:inst\|DIR\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.186 ns" { ST_CH Vhdl1:inst|DIR[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 38.85 % ) " "Info: Total cell delay = 1.601 ns ( 38.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.520 ns ( 61.15 % ) " "Info: Total interconnect delay = 2.520 ns ( 61.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.121 ns" { ST_CH Vhdl1:inst|DIR[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.121 ns" { ST_CH ST_CH~combout Vhdl1:inst|DIR[0] } { 0.000ns 0.000ns 2.520ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.595 ns + Longest register pin " "Info: + Longest register to pin delay is 8.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Vhdl1:inst\|DIR\[0\] 1 REG LCFF_X23_Y6_N9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y6_N9; Fanout = 19; REG Node = 'Vhdl1:inst\|DIR\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Vhdl1:inst|DIR[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.651 ns) 1.767 ns Vhdl1:inst\|Add0~138 2 COMB LCCOMB_X21_Y6_N0 12 " "Info: 2: + IC(1.116 ns) + CELL(0.651 ns) = 1.767 ns; Loc. = LCCOMB_X21_Y6_N0; Fanout = 12; COMB Node = 'Vhdl1:inst\|Add0~138'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.767 ns" { Vhdl1:inst|DIR[0] Vhdl1:inst|Add0~138 } "NODE_NAME" } } { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.772 ns) + CELL(3.056 ns) 8.595 ns DIRECT\[3\] 3 PIN PIN_4 0 " "Info: 3: + IC(3.772 ns) + CELL(3.056 ns) = 8.595 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'DIRECT\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.828 ns" { Vhdl1:inst|Add0~138 DIRECT[3] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { { 200 1368 1544 216 "DIRECT\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.707 ns ( 43.13 % ) " "Info: Total cell delay = 3.707 ns ( 43.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.888 ns ( 56.87 % ) " "Info: Total interconnect delay = 4.888 ns ( 56.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.595 ns" { Vhdl1:inst|DIR[0] Vhdl1:inst|Add0~138 DIRECT[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.595 ns" { Vhdl1:inst|DIR[0] Vhdl1:inst|Add0~138 DIRECT[3] } { 0.000ns 1.116ns 3.772ns } { 0.000ns 0.651ns 3.056ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.121 ns" { ST_CH Vhdl1:inst|DIR[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.121 ns" { ST_CH ST_CH~combout Vhdl1:inst|DIR[0] } { 0.000ns 0.000ns 2.520ns } { 0.000ns 0.935ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.595 ns" { Vhdl1:inst|DIR[0] Vhdl1:inst|Add0~138 DIRECT[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.595 ns" { Vhdl1:inst|DIR[0] Vhdl1:inst|Add0~138 DIRECT[3] } { 0.000ns 1.116ns 3.772ns } { 0.000ns 0.651ns 3.056ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "Vhdl1:inst\|DR\[3\] ST_CH ST_CH 9.682 ns register " "Info: th for register \"Vhdl1:inst\|DR\[3\]\" (data pin = \"ST_CH\", clock pin = \"ST_CH\") is 9.682 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ST_CH destination 14.996 ns + Longest register " "Info: + Longest clock path from clock \"ST_CH\" to destination register is 14.996 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns ST_CH 1 CLK PIN_104 17 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_104; Fanout = 17; CLK Node = 'ST_CH'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ST_CH } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { { 200 960 1128 216 "ST_CH" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.575 ns) + CELL(0.970 ns) 4.480 ns Vhdl1:inst\|DIR\[1\] 2 REG LCFF_X21_Y6_N7 13 " "Info: 2: + IC(2.575 ns) + CELL(0.970 ns) = 4.480 ns; Loc. = LCFF_X21_Y6_N7; Fanout = 13; REG Node = 'Vhdl1:inst\|DIR\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.545 ns" { ST_CH Vhdl1:inst|DIR[1] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.615 ns) 6.256 ns Vhdl1:inst\|P2~662 3 COMB LCCOMB_X21_Y6_N12 1 " "Info: 3: + IC(1.161 ns) + CELL(0.615 ns) = 6.256 ns; Loc. = LCCOMB_X21_Y6_N12; Fanout = 1; COMB Node = 'Vhdl1:inst\|P2~662'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.776 ns" { Vhdl1:inst|DIR[1] Vhdl1:inst|P2~662 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.366 ns) 7.642 ns Vhdl1:inst\|P2~663 4 COMB LCCOMB_X23_Y6_N14 1 " "Info: 4: + IC(1.020 ns) + CELL(0.366 ns) = 7.642 ns; Loc. = LCCOMB_X23_Y6_N14; Fanout = 1; COMB Node = 'Vhdl1:inst\|P2~663'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.386 ns" { Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.366 ns) 8.399 ns Vhdl1:inst\|P2~664 5 COMB LCCOMB_X23_Y6_N20 1 " "Info: 5: + IC(0.391 ns) + CELL(0.366 ns) = 8.399 ns; Loc. = LCCOMB_X23_Y6_N20; Fanout = 1; COMB Node = 'Vhdl1:inst\|P2~664'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.757 ns" { Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.366 ns) 9.147 ns Vhdl1:inst\|P2~665 6 COMB LCCOMB_X23_Y6_N10 5 " "Info: 6: + IC(0.382 ns) + CELL(0.366 ns) = 9.147 ns; Loc. = LCCOMB_X23_Y6_N10; Fanout = 5; COMB Node = 'Vhdl1:inst\|P2~665'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.748 ns" { Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.366 ns) 10.689 ns Vhdl1:inst\|P2~666 7 COMB LCCOMB_X22_Y10_N8 6 " "Info: 7: + IC(1.176 ns) + CELL(0.366 ns) = 10.689 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 6; COMB Node = 'Vhdl1:inst\|P2~666'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.542 ns" { Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.499 ns) 12.701 ns Vhdl1:inst\|comb~826 8 COMB LCCOMB_X19_Y7_N26 4 " "Info: 8: + IC(1.513 ns) + CELL(0.499 ns) = 12.701 ns; Loc. = LCCOMB_X19_Y7_N26; Fanout = 4; COMB Node = 'Vhdl1:inst\|comb~826'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.012 ns" { Vhdl1:inst|P2~666 Vhdl1:inst|comb~826 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.650 ns) 14.421 ns Vhdl1:inst\|comb~871 9 COMB LCCOMB_X21_Y7_N26 1 " "Info: 9: + IC(1.070 ns) + CELL(0.650 ns) = 14.421 ns; Loc. = LCCOMB_X21_Y7_N26; Fanout = 1; COMB Node = 'Vhdl1:inst\|comb~871'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.720 ns" { Vhdl1:inst|comb~826 Vhdl1:inst|comb~871 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 14.996 ns Vhdl1:inst\|DR\[3\] 10 REG LCCOMB_X21_Y7_N30 2 " "Info: 10: + IC(0.369 ns) + CELL(0.206 ns) = 14.996 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 2; REG Node = 'Vhdl1:inst\|DR\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.575 ns" { Vhdl1:inst|comb~871 Vhdl1:inst|DR[3] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.339 ns ( 35.60 % ) " "Info: Total cell delay = 5.339 ns ( 35.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.657 ns ( 64.40 % ) " "Info: Total interconnect delay = 9.657 ns ( 64.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "14.996 ns" { ST_CH Vhdl1:inst|DIR[1] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~826 Vhdl1:inst|comb~871 Vhdl1:inst|DR[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "14.996 ns" { ST_CH ST_CH~combout Vhdl1:inst|DIR[1] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~826 Vhdl1:inst|comb~871 Vhdl1:inst|DR[3] } { 0.000ns 0.000ns 2.575ns 1.161ns 1.020ns 0.391ns 0.382ns 1.176ns 1.513ns 1.070ns 0.369ns } { 0.000ns 0.935ns 0.970ns 0.615ns 0.366ns 0.366ns 0.366ns 0.366ns 0.499ns 0.650ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.314 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns ST_CH 1 CLK PIN_104 17 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_104; Fanout = 17; CLK Node = 'ST_CH'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ST_CH } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { { 200 960 1128 216 "ST_CH" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.576 ns) + CELL(0.370 ns) 3.881 ns Vhdl1:inst\|comb~822 2 COMB LCCOMB_X23_Y6_N0 10 " "Info: 2: + IC(2.576 ns) + CELL(0.370 ns) = 3.881 ns; Loc. = LCCOMB_X23_Y6_N0; Fanout = 10; COMB Node = 'Vhdl1:inst\|comb~822'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.946 ns" { ST_CH Vhdl1:inst|comb~822 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.370 ns) 5.314 ns Vhdl1:inst\|DR\[3\] 3 REG LCCOMB_X21_Y7_N30 2 " "Info: 3: + IC(1.063 ns) + CELL(0.370 ns) = 5.314 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 2; REG Node = 'Vhdl1:inst\|DR\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.433 ns" { Vhdl1:inst|comb~822 Vhdl1:inst|DR[3] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.675 ns ( 31.52 % ) " "Info: Total cell delay = 1.675 ns ( 31.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.639 ns ( 68.48 % ) " "Info: Total interconnect delay = 3.639 ns ( 68.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.314 ns" { ST_CH Vhdl1:inst|comb~822 Vhdl1:inst|DR[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.314 ns" { ST_CH ST_CH~combout Vhdl1:inst|comb~822 Vhdl1:inst|DR[3] } { 0.000ns 0.000ns 2.576ns 1.063ns } { 0.000ns 0.935ns 0.370ns 0.370ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "14.996 ns" { ST_CH Vhdl1:inst|DIR[1] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~826 Vhdl1:inst|comb~871 Vhdl1:inst|DR[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "14.996 ns" { ST_CH ST_CH~combout Vhdl1:inst|DIR[1] Vhdl1:inst|P2~662 Vhdl1:inst|P2~663 Vhdl1:inst|P2~664 Vhdl1:inst|P2~665 Vhdl1:inst|P2~666 Vhdl1:inst|comb~826 Vhdl1:inst|comb~871 Vhdl1:inst|DR[3] } { 0.000ns 0.000ns 2.575ns 1.161ns 1.020ns 0.391ns 0.382ns 1.176ns 1.513ns 1.070ns 0.369ns } { 0.000ns 0.935ns 0.970ns 0.615ns 0.366ns 0.366ns 0.366ns 0.366ns 0.499ns 0.650ns 0.206ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.314 ns" { ST_CH Vhdl1:inst|comb~822 Vhdl1:inst|DR[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.314 ns" { ST_CH ST_CH~combout Vhdl1:inst|comb~822 Vhdl1:inst|DR[3] } { 0.000ns 0.000ns 2.576ns 1.063ns } { 0.000ns 0.935ns 0.370ns 0.370ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 40 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 01 05:28:30 2006 " "Info: Processing ended: Sun Jan 01 05:28:30 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
