#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 7;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028226ddb990 .scope module, "Register_tb" "Register_tb" 2 10;
 .timescale -6 -7;
v0000028226e92370_0 .var "_dirrInput", 2 0;
v0000028226e920f0_0 .var "_dirrOutput1", 2 0;
v0000028226e91f10_0 .var "_dirrOutput2", 2 0;
v0000028226e92190_0 .var "_enableWrite", 0 0;
v0000028226e922d0_0 .var "_inputData", 31 0;
v0000028226e91bf0_0 .net "_outputData1", 31 0, v0000028226e915b0_0;  1 drivers
v0000028226e91470_0 .net "_outputData2", 31 0, v0000028226e91fb0_0;  1 drivers
S_0000028226ea5ce0 .scope module, "registro" "registersArray" 2 56, 3 10 0, S_0000028226ddb990;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inputData";
    .port_info 1 /INPUT 3 "dirrInput";
    .port_info 2 /INPUT 3 "dirrOutput1";
    .port_info 3 /INPUT 3 "dirrOutput2";
    .port_info 4 /OUTPUT 32 "outputData1";
    .port_info 5 /OUTPUT 32 "outputData2";
    .port_info 6 /INPUT 1 "write_en";
P_0000028226ea5e70 .param/l "BITS_ADDR" 0 3 12, +C4<00000000000000000000000000000011>;
P_0000028226ea5ea8 .param/l "BITS_DATA" 0 3 11, +C4<00000000000000000000000000100000>;
v0000028226ea5f70_0 .var "R0", 31 0;
v0000028226dd66e0_0 .var "R1", 31 0;
v0000028226ea6010_0 .var "R2", 31 0;
v0000028226ea60b0_0 .var "R3", 31 0;
v0000028226e89f20_0 .var "R4", 31 0;
v0000028226e89fc0_0 .var "R5", 31 0;
v0000028226e8a060_0 .var "R6", 31 0;
v0000028226e8a100_0 .var "R7", 31 0;
v0000028226e8a1a0_0 .net "dirrInput", 2 0, v0000028226e92370_0;  1 drivers
v0000028226e8a240_0 .net "dirrOutput1", 2 0, v0000028226e920f0_0;  1 drivers
v0000028226e8a2e0_0 .net "dirrOutput2", 2 0, v0000028226e91f10_0;  1 drivers
v0000028226e92230_0 .net "inputData", 31 0, v0000028226e922d0_0;  1 drivers
v0000028226e915b0_0 .var "outputData1", 31 0;
v0000028226e91fb0_0 .var "outputData2", 31 0;
v0000028226e92050_0 .net "write_en", 0 0, v0000028226e92190_0;  1 drivers
E_0000028226e852d0 .event anyedge, v0000028226e8a2e0_0;
E_0000028226e85110 .event anyedge, v0000028226e8a240_0;
E_0000028226e848d0 .event anyedge, v0000028226e8a1a0_0;
    .scope S_0000028226ea5ce0;
T_0 ;
    %wait E_0000028226e848d0;
    %load/vec4 v0000028226e92050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000028226e8a1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %jmp T_0.11;
T_0.2 ;
    %load/vec4 v0000028226e92230_0;
    %store/vec4 v0000028226ea5f70_0, 0, 32;
    %jmp T_0.11;
T_0.3 ;
    %load/vec4 v0000028226e92230_0;
    %store/vec4 v0000028226dd66e0_0, 0, 32;
    %jmp T_0.11;
T_0.4 ;
    %load/vec4 v0000028226e92230_0;
    %store/vec4 v0000028226ea6010_0, 0, 32;
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v0000028226e92230_0;
    %store/vec4 v0000028226ea60b0_0, 0, 32;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v0000028226e92230_0;
    %store/vec4 v0000028226e89f20_0, 0, 32;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0000028226e92230_0;
    %store/vec4 v0000028226e89fc0_0, 0, 32;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0000028226e92230_0;
    %store/vec4 v0000028226e8a060_0, 0, 32;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0000028226e92230_0;
    %store/vec4 v0000028226e8a100_0, 0, 32;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000028226ea5ce0;
T_1 ;
    %wait E_0000028226e85110;
    %load/vec4 v0000028226e8a240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0000028226ea5f70_0;
    %store/vec4 v0000028226e915b0_0, 0, 32;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v0000028226dd66e0_0;
    %store/vec4 v0000028226e915b0_0, 0, 32;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v0000028226ea6010_0;
    %store/vec4 v0000028226e915b0_0, 0, 32;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v0000028226ea60b0_0;
    %store/vec4 v0000028226e915b0_0, 0, 32;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0000028226e89f20_0;
    %store/vec4 v0000028226e915b0_0, 0, 32;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v0000028226e89fc0_0;
    %store/vec4 v0000028226e915b0_0, 0, 32;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0000028226e8a060_0;
    %store/vec4 v0000028226e915b0_0, 0, 32;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v0000028226e8a100_0;
    %store/vec4 v0000028226e915b0_0, 0, 32;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000028226ea5ce0;
T_2 ;
    %wait E_0000028226e852d0;
    %load/vec4 v0000028226e8a2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0000028226ea5f70_0;
    %store/vec4 v0000028226e91fb0_0, 0, 32;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0000028226dd66e0_0;
    %store/vec4 v0000028226e91fb0_0, 0, 32;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0000028226ea6010_0;
    %store/vec4 v0000028226e91fb0_0, 0, 32;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0000028226ea60b0_0;
    %store/vec4 v0000028226e91fb0_0, 0, 32;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0000028226e89f20_0;
    %store/vec4 v0000028226e91fb0_0, 0, 32;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0000028226e89fc0_0;
    %store/vec4 v0000028226e91fb0_0, 0, 32;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0000028226e8a060_0;
    %store/vec4 v0000028226e91fb0_0, 0, 32;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0000028226e8a100_0;
    %store/vec4 v0000028226e91fb0_0, 0, 32;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000028226ddb990;
T_3 ;
    %vpi_call 2 26 "$dumpfile", "registros.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars" {0 0 0};
    %vpi_call 2 31 "$monitor", "\012_inputData : %b \012_dirrInput : %b \012_dirrOutput1 : %b \012_dirrOutput2 : %b \012_outputData1 : %b \012_outputData2 : %b \012_enableWrite : %b \012\012###############################################", v0000028226e922d0_0, v0000028226e92370_0, v0000028226e920f0_0, v0000028226e91f10_0, v0000028226e91bf0_0, v0000028226e91470_0, v0000028226e92190_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028226e92190_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2901265150, 0, 32;
    %store/vec4 v0000028226e922d0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028226e92370_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028226e920f0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0000028226e922d0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028226e92370_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028226e920f0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0000028226e922d0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000028226e92370_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000028226e920f0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028226e91f10_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028226e92190_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000028226e922d0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000028226e92370_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000028226e920f0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028226e920f0_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "registros_tb.v";
    "registros.v";
