{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"kernel_aFeeder"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"kernel_aFeeder.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"kernel_aFeeder.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":5
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":178
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":7
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":244
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_aFeeder_DB_0_ibuffer"
                  , "Start Cycle":"12"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":8
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":267
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_aFeeder_DB_0_ibuffer"
                  , "Start Cycle":"13"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":9
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":244
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_aFeeder_DB_0_ibuffer"
                  , "Start Cycle":"14"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":10
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":267
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_aFeeder_DB_0_ibuffer"
                  , "Start Cycle":"15"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":11
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":244
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_aFeeder_DB_0_ibuffer"
                  , "Start Cycle":"16"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":12
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":267
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_aFeeder_DB_0_ibuffer"
                  , "Start Cycle":"17"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":13
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":244
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_aFeeder_DB_0_ibuffer"
                  , "Start Cycle":"18"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":14
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":267
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_aFeeder_DB_0_ibuffer"
                  , "Start Cycle":"19"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":15
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":244
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_aFeeder_DB_0_ibuffer"
                  , "Start Cycle":"20"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":16
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":267
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_aFeeder_DB_0_ibuffer"
                  , "Start Cycle":"21"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":17
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":244
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_aFeeder_DB_0_ibuffer"
                  , "Start Cycle":"22"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":18
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":267
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_aFeeder_DB_0_ibuffer"
                  , "Start Cycle":"23"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":19
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":244
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_aFeeder_DB_0_ibuffer"
                  , "Start Cycle":"24"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":20
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":267
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_aFeeder_DB_0_ibuffer"
                  , "Start Cycle":"25"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":21
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":244
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_aFeeder_DB_0_ibuffer"
                  , "Start Cycle":"26"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":22
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":267
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_aFeeder_DB_0_ibuffer"
                  , "Start Cycle":"27"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":23
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":279
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"4096 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"34"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":25
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":169
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"26"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":26
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"34"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"34"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":27
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":28
              , "name":"_aFeeder_DB_0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":158
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"131072B requested\n131072B implemented"
                    }
                  ]
                  , "Requested size":"131072 bytes"
                  , "Implemented size":"131072 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"512 bits"
                  , "Bank depth":"256 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":53
      , "name":"kernel_bFeeder"
      , "children":
      [
        {
          "type":"bb"
          , "id":54
          , "name":"kernel_bFeeder.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":55
          , "name":"kernel_bFeeder.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":56
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":388
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":58
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":454
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_bFeeder_DB_0_ibuffer"
                  , "Start Cycle":"12"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":59
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":476
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_bFeeder_DB_0_ibuffer"
                  , "Start Cycle":"13"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":60
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":454
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_bFeeder_DB_0_ibuffer"
                  , "Start Cycle":"14"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":61
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":476
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_bFeeder_DB_0_ibuffer"
                  , "Start Cycle":"15"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":62
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":454
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_bFeeder_DB_0_ibuffer"
                  , "Start Cycle":"16"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":63
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":476
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_bFeeder_DB_0_ibuffer"
                  , "Start Cycle":"17"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":64
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":454
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_bFeeder_DB_0_ibuffer"
                  , "Start Cycle":"18"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":65
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":476
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_bFeeder_DB_0_ibuffer"
                  , "Start Cycle":"19"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":66
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":454
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_bFeeder_DB_0_ibuffer"
                  , "Start Cycle":"20"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":67
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":476
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_bFeeder_DB_0_ibuffer"
                  , "Start Cycle":"21"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":68
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":454
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_bFeeder_DB_0_ibuffer"
                  , "Start Cycle":"22"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":69
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":476
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_bFeeder_DB_0_ibuffer"
                  , "Start Cycle":"23"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":70
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":454
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_bFeeder_DB_0_ibuffer"
                  , "Start Cycle":"24"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":71
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":476
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_bFeeder_DB_0_ibuffer"
                  , "Start Cycle":"25"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":72
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":454
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_bFeeder_DB_0_ibuffer"
                  , "Start Cycle":"26"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":73
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":476
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_bFeeder_DB_0_ibuffer"
                  , "Start Cycle":"27"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":74
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":488
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"4096 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"34"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":76
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":379
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"77"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":77
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"34"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"34"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":78
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":79
              , "name":"_bFeeder_DB_0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":368
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"131072B requested\n131072B implemented"
                    }
                  ]
                  , "Requested size":"131072 bytes"
                  , "Implemented size":"131072 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"512 bits"
                  , "Bank depth":"256 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":104
      , "name":"kernel_Out"
      , "children":
      [
        {
          "type":"bb"
          , "id":105
          , "name":"kernel_Out.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"10"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":106
          , "name":"kernel_Out.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":107
          , "name":"kernel_Out.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"109"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":108
          , "name":"kernel_Out.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"111"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":109
          , "name":"kernel_Out.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":110
          , "name":"kernel_Out.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":112
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":555
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"4096 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"5"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":113
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":558
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"4096 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"5"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":114
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":708
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"72"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":116
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":527
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"117"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":117
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"72"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"72"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":111
          , "name":"kernel_Out.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":118
      , "name":"kernel_aLoader"
      , "children":
      [
        {
          "type":"bb"
          , "id":119
          , "name":"kernel_aLoader.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":120
          , "name":"kernel_aLoader.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":121
          , "name":"kernel_aLoader.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"34"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"122"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":122
          , "name":"kernel_aLoader.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":123
          , "name":"kernel_aLoader.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"125"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":124
          , "name":"kernel_aLoader.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"126"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":125
          , "name":"kernel_aLoader.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":126
          , "name":"kernel_aLoader.B7"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":127
          , "name":"kernel_aLoader.B8"
          , "children":
          [
            {
              "type":"inst"
              , "id":128
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":125
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"56"
                  , "Latency":"127"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":129
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":135
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"184"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":130
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":102
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"131"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":131
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"184"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"184"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":133
      , "name":"kernel_bLoader"
      , "children":
      [
        {
          "type":"bb"
          , "id":134
          , "name":"kernel_bLoader.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":135
          , "name":"kernel_bLoader.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":136
          , "name":"kernel_bLoader.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"34"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"137"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":137
          , "name":"kernel_bLoader.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":138
          , "name":"kernel_bLoader.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"140"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":139
          , "name":"kernel_bLoader.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"141"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":140
          , "name":"kernel_bLoader.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":141
          , "name":"kernel_bLoader.B7"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":142
          , "name":"kernel_bLoader.B8"
          , "children":
          [
            {
              "type":"inst"
              , "id":143
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":335
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"56"
                  , "Latency":"127"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":144
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":345
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"184"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":145
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":312
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"146"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":146
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"184"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"184"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":147
      , "name":"kernel_unloader"
      , "children":
      [
        {
          "type":"bb"
          , "id":148
          , "name":"kernel_unloader.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":149
          , "name":"kernel_unloader.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":150
          , "name":"kernel_unloader.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"152"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":151
          , "name":"kernel_unloader.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"153"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":152
          , "name":"kernel_unloader.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":153
          , "name":"kernel_unloader.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":154
          , "name":"kernel_unloader.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":155
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":762
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"10"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":156
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":765
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"10"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":157
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"syrk.cl"
                    , "line":760
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"158"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":158
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"12"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"12"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":159
      , "name":"Intel_Internal_Collect_Autorun_Profiling"
      , "children":
      [
        {
          "type":"bb"
          , "id":160
          , "name":"Intel_Internal_Collect_Autorun_Profiling.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":132
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"2"
            }
          ]
        }
      ]
    }
    , {
      "type":"channel"
      , "id":115
      , "name":"_Out_unloader_channel"
      , "debug":
      [
        [
          {
            "filename":"syrk.cl"
            , "line":498
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"256 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":24
      , "name":"_aFeeder_X_channel"
      , "debug":
      [
        [
          {
            "filename":"syrk.cl"
            , "line":150
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"4096 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":6
      , "name":"_aLoader_aFeeder_channel"
      , "debug":
      [
        [
          {
            "filename":"syrk.cl"
            , "line":150
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"512 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":75
      , "name":"_bFeeder_Y_channel"
      , "debug":
      [
        [
          {
            "filename":"syrk.cl"
            , "line":360
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"4096 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":57
      , "name":"_bLoader_bFeeder_channel"
      , "debug":
      [
        [
          {
            "filename":"syrk.cl"
            , "line":360
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"512 bits"
          , "Depth":"256"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":6
      , "to":5
    }
    , {
      "from":23
      , "to":24
    }
    , {
      "from":28
      , "to":8
    }
    , {
      "from":28
      , "to":10
    }
    , {
      "from":28
      , "to":12
    }
    , {
      "from":28
      , "to":14
    }
    , {
      "from":28
      , "to":16
    }
    , {
      "from":28
      , "to":18
    }
    , {
      "from":28
      , "to":20
    }
    , {
      "from":28
      , "to":22
    }
    , {
      "from":7
      , "to":28
    }
    , {
      "from":9
      , "to":28
    }
    , {
      "from":11
      , "to":28
    }
    , {
      "from":13
      , "to":28
    }
    , {
      "from":15
      , "to":28
    }
    , {
      "from":17
      , "to":28
    }
    , {
      "from":19
      , "to":28
    }
    , {
      "from":21
      , "to":28
    }
    , {
      "from":26
      , "to":25
    }
    , {
      "from":3
      , "to":25
    }
    , {
      "from":5
      , "to":26
    }
    , {
      "from":7
      , "to":26
    }
    , {
      "from":8
      , "to":26
    }
    , {
      "from":9
      , "to":26
    }
    , {
      "from":10
      , "to":26
    }
    , {
      "from":11
      , "to":26
    }
    , {
      "from":12
      , "to":26
    }
    , {
      "from":13
      , "to":26
    }
    , {
      "from":14
      , "to":26
    }
    , {
      "from":15
      , "to":26
    }
    , {
      "from":16
      , "to":26
    }
    , {
      "from":17
      , "to":26
    }
    , {
      "from":18
      , "to":26
    }
    , {
      "from":19
      , "to":26
    }
    , {
      "from":20
      , "to":26
    }
    , {
      "from":21
      , "to":26
    }
    , {
      "from":22
      , "to":26
    }
    , {
      "from":23
      , "to":26
    }
    , {
      "from":25
      , "to":5
    }
    , {
      "from":5
      , "to":7
    }
    , {
      "from":5
      , "to":8
    }
    , {
      "from":5
      , "to":9
    }
    , {
      "from":5
      , "to":10
    }
    , {
      "from":5
      , "to":11
    }
    , {
      "from":5
      , "to":12
    }
    , {
      "from":5
      , "to":13
    }
    , {
      "from":5
      , "to":14
    }
    , {
      "from":5
      , "to":15
    }
    , {
      "from":5
      , "to":16
    }
    , {
      "from":5
      , "to":17
    }
    , {
      "from":5
      , "to":18
    }
    , {
      "from":5
      , "to":19
    }
    , {
      "from":5
      , "to":20
    }
    , {
      "from":5
      , "to":21
    }
    , {
      "from":5
      , "to":22
    }
    , {
      "from":7
      , "to":23
    }
    , {
      "from":8
      , "to":23
    }
    , {
      "from":9
      , "to":23
    }
    , {
      "from":10
      , "to":23
    }
    , {
      "from":11
      , "to":23
    }
    , {
      "from":12
      , "to":23
    }
    , {
      "from":13
      , "to":23
    }
    , {
      "from":14
      , "to":23
    }
    , {
      "from":15
      , "to":23
    }
    , {
      "from":16
      , "to":23
    }
    , {
      "from":17
      , "to":23
    }
    , {
      "from":18
      , "to":23
    }
    , {
      "from":19
      , "to":23
    }
    , {
      "from":20
      , "to":23
    }
    , {
      "from":21
      , "to":23
    }
    , {
      "from":22
      , "to":23
    }
    , {
      "from":57
      , "to":56
    }
    , {
      "from":74
      , "to":75
    }
    , {
      "from":79
      , "to":59
    }
    , {
      "from":79
      , "to":61
    }
    , {
      "from":79
      , "to":63
    }
    , {
      "from":79
      , "to":65
    }
    , {
      "from":79
      , "to":67
    }
    , {
      "from":79
      , "to":69
    }
    , {
      "from":79
      , "to":71
    }
    , {
      "from":79
      , "to":73
    }
    , {
      "from":58
      , "to":79
    }
    , {
      "from":60
      , "to":79
    }
    , {
      "from":62
      , "to":79
    }
    , {
      "from":64
      , "to":79
    }
    , {
      "from":66
      , "to":79
    }
    , {
      "from":68
      , "to":79
    }
    , {
      "from":70
      , "to":79
    }
    , {
      "from":72
      , "to":79
    }
    , {
      "from":77
      , "to":76
    }
    , {
      "from":54
      , "to":76
    }
    , {
      "from":56
      , "to":77
    }
    , {
      "from":58
      , "to":77
    }
    , {
      "from":59
      , "to":77
    }
    , {
      "from":60
      , "to":77
    }
    , {
      "from":61
      , "to":77
    }
    , {
      "from":62
      , "to":77
    }
    , {
      "from":63
      , "to":77
    }
    , {
      "from":64
      , "to":77
    }
    , {
      "from":65
      , "to":77
    }
    , {
      "from":66
      , "to":77
    }
    , {
      "from":67
      , "to":77
    }
    , {
      "from":68
      , "to":77
    }
    , {
      "from":69
      , "to":77
    }
    , {
      "from":70
      , "to":77
    }
    , {
      "from":71
      , "to":77
    }
    , {
      "from":72
      , "to":77
    }
    , {
      "from":73
      , "to":77
    }
    , {
      "from":74
      , "to":77
    }
    , {
      "from":76
      , "to":56
    }
    , {
      "from":56
      , "to":58
    }
    , {
      "from":56
      , "to":59
    }
    , {
      "from":56
      , "to":60
    }
    , {
      "from":56
      , "to":61
    }
    , {
      "from":56
      , "to":62
    }
    , {
      "from":56
      , "to":63
    }
    , {
      "from":56
      , "to":64
    }
    , {
      "from":56
      , "to":65
    }
    , {
      "from":56
      , "to":66
    }
    , {
      "from":56
      , "to":67
    }
    , {
      "from":56
      , "to":68
    }
    , {
      "from":56
      , "to":69
    }
    , {
      "from":56
      , "to":70
    }
    , {
      "from":56
      , "to":71
    }
    , {
      "from":56
      , "to":72
    }
    , {
      "from":56
      , "to":73
    }
    , {
      "from":58
      , "to":74
    }
    , {
      "from":59
      , "to":74
    }
    , {
      "from":60
      , "to":74
    }
    , {
      "from":61
      , "to":74
    }
    , {
      "from":62
      , "to":74
    }
    , {
      "from":63
      , "to":74
    }
    , {
      "from":64
      , "to":74
    }
    , {
      "from":65
      , "to":74
    }
    , {
      "from":66
      , "to":74
    }
    , {
      "from":67
      , "to":74
    }
    , {
      "from":68
      , "to":74
    }
    , {
      "from":69
      , "to":74
    }
    , {
      "from":70
      , "to":74
    }
    , {
      "from":71
      , "to":74
    }
    , {
      "from":72
      , "to":74
    }
    , {
      "from":73
      , "to":74
    }
    , {
      "from":75
      , "to":112
    }
    , {
      "from":24
      , "to":113
    }
    , {
      "from":114
      , "to":115
    }
    , {
      "from":109
      , "to":106
    }
    , {
      "from":109
      , "to":107
    }
    , {
      "from":105
      , "to":107
    }
    , {
      "from":111
      , "to":108
    }
    , {
      "from":107
      , "to":108
    }
    , {
      "from":111
      , "to":109
    }
    , {
      "from":117
      , "to":116
    }
    , {
      "from":108
      , "to":116
    }
    , {
      "from":112
      , "to":117
    }
    , {
      "from":113
      , "to":117
    }
    , {
      "from":114
      , "to":117
    }
    , {
      "from":117
      , "to":111
    }
    , {
      "from":116
      , "to":112
    }
    , {
      "from":116
      , "to":113
    }
    , {
      "from":112
      , "to":114
    }
    , {
      "from":113
      , "to":114
    }
    , {
      "from":129
      , "to":6
    }
    , {
      "from":122
      , "to":120
    }
    , {
      "from":122
      , "to":121
    }
    , {
      "from":119
      , "to":121
    }
    , {
      "from":125
      , "to":122
    }
    , {
      "from":125
      , "to":123
    }
    , {
      "from":121
      , "to":123
    }
    , {
      "from":126
      , "to":124
    }
    , {
      "from":123
      , "to":124
    }
    , {
      "from":126
      , "to":125
    }
    , {
      "from":131
      , "to":126
    }
    , {
      "from":131
      , "to":130
    }
    , {
      "from":124
      , "to":130
    }
    , {
      "from":128
      , "to":131
    }
    , {
      "from":129
      , "to":131
    }
    , {
      "from":130
      , "to":128
    }
    , {
      "from":128
      , "to":129
    }
    , {
      "from":132
      , "to":128
    }
    , {
      "from":144
      , "to":57
    }
    , {
      "from":137
      , "to":135
    }
    , {
      "from":137
      , "to":136
    }
    , {
      "from":134
      , "to":136
    }
    , {
      "from":140
      , "to":137
    }
    , {
      "from":140
      , "to":138
    }
    , {
      "from":136
      , "to":138
    }
    , {
      "from":141
      , "to":139
    }
    , {
      "from":138
      , "to":139
    }
    , {
      "from":141
      , "to":140
    }
    , {
      "from":146
      , "to":141
    }
    , {
      "from":146
      , "to":145
    }
    , {
      "from":139
      , "to":145
    }
    , {
      "from":143
      , "to":146
    }
    , {
      "from":144
      , "to":146
    }
    , {
      "from":145
      , "to":143
    }
    , {
      "from":143
      , "to":144
    }
    , {
      "from":132
      , "to":143
    }
    , {
      "from":115
      , "to":155
    }
    , {
      "from":152
      , "to":149
    }
    , {
      "from":152
      , "to":150
    }
    , {
      "from":148
      , "to":150
    }
    , {
      "from":153
      , "to":151
    }
    , {
      "from":150
      , "to":151
    }
    , {
      "from":153
      , "to":152
    }
    , {
      "from":158
      , "to":153
    }
    , {
      "from":158
      , "to":157
    }
    , {
      "from":151
      , "to":157
    }
    , {
      "from":155
      , "to":158
    }
    , {
      "from":156
      , "to":158
    }
    , {
      "from":157
      , "to":155
    }
    , {
      "from":155
      , "to":156
    }
    , {
      "from":156
      , "to":132
    }
  ]
}
