#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000264a233a010 .scope module, "PipeLine_sim" "PipeLine_sim" 2 51;
 .timescale 0 0;
v00000264a259d050_0 .net "PC", 31 0, L_00000264a26212e0;  1 drivers
v00000264a259d0f0_0 .net "cycles_consumed", 31 0, v00000264a259e590_0;  1 drivers
v00000264a259d550_0 .var "input_clk", 0 0;
v00000264a259da50_0 .var "rst", 0 0;
S_00000264a224d800 .scope module, "cpu" "PL_CPU" 2 57, 3 2 0, S_00000264a233a010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000264a24ddbb0 .functor NOR 1, v00000264a259d550_0, v00000264a2586a90_0, C4<0>, C4<0>;
L_00000264a24ddf30 .functor AND 1, v00000264a2570170_0, v00000264a2570530_0, C4<1>, C4<1>;
L_00000264a24de2b0 .functor AND 1, L_00000264a24ddf30, L_00000264a259d730, C4<1>, C4<1>;
L_00000264a24dcbf0 .functor AND 1, v00000264a255e1b0_0, v00000264a2560410_0, C4<1>, C4<1>;
L_00000264a24dcaa0 .functor AND 1, L_00000264a24dcbf0, L_00000264a259d7d0, C4<1>, C4<1>;
L_00000264a24dd8a0 .functor AND 1, v00000264a25869f0_0, v00000264a2588250_0, C4<1>, C4<1>;
L_00000264a24dccd0 .functor AND 1, L_00000264a24dd8a0, L_00000264a259daf0, C4<1>, C4<1>;
L_00000264a24dc8e0 .functor AND 1, v00000264a2570170_0, v00000264a2570530_0, C4<1>, C4<1>;
L_00000264a24dce20 .functor AND 1, L_00000264a24dc8e0, L_00000264a259dd70, C4<1>, C4<1>;
L_00000264a24dc9c0 .functor AND 1, v00000264a255e1b0_0, v00000264a2560410_0, C4<1>, C4<1>;
L_00000264a24de010 .functor AND 1, L_00000264a24dc9c0, L_00000264a259db90, C4<1>, C4<1>;
L_00000264a24de160 .functor AND 1, v00000264a25869f0_0, v00000264a2588250_0, C4<1>, C4<1>;
L_00000264a24dd050 .functor AND 1, L_00000264a24de160, L_00000264a259dcd0, C4<1>, C4<1>;
L_00000264a25a67e0 .functor NOT 1, L_00000264a24ddbb0, C4<0>, C4<0>, C4<0>;
L_00000264a25a53c0 .functor NOT 1, L_00000264a24ddbb0, C4<0>, C4<0>, C4<0>;
L_00000264a25bbae0 .functor NOT 1, L_00000264a24ddbb0, C4<0>, C4<0>, C4<0>;
L_00000264a25bd4b0 .functor NOT 1, L_00000264a24ddbb0, C4<0>, C4<0>, C4<0>;
L_00000264a25bd280 .functor NOT 1, L_00000264a24ddbb0, C4<0>, C4<0>, C4<0>;
L_00000264a26212e0 .functor BUFZ 32, v00000264a258df70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000264a25882f0_0 .net "EX1_ALU_OPER1", 31 0, L_00000264a25a72d0;  1 drivers
v00000264a2588390_0 .net "EX1_ALU_OPER2", 31 0, L_00000264a25bbd80;  1 drivers
v00000264a2587350_0 .net "EX1_PC", 31 0, v00000264a256ea50_0;  1 drivers
v00000264a2588430_0 .net "EX1_PFC", 31 0, v00000264a256e690_0;  1 drivers
v00000264a2587170_0 .net "EX1_PFC_to_IF", 31 0, L_00000264a25a45d0;  1 drivers
v00000264a25886b0_0 .net "EX1_forward_to_B", 31 0, v00000264a256dc90_0;  1 drivers
v00000264a2587210_0 .net "EX1_is_beq", 0 0, v00000264a256df10_0;  1 drivers
v00000264a2588750_0 .net "EX1_is_bne", 0 0, v00000264a256fb30_0;  1 drivers
v00000264a258b1d0_0 .net "EX1_is_jal", 0 0, v00000264a256ddd0_0;  1 drivers
v00000264a258aa50_0 .net "EX1_is_jr", 0 0, v00000264a256e2d0_0;  1 drivers
v00000264a25893d0_0 .net "EX1_is_oper2_immed", 0 0, v00000264a256ed70_0;  1 drivers
v00000264a258a5f0_0 .net "EX1_memread", 0 0, v00000264a256d970_0;  1 drivers
v00000264a258ab90_0 .net "EX1_memwrite", 0 0, v00000264a256ee10_0;  1 drivers
v00000264a258b310_0 .net "EX1_opcode", 11 0, v00000264a256f8b0_0;  1 drivers
v00000264a258a550_0 .net "EX1_predicted", 0 0, v00000264a256fbd0_0;  1 drivers
v00000264a258ad70_0 .net "EX1_rd_ind", 4 0, v00000264a256e730_0;  1 drivers
v00000264a2589790_0 .net "EX1_rd_indzero", 0 0, v00000264a256e7d0_0;  1 drivers
v00000264a258a9b0_0 .net "EX1_regwrite", 0 0, v00000264a256da10_0;  1 drivers
v00000264a2589650_0 .net "EX1_rs1", 31 0, v00000264a256e870_0;  1 drivers
v00000264a258aaf0_0 .net "EX1_rs1_ind", 4 0, v00000264a256dfb0_0;  1 drivers
v00000264a258b590_0 .net "EX1_rs2", 31 0, v00000264a256f630_0;  1 drivers
v00000264a2589510_0 .net "EX1_rs2_ind", 4 0, v00000264a256e910_0;  1 drivers
v00000264a258a050_0 .net "EX1_rs2_out", 31 0, L_00000264a25bb680;  1 drivers
v00000264a25895b0_0 .net "EX2_ALU_OPER1", 31 0, v00000264a2570ad0_0;  1 drivers
v00000264a25896f0_0 .net "EX2_ALU_OPER2", 31 0, v00000264a25700d0_0;  1 drivers
v00000264a2589b50_0 .net "EX2_ALU_OUT", 31 0, L_00000264a25a24b0;  1 drivers
v00000264a2589830_0 .net "EX2_PC", 31 0, v00000264a2570cb0_0;  1 drivers
v00000264a258a690_0 .net "EX2_PFC_to_IF", 31 0, v00000264a2571110_0;  1 drivers
v00000264a25898d0_0 .net "EX2_forward_to_B", 31 0, v00000264a2570e90_0;  1 drivers
v00000264a258b270_0 .net "EX2_is_beq", 0 0, v00000264a2570fd0_0;  1 drivers
v00000264a258a730_0 .net "EX2_is_bne", 0 0, v00000264a25712f0_0;  1 drivers
v00000264a2589f10_0 .net "EX2_is_jal", 0 0, v00000264a25705d0_0;  1 drivers
v00000264a2589dd0_0 .net "EX2_is_jr", 0 0, v00000264a25711b0_0;  1 drivers
v00000264a258a7d0_0 .net "EX2_is_oper2_immed", 0 0, v00000264a2570d50_0;  1 drivers
v00000264a258b3b0_0 .net "EX2_memread", 0 0, v00000264a2570df0_0;  1 drivers
v00000264a258ac30_0 .net "EX2_memwrite", 0 0, v00000264a2570f30_0;  1 drivers
v00000264a258a0f0_0 .net "EX2_opcode", 11 0, v00000264a2571570_0;  1 drivers
v00000264a2589d30_0 .net "EX2_predicted", 0 0, v00000264a2571430_0;  1 drivers
v00000264a2589e70_0 .net "EX2_rd_ind", 4 0, v00000264a2571610_0;  1 drivers
v00000264a2589970_0 .net "EX2_rd_indzero", 0 0, v00000264a2570530_0;  1 drivers
v00000264a258b630_0 .net "EX2_regwrite", 0 0, v00000264a2570170_0;  1 drivers
v00000264a2589a10_0 .net "EX2_rs1", 31 0, v00000264a25703f0_0;  1 drivers
v00000264a258acd0_0 .net "EX2_rs1_ind", 4 0, v00000264a2570490_0;  1 drivers
v00000264a258b8b0_0 .net "EX2_rs2_ind", 4 0, v00000264a2570210_0;  1 drivers
v00000264a2589fb0_0 .net "EX2_rs2_out", 31 0, v00000264a25702b0_0;  1 drivers
v00000264a258a2d0_0 .net "ID_INST", 31 0, v00000264a2577550_0;  1 drivers
v00000264a2589ab0_0 .net "ID_PC", 31 0, v00000264a25777d0_0;  1 drivers
v00000264a2589bf0_0 .net "ID_PFC_to_EX", 31 0, L_00000264a25a1a10;  1 drivers
v00000264a258b950_0 .net "ID_PFC_to_IF", 31 0, L_00000264a25a1510;  1 drivers
v00000264a258b450_0 .net "ID_forward_to_B", 31 0, L_00000264a25a13d0;  1 drivers
v00000264a2589c90_0 .net "ID_is_beq", 0 0, L_00000264a25a1830;  1 drivers
v00000264a258a190_0 .net "ID_is_bne", 0 0, L_00000264a25a1970;  1 drivers
v00000264a258a230_0 .net "ID_is_j", 0 0, L_00000264a25a2d70;  1 drivers
v00000264a258a370_0 .net "ID_is_jal", 0 0, L_00000264a25a2eb0;  1 drivers
v00000264a258b4f0_0 .net "ID_is_jr", 0 0, L_00000264a25a1bf0;  1 drivers
v00000264a258b6d0_0 .net "ID_is_oper2_immed", 0 0, L_00000264a25a6af0;  1 drivers
v00000264a2589470_0 .net "ID_memread", 0 0, L_00000264a25a38b0;  1 drivers
v00000264a258a410_0 .net "ID_memwrite", 0 0, L_00000264a25a25f0;  1 drivers
v00000264a258a4b0_0 .net "ID_opcode", 11 0, v00000264a258e150_0;  1 drivers
v00000264a258a870_0 .net "ID_predicted", 0 0, v00000264a257a890_0;  1 drivers
v00000264a258ae10_0 .net "ID_rd_ind", 4 0, v00000264a258cfd0_0;  1 drivers
v00000264a258b810_0 .net "ID_regwrite", 0 0, L_00000264a25a2ff0;  1 drivers
v00000264a258a910_0 .net "ID_rs1", 31 0, v00000264a25768d0_0;  1 drivers
v00000264a258aeb0_0 .net "ID_rs1_ind", 4 0, v00000264a258c5d0_0;  1 drivers
v00000264a258b770_0 .net "ID_rs2", 31 0, v00000264a2575f70_0;  1 drivers
v00000264a258af50_0 .net "ID_rs2_ind", 4 0, v00000264a258d4d0_0;  1 drivers
v00000264a258aff0_0 .net "IF_INST", 31 0, L_00000264a25a6a10;  1 drivers
v00000264a25891f0_0 .net "IF_pc", 31 0, v00000264a258df70_0;  1 drivers
v00000264a258b090_0 .net "MEM_ALU_OUT", 31 0, v00000264a25602d0_0;  1 drivers
v00000264a258b130_0 .net "MEM_Data_mem_out", 31 0, v00000264a2588b10_0;  1 drivers
v00000264a2589290_0 .net "MEM_memread", 0 0, v00000264a255ecf0_0;  1 drivers
v00000264a2589330_0 .net "MEM_memwrite", 0 0, v00000264a25605f0_0;  1 drivers
v00000264a259e6d0_0 .net "MEM_opcode", 11 0, v00000264a255fdd0_0;  1 drivers
v00000264a259d5f0_0 .net "MEM_rd_ind", 4 0, v00000264a2560050_0;  1 drivers
v00000264a259e8b0_0 .net "MEM_rd_indzero", 0 0, v00000264a2560410_0;  1 drivers
v00000264a259eb30_0 .net "MEM_regwrite", 0 0, v00000264a255e1b0_0;  1 drivers
v00000264a259e090_0 .net "MEM_rs2", 31 0, v00000264a255fe70_0;  1 drivers
v00000264a259dff0_0 .net "PC", 31 0, L_00000264a26212e0;  alias, 1 drivers
v00000264a259deb0_0 .net "STALL_ID1_FLUSH", 0 0, v00000264a257b290_0;  1 drivers
v00000264a259ef90_0 .net "STALL_ID2_FLUSH", 0 0, v00000264a257b970_0;  1 drivers
v00000264a259f710_0 .net "STALL_IF_FLUSH", 0 0, v00000264a257c0f0_0;  1 drivers
v00000264a259d190_0 .net "WB_ALU_OUT", 31 0, v00000264a2588930_0;  1 drivers
v00000264a259e630_0 .net "WB_Data_mem_out", 31 0, v00000264a2588c50_0;  1 drivers
v00000264a259e270_0 .net "WB_memread", 0 0, v00000264a2586db0_0;  1 drivers
v00000264a259ed10_0 .net "WB_rd_ind", 4 0, v00000264a25889d0_0;  1 drivers
v00000264a259f210_0 .net "WB_rd_indzero", 0 0, v00000264a2588250_0;  1 drivers
v00000264a259f670_0 .net "WB_regwrite", 0 0, v00000264a25869f0_0;  1 drivers
v00000264a259d230_0 .net "Wrong_prediction", 0 0, L_00000264a25bd440;  1 drivers
v00000264a259d2d0_0 .net *"_ivl_1", 0 0, L_00000264a24ddf30;  1 drivers
v00000264a259edb0_0 .net *"_ivl_13", 0 0, L_00000264a24dd8a0;  1 drivers
v00000264a259f5d0_0 .net *"_ivl_14", 0 0, L_00000264a259daf0;  1 drivers
v00000264a259e950_0 .net *"_ivl_19", 0 0, L_00000264a24dc8e0;  1 drivers
v00000264a259e130_0 .net *"_ivl_2", 0 0, L_00000264a259d730;  1 drivers
v00000264a259d370_0 .net *"_ivl_20", 0 0, L_00000264a259dd70;  1 drivers
v00000264a259ee50_0 .net *"_ivl_25", 0 0, L_00000264a24dc9c0;  1 drivers
v00000264a259de10_0 .net *"_ivl_26", 0 0, L_00000264a259db90;  1 drivers
v00000264a259f170_0 .net *"_ivl_31", 0 0, L_00000264a24de160;  1 drivers
v00000264a259d910_0 .net *"_ivl_32", 0 0, L_00000264a259dcd0;  1 drivers
v00000264a259df50_0 .net *"_ivl_40", 31 0, L_00000264a25a3630;  1 drivers
L_00000264a25c0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264a259e1d0_0 .net *"_ivl_43", 26 0, L_00000264a25c0c58;  1 drivers
L_00000264a25c0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264a259e310_0 .net/2u *"_ivl_44", 31 0, L_00000264a25c0ca0;  1 drivers
v00000264a259e770_0 .net *"_ivl_52", 31 0, L_00000264a2614630;  1 drivers
L_00000264a25c0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264a259e3b0_0 .net *"_ivl_55", 26 0, L_00000264a25c0d30;  1 drivers
L_00000264a25c0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264a259cfb0_0 .net/2u *"_ivl_56", 31 0, L_00000264a25c0d78;  1 drivers
v00000264a259eef0_0 .net *"_ivl_7", 0 0, L_00000264a24dcbf0;  1 drivers
v00000264a259e450_0 .net *"_ivl_8", 0 0, L_00000264a259d7d0;  1 drivers
v00000264a259f2b0_0 .net "alu_selA", 1 0, L_00000264a259dc30;  1 drivers
v00000264a259ebd0_0 .net "alu_selB", 1 0, L_00000264a25a0ed0;  1 drivers
v00000264a259e4f0_0 .net "clk", 0 0, L_00000264a24ddbb0;  1 drivers
v00000264a259e590_0 .var "cycles_consumed", 31 0;
v00000264a259d9b0_0 .net "exhaz", 0 0, L_00000264a24dcaa0;  1 drivers
v00000264a259d410_0 .net "exhaz2", 0 0, L_00000264a24de010;  1 drivers
v00000264a259f030_0 .net "hlt", 0 0, v00000264a2586a90_0;  1 drivers
v00000264a259e810_0 .net "idhaz", 0 0, L_00000264a24de2b0;  1 drivers
v00000264a259e9f0_0 .net "idhaz2", 0 0, L_00000264a24dce20;  1 drivers
v00000264a259d690_0 .net "if_id_write", 0 0, v00000264a257bfb0_0;  1 drivers
v00000264a259f0d0_0 .net "input_clk", 0 0, v00000264a259d550_0;  1 drivers
v00000264a259ea90_0 .net "is_branch_and_taken", 0 0, L_00000264a25a6380;  1 drivers
v00000264a259ec70_0 .net "memhaz", 0 0, L_00000264a24dccd0;  1 drivers
v00000264a259d4b0_0 .net "memhaz2", 0 0, L_00000264a24dd050;  1 drivers
v00000264a259f350_0 .net "pc_src", 2 0, L_00000264a25a02f0;  1 drivers
v00000264a259f3f0_0 .net "pc_write", 0 0, v00000264a257bc90_0;  1 drivers
v00000264a259f490_0 .net "rst", 0 0, v00000264a259da50_0;  1 drivers
v00000264a259f530_0 .net "store_rs2_forward", 1 0, L_00000264a25a1330;  1 drivers
v00000264a259d870_0 .net "wdata_to_reg_file", 31 0, L_00000264a2620780;  1 drivers
E_00000264a24f9d40/0 .event negedge, v00000264a2579c10_0;
E_00000264a24f9d40/1 .event posedge, v00000264a255fc90_0;
E_00000264a24f9d40 .event/or E_00000264a24f9d40/0, E_00000264a24f9d40/1;
L_00000264a259d730 .cmp/eq 5, v00000264a2571610_0, v00000264a256dfb0_0;
L_00000264a259d7d0 .cmp/eq 5, v00000264a2560050_0, v00000264a256dfb0_0;
L_00000264a259daf0 .cmp/eq 5, v00000264a25889d0_0, v00000264a256dfb0_0;
L_00000264a259dd70 .cmp/eq 5, v00000264a2571610_0, v00000264a256e910_0;
L_00000264a259db90 .cmp/eq 5, v00000264a2560050_0, v00000264a256e910_0;
L_00000264a259dcd0 .cmp/eq 5, v00000264a25889d0_0, v00000264a256e910_0;
L_00000264a25a3630 .concat [ 5 27 0 0], v00000264a258cfd0_0, L_00000264a25c0c58;
L_00000264a25a4210 .cmp/ne 32, L_00000264a25a3630, L_00000264a25c0ca0;
L_00000264a2614630 .concat [ 5 27 0 0], v00000264a2571610_0, L_00000264a25c0d30;
L_00000264a2612830 .cmp/ne 32, L_00000264a2614630, L_00000264a25c0d78;
S_00000264a224d990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000264a224d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000264a24dc870 .functor NOT 1, L_00000264a24dcaa0, C4<0>, C4<0>, C4<0>;
L_00000264a24de320 .functor AND 1, L_00000264a24dccd0, L_00000264a24dc870, C4<1>, C4<1>;
L_00000264a24dd1a0 .functor OR 1, L_00000264a24de2b0, L_00000264a24de320, C4<0>, C4<0>;
L_00000264a24dcdb0 .functor OR 1, L_00000264a24de2b0, L_00000264a24dcaa0, C4<0>, C4<0>;
v00000264a2506e70_0 .net *"_ivl_12", 0 0, L_00000264a24dcdb0;  1 drivers
v00000264a2506f10_0 .net *"_ivl_2", 0 0, L_00000264a24dc870;  1 drivers
v00000264a25075f0_0 .net *"_ivl_5", 0 0, L_00000264a24de320;  1 drivers
v00000264a2506fb0_0 .net *"_ivl_7", 0 0, L_00000264a24dd1a0;  1 drivers
v00000264a2508450_0 .net "alu_selA", 1 0, L_00000264a259dc30;  alias, 1 drivers
v00000264a2506c90_0 .net "exhaz", 0 0, L_00000264a24dcaa0;  alias, 1 drivers
v00000264a2507050_0 .net "idhaz", 0 0, L_00000264a24de2b0;  alias, 1 drivers
v00000264a2506bf0_0 .net "memhaz", 0 0, L_00000264a24dccd0;  alias, 1 drivers
L_00000264a259dc30 .concat8 [ 1 1 0 0], L_00000264a24dd1a0, L_00000264a24dcdb0;
S_00000264a22d29c0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000264a224d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000264a24dd210 .functor NOT 1, L_00000264a24de010, C4<0>, C4<0>, C4<0>;
L_00000264a24dce90 .functor AND 1, L_00000264a24dd050, L_00000264a24dd210, C4<1>, C4<1>;
L_00000264a24dd0c0 .functor OR 1, L_00000264a24dce20, L_00000264a24dce90, C4<0>, C4<0>;
L_00000264a24dd280 .functor NOT 1, v00000264a256ed70_0, C4<0>, C4<0>, C4<0>;
L_00000264a24dd910 .functor AND 1, L_00000264a24dd0c0, L_00000264a24dd280, C4<1>, C4<1>;
L_00000264a24ddde0 .functor OR 1, L_00000264a24dce20, L_00000264a24de010, C4<0>, C4<0>;
L_00000264a24dde50 .functor NOT 1, v00000264a256ed70_0, C4<0>, C4<0>, C4<0>;
L_00000264a24de5c0 .functor AND 1, L_00000264a24ddde0, L_00000264a24dde50, C4<1>, C4<1>;
v00000264a2507910_0 .net "EX1_is_oper2_immed", 0 0, v00000264a256ed70_0;  alias, 1 drivers
v00000264a2507690_0 .net *"_ivl_11", 0 0, L_00000264a24dd910;  1 drivers
v00000264a2507870_0 .net *"_ivl_16", 0 0, L_00000264a24ddde0;  1 drivers
v00000264a2507af0_0 .net *"_ivl_17", 0 0, L_00000264a24dde50;  1 drivers
v00000264a2507eb0_0 .net *"_ivl_2", 0 0, L_00000264a24dd210;  1 drivers
v00000264a2506d30_0 .net *"_ivl_20", 0 0, L_00000264a24de5c0;  1 drivers
v00000264a25072d0_0 .net *"_ivl_5", 0 0, L_00000264a24dce90;  1 drivers
v00000264a2507190_0 .net *"_ivl_7", 0 0, L_00000264a24dd0c0;  1 drivers
v00000264a2508090_0 .net *"_ivl_8", 0 0, L_00000264a24dd280;  1 drivers
v00000264a2507230_0 .net "alu_selB", 1 0, L_00000264a25a0ed0;  alias, 1 drivers
v00000264a2507370_0 .net "exhaz", 0 0, L_00000264a24de010;  alias, 1 drivers
v00000264a2507f50_0 .net "idhaz", 0 0, L_00000264a24dce20;  alias, 1 drivers
v00000264a25081d0_0 .net "memhaz", 0 0, L_00000264a24dd050;  alias, 1 drivers
L_00000264a25a0ed0 .concat8 [ 1 1 0 0], L_00000264a24dd910, L_00000264a24de5c0;
S_00000264a22d2b50 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000264a224d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000264a24de470 .functor NOT 1, L_00000264a24de010, C4<0>, C4<0>, C4<0>;
L_00000264a24de4e0 .functor AND 1, L_00000264a24dd050, L_00000264a24de470, C4<1>, C4<1>;
L_00000264a24de550 .functor OR 1, L_00000264a24dce20, L_00000264a24de4e0, C4<0>, C4<0>;
L_00000264a24de780 .functor OR 1, L_00000264a24dce20, L_00000264a24de010, C4<0>, C4<0>;
v00000264a25084f0_0 .net *"_ivl_12", 0 0, L_00000264a24de780;  1 drivers
v00000264a2507b90_0 .net *"_ivl_2", 0 0, L_00000264a24de470;  1 drivers
v00000264a25074b0_0 .net *"_ivl_5", 0 0, L_00000264a24de4e0;  1 drivers
v00000264a2507c30_0 .net *"_ivl_7", 0 0, L_00000264a24de550;  1 drivers
v00000264a2507ff0_0 .net "exhaz", 0 0, L_00000264a24de010;  alias, 1 drivers
v00000264a2508130_0 .net "idhaz", 0 0, L_00000264a24dce20;  alias, 1 drivers
v00000264a24822f0_0 .net "memhaz", 0 0, L_00000264a24dd050;  alias, 1 drivers
v00000264a24831f0_0 .net "store_rs2_forward", 1 0, L_00000264a25a1330;  alias, 1 drivers
L_00000264a25a1330 .concat8 [ 1 1 0 0], L_00000264a24de550, L_00000264a24de780;
S_00000264a2329b60 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_00000264a224d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v00000264a2483830_0 .net "EX_ALU_OUT", 31 0, L_00000264a25a24b0;  alias, 1 drivers
v00000264a2483dd0_0 .net "EX_memread", 0 0, v00000264a2570df0_0;  alias, 1 drivers
v00000264a246de20_0 .net "EX_memwrite", 0 0, v00000264a2570f30_0;  alias, 1 drivers
v00000264a246dec0_0 .net "EX_opcode", 11 0, v00000264a2571570_0;  alias, 1 drivers
v00000264a255f970_0 .net "EX_rd_ind", 4 0, v00000264a2571610_0;  alias, 1 drivers
v00000264a255ee30_0 .net "EX_rd_indzero", 0 0, L_00000264a2612830;  1 drivers
v00000264a255ffb0_0 .net "EX_regwrite", 0 0, v00000264a2570170_0;  alias, 1 drivers
v00000264a255ed90_0 .net "EX_rs2_out", 31 0, v00000264a25702b0_0;  alias, 1 drivers
v00000264a25602d0_0 .var "MEM_ALU_OUT", 31 0;
v00000264a255ecf0_0 .var "MEM_memread", 0 0;
v00000264a25605f0_0 .var "MEM_memwrite", 0 0;
v00000264a255fdd0_0 .var "MEM_opcode", 11 0;
v00000264a2560050_0 .var "MEM_rd_ind", 4 0;
v00000264a2560410_0 .var "MEM_rd_indzero", 0 0;
v00000264a255e1b0_0 .var "MEM_regwrite", 0 0;
v00000264a255fe70_0 .var "MEM_rs2", 31 0;
v00000264a2560690_0 .net "clk", 0 0, L_00000264a25bd4b0;  1 drivers
v00000264a255fc90_0 .net "rst", 0 0, v00000264a259da50_0;  alias, 1 drivers
E_00000264a24fa700 .event posedge, v00000264a255fc90_0, v00000264a2560690_0;
S_00000264a2329cf0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000264a224d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000264a2311500 .param/l "add" 0 9 6, C4<000000100000>;
P_00000264a2311538 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000264a2311570 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000264a23115a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000264a23115e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000264a2311618 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000264a2311650 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000264a2311688 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000264a23116c0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000264a23116f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000264a2311730 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000264a2311768 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000264a23117a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000264a23117d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000264a2311810 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000264a2311848 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000264a2311880 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000264a23118b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000264a23118f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000264a2311928 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000264a2311960 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000264a2311998 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000264a23119d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000264a2311a08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000264a2311a40 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000264a25bc3a0 .functor XOR 1, L_00000264a25bc2c0, v00000264a2571430_0, C4<0>, C4<0>;
L_00000264a25bd360 .functor NOT 1, L_00000264a25bc3a0, C4<0>, C4<0>, C4<0>;
L_00000264a25bd3d0 .functor OR 1, v00000264a259da50_0, L_00000264a25bd360, C4<0>, C4<0>;
L_00000264a25bd440 .functor NOT 1, L_00000264a25bd3d0, C4<0>, C4<0>, C4<0>;
v00000264a2564560_0 .net "ALU_OP", 3 0, v00000264a25629e0_0;  1 drivers
v00000264a2564ec0_0 .net "BranchDecision", 0 0, L_00000264a25bc2c0;  1 drivers
v00000264a2565d20_0 .net "CF", 0 0, v00000264a25624e0_0;  1 drivers
v00000264a2565960_0 .net "EX_opcode", 11 0, v00000264a2571570_0;  alias, 1 drivers
v00000264a2564f60_0 .net "Wrong_prediction", 0 0, L_00000264a25bd440;  alias, 1 drivers
v00000264a2564880_0 .net "ZF", 0 0, L_00000264a25bbbc0;  1 drivers
L_00000264a25c0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000264a2564b00_0 .net/2u *"_ivl_0", 31 0, L_00000264a25c0ce8;  1 drivers
v00000264a2564920_0 .net *"_ivl_11", 0 0, L_00000264a25bd3d0;  1 drivers
v00000264a2564d80_0 .net *"_ivl_2", 31 0, L_00000264a25a2410;  1 drivers
v00000264a2565e60_0 .net *"_ivl_6", 0 0, L_00000264a25bc3a0;  1 drivers
v00000264a25655a0_0 .net *"_ivl_8", 0 0, L_00000264a25bd360;  1 drivers
v00000264a2564ce0_0 .net "alu_out", 31 0, L_00000264a25a24b0;  alias, 1 drivers
v00000264a2565780_0 .net "alu_outw", 31 0, v00000264a2563de0_0;  1 drivers
v00000264a2565820_0 .net "is_beq", 0 0, v00000264a2570fd0_0;  alias, 1 drivers
v00000264a2565000_0 .net "is_bne", 0 0, v00000264a25712f0_0;  alias, 1 drivers
v00000264a2564e20_0 .net "is_jal", 0 0, v00000264a25705d0_0;  alias, 1 drivers
v00000264a2565640_0 .net "oper1", 31 0, v00000264a2570ad0_0;  alias, 1 drivers
v00000264a2565be0_0 .net "oper2", 31 0, v00000264a25700d0_0;  alias, 1 drivers
v00000264a25649c0_0 .net "pc", 31 0, v00000264a2570cb0_0;  alias, 1 drivers
v00000264a25650a0_0 .net "predicted", 0 0, v00000264a2571430_0;  alias, 1 drivers
v00000264a2565140_0 .net "rst", 0 0, v00000264a259da50_0;  alias, 1 drivers
L_00000264a25a2410 .arith/sum 32, v00000264a2570cb0_0, L_00000264a25c0ce8;
L_00000264a25a24b0 .functor MUXZ 32, v00000264a2563de0_0, L_00000264a25a2410, v00000264a25705d0_0, C4<>;
S_00000264a2370200 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000264a2329cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_00000264a25bc100 .functor AND 1, v00000264a2570fd0_0, L_00000264a25bbfb0, C4<1>, C4<1>;
L_00000264a25bc640 .functor NOT 1, L_00000264a25bbfb0, C4<0>, C4<0>, C4<0>;
L_00000264a25bc1e0 .functor AND 1, v00000264a25712f0_0, L_00000264a25bc640, C4<1>, C4<1>;
L_00000264a25bc2c0 .functor OR 1, L_00000264a25bc100, L_00000264a25bc1e0, C4<0>, C4<0>;
v00000264a2563200_0 .net "BranchDecision", 0 0, L_00000264a25bc2c0;  alias, 1 drivers
v00000264a2563a20_0 .net *"_ivl_2", 0 0, L_00000264a25bc640;  1 drivers
v00000264a2562080_0 .net "is_beq", 0 0, v00000264a2570fd0_0;  alias, 1 drivers
v00000264a25633e0_0 .net "is_beq_taken", 0 0, L_00000264a25bc100;  1 drivers
v00000264a2563f20_0 .net "is_bne", 0 0, v00000264a25712f0_0;  alias, 1 drivers
v00000264a2563ca0_0 .net "is_bne_taken", 0 0, L_00000264a25bc1e0;  1 drivers
v00000264a2562260_0 .net "is_eq", 0 0, L_00000264a25bbfb0;  1 drivers
v00000264a25641a0_0 .net "oper1", 31 0, v00000264a2570ad0_0;  alias, 1 drivers
v00000264a2563700_0 .net "oper2", 31 0, v00000264a25700d0_0;  alias, 1 drivers
S_00000264a2370390 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000264a2370200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_00000264a25bcaa0 .functor XOR 1, L_00000264a25a4990, L_00000264a25a4c10, C4<0>, C4<0>;
L_00000264a25bbdf0 .functor XOR 1, L_00000264a25a47b0, L_00000264a25a4df0, C4<0>, C4<0>;
L_00000264a25bc560 .functor XOR 1, L_00000264a25a4850, L_00000264a25a48f0, C4<0>, C4<0>;
L_00000264a25bc870 .functor XOR 1, L_00000264a25a4a30, L_00000264a25a4ad0, C4<0>, C4<0>;
L_00000264a25bc170 .functor XOR 1, L_00000264a25a4e90, L_00000264a25a4b70, C4<0>, C4<0>;
L_00000264a25bbc30 .functor XOR 1, L_00000264a25a4cb0, L_00000264a25a4d50, C4<0>, C4<0>;
L_00000264a25bbe60 .functor XOR 1, L_00000264a2610710, L_00000264a26116b0, C4<0>, C4<0>;
L_00000264a25bbed0 .functor XOR 1, L_00000264a2611e30, L_00000264a2610030, C4<0>, C4<0>;
L_00000264a25bd050 .functor XOR 1, L_00000264a2610c10, L_00000264a2610170, C4<0>, C4<0>;
L_00000264a25bcc60 .functor XOR 1, L_00000264a2611390, L_00000264a2612010, C4<0>, C4<0>;
L_00000264a25bd1a0 .functor XOR 1, L_00000264a2610530, L_00000264a2611750, C4<0>, C4<0>;
L_00000264a25bba70 .functor XOR 1, L_00000264a2612330, L_00000264a26102b0, C4<0>, C4<0>;
L_00000264a25bc020 .functor XOR 1, L_00000264a2610a30, L_00000264a26119d0, C4<0>, C4<0>;
L_00000264a25bc250 .functor XOR 1, L_00000264a2610ad0, L_00000264a26114d0, C4<0>, C4<0>;
L_00000264a25bb6f0 .functor XOR 1, L_00000264a2610490, L_00000264a2611cf0, C4<0>, C4<0>;
L_00000264a25bc330 .functor XOR 1, L_00000264a26123d0, L_00000264a2612470, C4<0>, C4<0>;
L_00000264a25bbca0 .functor XOR 1, L_00000264a2610e90, L_00000264a2612510, C4<0>, C4<0>;
L_00000264a25bbd10 .functor XOR 1, L_00000264a26105d0, L_00000264a2610f30, C4<0>, C4<0>;
L_00000264a25bb8b0 .functor XOR 1, L_00000264a2610670, L_00000264a2610df0, C4<0>, C4<0>;
L_00000264a25bccd0 .functor XOR 1, L_00000264a2610b70, L_00000264a2611890, C4<0>, C4<0>;
L_00000264a25bce90 .functor XOR 1, L_00000264a2611f70, L_00000264a2611250, C4<0>, C4<0>;
L_00000264a25bc5d0 .functor XOR 1, L_00000264a26126f0, L_00000264a26107b0, C4<0>, C4<0>;
L_00000264a25bbf40 .functor XOR 1, L_00000264a2610210, L_00000264a2611110, C4<0>, C4<0>;
L_00000264a25bc8e0 .functor XOR 1, L_00000264a2610850, L_00000264a26120b0, C4<0>, C4<0>;
L_00000264a25bb7d0 .functor XOR 1, L_00000264a2610cb0, L_00000264a2611ed0, C4<0>, C4<0>;
L_00000264a25bc950 .functor XOR 1, L_00000264a2610fd0, L_00000264a26121f0, C4<0>, C4<0>;
L_00000264a25bc9c0 .functor XOR 1, L_00000264a26111b0, L_00000264a2610350, C4<0>, C4<0>;
L_00000264a25bcb10 .functor XOR 1, L_00000264a2611070, L_00000264a26112f0, C4<0>, C4<0>;
L_00000264a25bcdb0 .functor XOR 1, L_00000264a2611570, L_00000264a26125b0, C4<0>, C4<0>;
L_00000264a25bce20 .functor XOR 1, L_00000264a2611430, L_00000264a2611930, C4<0>, C4<0>;
L_00000264a25bcf70 .functor XOR 1, L_00000264a26100d0, L_00000264a26108f0, C4<0>, C4<0>;
L_00000264a25bb760 .functor XOR 1, L_00000264a2610990, L_00000264a2610d50, C4<0>, C4<0>;
L_00000264a25bbfb0/0/0 .functor OR 1, L_00000264a2611610, L_00000264a26117f0, L_00000264a2611a70, L_00000264a26103f0;
L_00000264a25bbfb0/0/4 .functor OR 1, L_00000264a2611b10, L_00000264a2611bb0, L_00000264a2611c50, L_00000264a2612150;
L_00000264a25bbfb0/0/8 .functor OR 1, L_00000264a2612290, L_00000264a2612650, L_00000264a260ff90, L_00000264a2612a10;
L_00000264a25bbfb0/0/12 .functor OR 1, L_00000264a2613730, L_00000264a2614a90, L_00000264a26137d0, L_00000264a26134b0;
L_00000264a25bbfb0/0/16 .functor OR 1, L_00000264a2614db0, L_00000264a2614590, L_00000264a2613b90, L_00000264a2613550;
L_00000264a25bbfb0/0/20 .functor OR 1, L_00000264a2614bd0, L_00000264a2613c30, L_00000264a2613f50, L_00000264a2614ef0;
L_00000264a25bbfb0/0/24 .functor OR 1, L_00000264a2612c90, L_00000264a2612bf0, L_00000264a26146d0, L_00000264a2613870;
L_00000264a25bbfb0/0/28 .functor OR 1, L_00000264a2612dd0, L_00000264a2614310, L_00000264a2613910, L_00000264a2613cd0;
L_00000264a25bbfb0/1/0 .functor OR 1, L_00000264a25bbfb0/0/0, L_00000264a25bbfb0/0/4, L_00000264a25bbfb0/0/8, L_00000264a25bbfb0/0/12;
L_00000264a25bbfb0/1/4 .functor OR 1, L_00000264a25bbfb0/0/16, L_00000264a25bbfb0/0/20, L_00000264a25bbfb0/0/24, L_00000264a25bbfb0/0/28;
L_00000264a25bbfb0 .functor NOR 1, L_00000264a25bbfb0/1/0, L_00000264a25bbfb0/1/4, C4<0>, C4<0>;
v00000264a255fab0_0 .net *"_ivl_0", 0 0, L_00000264a25bcaa0;  1 drivers
v00000264a255f150_0 .net *"_ivl_101", 0 0, L_00000264a2612510;  1 drivers
v00000264a255ff10_0 .net *"_ivl_102", 0 0, L_00000264a25bbd10;  1 drivers
v00000264a25600f0_0 .net *"_ivl_105", 0 0, L_00000264a26105d0;  1 drivers
v00000264a25604b0_0 .net *"_ivl_107", 0 0, L_00000264a2610f30;  1 drivers
v00000264a255e250_0 .net *"_ivl_108", 0 0, L_00000264a25bb8b0;  1 drivers
v00000264a255e570_0 .net *"_ivl_11", 0 0, L_00000264a25a4df0;  1 drivers
v00000264a2560730_0 .net *"_ivl_111", 0 0, L_00000264a2610670;  1 drivers
v00000264a255f830_0 .net *"_ivl_113", 0 0, L_00000264a2610df0;  1 drivers
v00000264a255f8d0_0 .net *"_ivl_114", 0 0, L_00000264a25bccd0;  1 drivers
v00000264a2560370_0 .net *"_ivl_117", 0 0, L_00000264a2610b70;  1 drivers
v00000264a255f790_0 .net *"_ivl_119", 0 0, L_00000264a2611890;  1 drivers
v00000264a255eb10_0 .net *"_ivl_12", 0 0, L_00000264a25bc560;  1 drivers
v00000264a255e7f0_0 .net *"_ivl_120", 0 0, L_00000264a25bce90;  1 drivers
v00000264a255f1f0_0 .net *"_ivl_123", 0 0, L_00000264a2611f70;  1 drivers
v00000264a255ef70_0 .net *"_ivl_125", 0 0, L_00000264a2611250;  1 drivers
v00000264a255e390_0 .net *"_ivl_126", 0 0, L_00000264a25bc5d0;  1 drivers
v00000264a255e930_0 .net *"_ivl_129", 0 0, L_00000264a26126f0;  1 drivers
v00000264a255f0b0_0 .net *"_ivl_131", 0 0, L_00000264a26107b0;  1 drivers
v00000264a255e890_0 .net *"_ivl_132", 0 0, L_00000264a25bbf40;  1 drivers
v00000264a255ea70_0 .net *"_ivl_135", 0 0, L_00000264a2610210;  1 drivers
v00000264a255f010_0 .net *"_ivl_137", 0 0, L_00000264a2611110;  1 drivers
v00000264a255e610_0 .net *"_ivl_138", 0 0, L_00000264a25bc8e0;  1 drivers
v00000264a2560190_0 .net *"_ivl_141", 0 0, L_00000264a2610850;  1 drivers
v00000264a2560550_0 .net *"_ivl_143", 0 0, L_00000264a26120b0;  1 drivers
v00000264a255f510_0 .net *"_ivl_144", 0 0, L_00000264a25bb7d0;  1 drivers
v00000264a255f3d0_0 .net *"_ivl_147", 0 0, L_00000264a2610cb0;  1 drivers
v00000264a255ebb0_0 .net *"_ivl_149", 0 0, L_00000264a2611ed0;  1 drivers
v00000264a2560230_0 .net *"_ivl_15", 0 0, L_00000264a25a4850;  1 drivers
v00000264a255fb50_0 .net *"_ivl_150", 0 0, L_00000264a25bc950;  1 drivers
v00000264a255dfd0_0 .net *"_ivl_153", 0 0, L_00000264a2610fd0;  1 drivers
v00000264a255f290_0 .net *"_ivl_155", 0 0, L_00000264a26121f0;  1 drivers
v00000264a255e430_0 .net *"_ivl_156", 0 0, L_00000264a25bc9c0;  1 drivers
v00000264a255e070_0 .net *"_ivl_159", 0 0, L_00000264a26111b0;  1 drivers
v00000264a255e110_0 .net *"_ivl_161", 0 0, L_00000264a2610350;  1 drivers
v00000264a255f330_0 .net *"_ivl_162", 0 0, L_00000264a25bcb10;  1 drivers
v00000264a255f470_0 .net *"_ivl_165", 0 0, L_00000264a2611070;  1 drivers
v00000264a255e9d0_0 .net *"_ivl_167", 0 0, L_00000264a26112f0;  1 drivers
v00000264a255f5b0_0 .net *"_ivl_168", 0 0, L_00000264a25bcdb0;  1 drivers
v00000264a255ec50_0 .net *"_ivl_17", 0 0, L_00000264a25a48f0;  1 drivers
v00000264a255f650_0 .net *"_ivl_171", 0 0, L_00000264a2611570;  1 drivers
v00000264a255f6f0_0 .net *"_ivl_173", 0 0, L_00000264a26125b0;  1 drivers
v00000264a255e6b0_0 .net *"_ivl_174", 0 0, L_00000264a25bce20;  1 drivers
v00000264a255e2f0_0 .net *"_ivl_177", 0 0, L_00000264a2611430;  1 drivers
v00000264a255e4d0_0 .net *"_ivl_179", 0 0, L_00000264a2611930;  1 drivers
v00000264a255fa10_0 .net *"_ivl_18", 0 0, L_00000264a25bc870;  1 drivers
v00000264a255fbf0_0 .net *"_ivl_180", 0 0, L_00000264a25bcf70;  1 drivers
v00000264a255fd30_0 .net *"_ivl_183", 0 0, L_00000264a26100d0;  1 drivers
v00000264a255e750_0 .net *"_ivl_185", 0 0, L_00000264a26108f0;  1 drivers
v00000264a2561770_0 .net *"_ivl_186", 0 0, L_00000264a25bb760;  1 drivers
v00000264a2561db0_0 .net *"_ivl_190", 0 0, L_00000264a2610990;  1 drivers
v00000264a2560f50_0 .net *"_ivl_192", 0 0, L_00000264a2610d50;  1 drivers
v00000264a25609b0_0 .net *"_ivl_194", 0 0, L_00000264a2611610;  1 drivers
v00000264a2561e50_0 .net *"_ivl_196", 0 0, L_00000264a26117f0;  1 drivers
v00000264a2561b30_0 .net *"_ivl_198", 0 0, L_00000264a2611a70;  1 drivers
v00000264a2561310_0 .net *"_ivl_200", 0 0, L_00000264a26103f0;  1 drivers
v00000264a2561630_0 .net *"_ivl_202", 0 0, L_00000264a2611b10;  1 drivers
v00000264a2560a50_0 .net *"_ivl_204", 0 0, L_00000264a2611bb0;  1 drivers
v00000264a25619f0_0 .net *"_ivl_206", 0 0, L_00000264a2611c50;  1 drivers
v00000264a2561090_0 .net *"_ivl_208", 0 0, L_00000264a2612150;  1 drivers
v00000264a2560eb0_0 .net *"_ivl_21", 0 0, L_00000264a25a4a30;  1 drivers
v00000264a2560ff0_0 .net *"_ivl_210", 0 0, L_00000264a2612290;  1 drivers
v00000264a2560e10_0 .net *"_ivl_212", 0 0, L_00000264a2612650;  1 drivers
v00000264a25613b0_0 .net *"_ivl_214", 0 0, L_00000264a260ff90;  1 drivers
v00000264a2561270_0 .net *"_ivl_216", 0 0, L_00000264a2612a10;  1 drivers
v00000264a2560910_0 .net *"_ivl_218", 0 0, L_00000264a2613730;  1 drivers
v00000264a2560af0_0 .net *"_ivl_220", 0 0, L_00000264a2614a90;  1 drivers
v00000264a2560b90_0 .net *"_ivl_222", 0 0, L_00000264a26137d0;  1 drivers
v00000264a2561bd0_0 .net *"_ivl_224", 0 0, L_00000264a26134b0;  1 drivers
v00000264a2561c70_0 .net *"_ivl_226", 0 0, L_00000264a2614db0;  1 drivers
v00000264a25611d0_0 .net *"_ivl_228", 0 0, L_00000264a2614590;  1 drivers
v00000264a2561450_0 .net *"_ivl_23", 0 0, L_00000264a25a4ad0;  1 drivers
v00000264a25614f0_0 .net *"_ivl_230", 0 0, L_00000264a2613b90;  1 drivers
v00000264a2561590_0 .net *"_ivl_232", 0 0, L_00000264a2613550;  1 drivers
v00000264a25616d0_0 .net *"_ivl_234", 0 0, L_00000264a2614bd0;  1 drivers
v00000264a2560c30_0 .net *"_ivl_236", 0 0, L_00000264a2613c30;  1 drivers
v00000264a2561950_0 .net *"_ivl_238", 0 0, L_00000264a2613f50;  1 drivers
v00000264a2561d10_0 .net *"_ivl_24", 0 0, L_00000264a25bc170;  1 drivers
v00000264a2560cd0_0 .net *"_ivl_240", 0 0, L_00000264a2614ef0;  1 drivers
v00000264a2561a90_0 .net *"_ivl_242", 0 0, L_00000264a2612c90;  1 drivers
v00000264a2561810_0 .net *"_ivl_244", 0 0, L_00000264a2612bf0;  1 drivers
v00000264a25607d0_0 .net *"_ivl_246", 0 0, L_00000264a26146d0;  1 drivers
v00000264a2560870_0 .net *"_ivl_248", 0 0, L_00000264a2613870;  1 drivers
v00000264a2560d70_0 .net *"_ivl_250", 0 0, L_00000264a2612dd0;  1 drivers
v00000264a2561130_0 .net *"_ivl_252", 0 0, L_00000264a2614310;  1 drivers
v00000264a25618b0_0 .net *"_ivl_254", 0 0, L_00000264a2613910;  1 drivers
v00000264a24833d0_0 .net *"_ivl_256", 0 0, L_00000264a2613cd0;  1 drivers
v00000264a2563e80_0 .net *"_ivl_27", 0 0, L_00000264a25a4e90;  1 drivers
v00000264a2562620_0 .net *"_ivl_29", 0 0, L_00000264a25a4b70;  1 drivers
v00000264a2562f80_0 .net *"_ivl_3", 0 0, L_00000264a25a4990;  1 drivers
v00000264a2563660_0 .net *"_ivl_30", 0 0, L_00000264a25bbc30;  1 drivers
v00000264a25638e0_0 .net *"_ivl_33", 0 0, L_00000264a25a4cb0;  1 drivers
v00000264a2564240_0 .net *"_ivl_35", 0 0, L_00000264a25a4d50;  1 drivers
v00000264a2563c00_0 .net *"_ivl_36", 0 0, L_00000264a25bbe60;  1 drivers
v00000264a25621c0_0 .net *"_ivl_39", 0 0, L_00000264a2610710;  1 drivers
v00000264a25635c0_0 .net *"_ivl_41", 0 0, L_00000264a26116b0;  1 drivers
v00000264a2564060_0 .net *"_ivl_42", 0 0, L_00000264a25bbed0;  1 drivers
v00000264a25630c0_0 .net *"_ivl_45", 0 0, L_00000264a2611e30;  1 drivers
v00000264a25626c0_0 .net *"_ivl_47", 0 0, L_00000264a2610030;  1 drivers
v00000264a2563160_0 .net *"_ivl_48", 0 0, L_00000264a25bd050;  1 drivers
v00000264a2562120_0 .net *"_ivl_5", 0 0, L_00000264a25a4c10;  1 drivers
v00000264a2562e40_0 .net *"_ivl_51", 0 0, L_00000264a2610c10;  1 drivers
v00000264a25646a0_0 .net *"_ivl_53", 0 0, L_00000264a2610170;  1 drivers
v00000264a2563ac0_0 .net *"_ivl_54", 0 0, L_00000264a25bcc60;  1 drivers
v00000264a2562c60_0 .net *"_ivl_57", 0 0, L_00000264a2611390;  1 drivers
v00000264a2563980_0 .net *"_ivl_59", 0 0, L_00000264a2612010;  1 drivers
v00000264a2563480_0 .net *"_ivl_6", 0 0, L_00000264a25bbdf0;  1 drivers
v00000264a2563fc0_0 .net *"_ivl_60", 0 0, L_00000264a25bd1a0;  1 drivers
v00000264a25644c0_0 .net *"_ivl_63", 0 0, L_00000264a2610530;  1 drivers
v00000264a2564100_0 .net *"_ivl_65", 0 0, L_00000264a2611750;  1 drivers
v00000264a2562a80_0 .net *"_ivl_66", 0 0, L_00000264a25bba70;  1 drivers
v00000264a2562760_0 .net *"_ivl_69", 0 0, L_00000264a2612330;  1 drivers
v00000264a25642e0_0 .net *"_ivl_71", 0 0, L_00000264a26102b0;  1 drivers
v00000264a2564740_0 .net *"_ivl_72", 0 0, L_00000264a25bc020;  1 drivers
v00000264a2561fe0_0 .net *"_ivl_75", 0 0, L_00000264a2610a30;  1 drivers
v00000264a2562800_0 .net *"_ivl_77", 0 0, L_00000264a26119d0;  1 drivers
v00000264a2562d00_0 .net *"_ivl_78", 0 0, L_00000264a25bc250;  1 drivers
v00000264a25632a0_0 .net *"_ivl_81", 0 0, L_00000264a2610ad0;  1 drivers
v00000264a2562da0_0 .net *"_ivl_83", 0 0, L_00000264a26114d0;  1 drivers
v00000264a2562300_0 .net *"_ivl_84", 0 0, L_00000264a25bb6f0;  1 drivers
v00000264a2562ee0_0 .net *"_ivl_87", 0 0, L_00000264a2610490;  1 drivers
v00000264a25623a0_0 .net *"_ivl_89", 0 0, L_00000264a2611cf0;  1 drivers
v00000264a2562b20_0 .net *"_ivl_9", 0 0, L_00000264a25a47b0;  1 drivers
v00000264a25628a0_0 .net *"_ivl_90", 0 0, L_00000264a25bc330;  1 drivers
v00000264a2563340_0 .net *"_ivl_93", 0 0, L_00000264a26123d0;  1 drivers
v00000264a2562440_0 .net *"_ivl_95", 0 0, L_00000264a2612470;  1 drivers
v00000264a2563520_0 .net *"_ivl_96", 0 0, L_00000264a25bbca0;  1 drivers
v00000264a2562bc0_0 .net *"_ivl_99", 0 0, L_00000264a2610e90;  1 drivers
v00000264a2564600_0 .net "a", 31 0, v00000264a2570ad0_0;  alias, 1 drivers
v00000264a2564380_0 .net "b", 31 0, v00000264a25700d0_0;  alias, 1 drivers
v00000264a2563020_0 .net "out", 0 0, L_00000264a25bbfb0;  alias, 1 drivers
v00000264a25637a0_0 .net "temp", 31 0, L_00000264a2611d90;  1 drivers
L_00000264a25a4990 .part v00000264a2570ad0_0, 0, 1;
L_00000264a25a4c10 .part v00000264a25700d0_0, 0, 1;
L_00000264a25a47b0 .part v00000264a2570ad0_0, 1, 1;
L_00000264a25a4df0 .part v00000264a25700d0_0, 1, 1;
L_00000264a25a4850 .part v00000264a2570ad0_0, 2, 1;
L_00000264a25a48f0 .part v00000264a25700d0_0, 2, 1;
L_00000264a25a4a30 .part v00000264a2570ad0_0, 3, 1;
L_00000264a25a4ad0 .part v00000264a25700d0_0, 3, 1;
L_00000264a25a4e90 .part v00000264a2570ad0_0, 4, 1;
L_00000264a25a4b70 .part v00000264a25700d0_0, 4, 1;
L_00000264a25a4cb0 .part v00000264a2570ad0_0, 5, 1;
L_00000264a25a4d50 .part v00000264a25700d0_0, 5, 1;
L_00000264a2610710 .part v00000264a2570ad0_0, 6, 1;
L_00000264a26116b0 .part v00000264a25700d0_0, 6, 1;
L_00000264a2611e30 .part v00000264a2570ad0_0, 7, 1;
L_00000264a2610030 .part v00000264a25700d0_0, 7, 1;
L_00000264a2610c10 .part v00000264a2570ad0_0, 8, 1;
L_00000264a2610170 .part v00000264a25700d0_0, 8, 1;
L_00000264a2611390 .part v00000264a2570ad0_0, 9, 1;
L_00000264a2612010 .part v00000264a25700d0_0, 9, 1;
L_00000264a2610530 .part v00000264a2570ad0_0, 10, 1;
L_00000264a2611750 .part v00000264a25700d0_0, 10, 1;
L_00000264a2612330 .part v00000264a2570ad0_0, 11, 1;
L_00000264a26102b0 .part v00000264a25700d0_0, 11, 1;
L_00000264a2610a30 .part v00000264a2570ad0_0, 12, 1;
L_00000264a26119d0 .part v00000264a25700d0_0, 12, 1;
L_00000264a2610ad0 .part v00000264a2570ad0_0, 13, 1;
L_00000264a26114d0 .part v00000264a25700d0_0, 13, 1;
L_00000264a2610490 .part v00000264a2570ad0_0, 14, 1;
L_00000264a2611cf0 .part v00000264a25700d0_0, 14, 1;
L_00000264a26123d0 .part v00000264a2570ad0_0, 15, 1;
L_00000264a2612470 .part v00000264a25700d0_0, 15, 1;
L_00000264a2610e90 .part v00000264a2570ad0_0, 16, 1;
L_00000264a2612510 .part v00000264a25700d0_0, 16, 1;
L_00000264a26105d0 .part v00000264a2570ad0_0, 17, 1;
L_00000264a2610f30 .part v00000264a25700d0_0, 17, 1;
L_00000264a2610670 .part v00000264a2570ad0_0, 18, 1;
L_00000264a2610df0 .part v00000264a25700d0_0, 18, 1;
L_00000264a2610b70 .part v00000264a2570ad0_0, 19, 1;
L_00000264a2611890 .part v00000264a25700d0_0, 19, 1;
L_00000264a2611f70 .part v00000264a2570ad0_0, 20, 1;
L_00000264a2611250 .part v00000264a25700d0_0, 20, 1;
L_00000264a26126f0 .part v00000264a2570ad0_0, 21, 1;
L_00000264a26107b0 .part v00000264a25700d0_0, 21, 1;
L_00000264a2610210 .part v00000264a2570ad0_0, 22, 1;
L_00000264a2611110 .part v00000264a25700d0_0, 22, 1;
L_00000264a2610850 .part v00000264a2570ad0_0, 23, 1;
L_00000264a26120b0 .part v00000264a25700d0_0, 23, 1;
L_00000264a2610cb0 .part v00000264a2570ad0_0, 24, 1;
L_00000264a2611ed0 .part v00000264a25700d0_0, 24, 1;
L_00000264a2610fd0 .part v00000264a2570ad0_0, 25, 1;
L_00000264a26121f0 .part v00000264a25700d0_0, 25, 1;
L_00000264a26111b0 .part v00000264a2570ad0_0, 26, 1;
L_00000264a2610350 .part v00000264a25700d0_0, 26, 1;
L_00000264a2611070 .part v00000264a2570ad0_0, 27, 1;
L_00000264a26112f0 .part v00000264a25700d0_0, 27, 1;
L_00000264a2611570 .part v00000264a2570ad0_0, 28, 1;
L_00000264a26125b0 .part v00000264a25700d0_0, 28, 1;
L_00000264a2611430 .part v00000264a2570ad0_0, 29, 1;
L_00000264a2611930 .part v00000264a25700d0_0, 29, 1;
L_00000264a26100d0 .part v00000264a2570ad0_0, 30, 1;
L_00000264a26108f0 .part v00000264a25700d0_0, 30, 1;
LS_00000264a2611d90_0_0 .concat8 [ 1 1 1 1], L_00000264a25bcaa0, L_00000264a25bbdf0, L_00000264a25bc560, L_00000264a25bc870;
LS_00000264a2611d90_0_4 .concat8 [ 1 1 1 1], L_00000264a25bc170, L_00000264a25bbc30, L_00000264a25bbe60, L_00000264a25bbed0;
LS_00000264a2611d90_0_8 .concat8 [ 1 1 1 1], L_00000264a25bd050, L_00000264a25bcc60, L_00000264a25bd1a0, L_00000264a25bba70;
LS_00000264a2611d90_0_12 .concat8 [ 1 1 1 1], L_00000264a25bc020, L_00000264a25bc250, L_00000264a25bb6f0, L_00000264a25bc330;
LS_00000264a2611d90_0_16 .concat8 [ 1 1 1 1], L_00000264a25bbca0, L_00000264a25bbd10, L_00000264a25bb8b0, L_00000264a25bccd0;
LS_00000264a2611d90_0_20 .concat8 [ 1 1 1 1], L_00000264a25bce90, L_00000264a25bc5d0, L_00000264a25bbf40, L_00000264a25bc8e0;
LS_00000264a2611d90_0_24 .concat8 [ 1 1 1 1], L_00000264a25bb7d0, L_00000264a25bc950, L_00000264a25bc9c0, L_00000264a25bcb10;
LS_00000264a2611d90_0_28 .concat8 [ 1 1 1 1], L_00000264a25bcdb0, L_00000264a25bce20, L_00000264a25bcf70, L_00000264a25bb760;
LS_00000264a2611d90_1_0 .concat8 [ 4 4 4 4], LS_00000264a2611d90_0_0, LS_00000264a2611d90_0_4, LS_00000264a2611d90_0_8, LS_00000264a2611d90_0_12;
LS_00000264a2611d90_1_4 .concat8 [ 4 4 4 4], LS_00000264a2611d90_0_16, LS_00000264a2611d90_0_20, LS_00000264a2611d90_0_24, LS_00000264a2611d90_0_28;
L_00000264a2611d90 .concat8 [ 16 16 0 0], LS_00000264a2611d90_1_0, LS_00000264a2611d90_1_4;
L_00000264a2610990 .part v00000264a2570ad0_0, 31, 1;
L_00000264a2610d50 .part v00000264a25700d0_0, 31, 1;
L_00000264a2611610 .part L_00000264a2611d90, 0, 1;
L_00000264a26117f0 .part L_00000264a2611d90, 1, 1;
L_00000264a2611a70 .part L_00000264a2611d90, 2, 1;
L_00000264a26103f0 .part L_00000264a2611d90, 3, 1;
L_00000264a2611b10 .part L_00000264a2611d90, 4, 1;
L_00000264a2611bb0 .part L_00000264a2611d90, 5, 1;
L_00000264a2611c50 .part L_00000264a2611d90, 6, 1;
L_00000264a2612150 .part L_00000264a2611d90, 7, 1;
L_00000264a2612290 .part L_00000264a2611d90, 8, 1;
L_00000264a2612650 .part L_00000264a2611d90, 9, 1;
L_00000264a260ff90 .part L_00000264a2611d90, 10, 1;
L_00000264a2612a10 .part L_00000264a2611d90, 11, 1;
L_00000264a2613730 .part L_00000264a2611d90, 12, 1;
L_00000264a2614a90 .part L_00000264a2611d90, 13, 1;
L_00000264a26137d0 .part L_00000264a2611d90, 14, 1;
L_00000264a26134b0 .part L_00000264a2611d90, 15, 1;
L_00000264a2614db0 .part L_00000264a2611d90, 16, 1;
L_00000264a2614590 .part L_00000264a2611d90, 17, 1;
L_00000264a2613b90 .part L_00000264a2611d90, 18, 1;
L_00000264a2613550 .part L_00000264a2611d90, 19, 1;
L_00000264a2614bd0 .part L_00000264a2611d90, 20, 1;
L_00000264a2613c30 .part L_00000264a2611d90, 21, 1;
L_00000264a2613f50 .part L_00000264a2611d90, 22, 1;
L_00000264a2614ef0 .part L_00000264a2611d90, 23, 1;
L_00000264a2612c90 .part L_00000264a2611d90, 24, 1;
L_00000264a2612bf0 .part L_00000264a2611d90, 25, 1;
L_00000264a26146d0 .part L_00000264a2611d90, 26, 1;
L_00000264a2613870 .part L_00000264a2611d90, 27, 1;
L_00000264a2612dd0 .part L_00000264a2611d90, 28, 1;
L_00000264a2614310 .part L_00000264a2611d90, 29, 1;
L_00000264a2613910 .part L_00000264a2611d90, 30, 1;
L_00000264a2613cd0 .part L_00000264a2611d90, 31, 1;
S_00000264a23282c0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000264a2329cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000264a24fa240 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_00000264a25bbbc0 .functor NOT 1, L_00000264a25a4670, C4<0>, C4<0>, C4<0>;
v00000264a2563840_0 .net "A", 31 0, v00000264a2570ad0_0;  alias, 1 drivers
v00000264a2564420_0 .net "ALUOP", 3 0, v00000264a25629e0_0;  alias, 1 drivers
v00000264a2563b60_0 .net "B", 31 0, v00000264a25700d0_0;  alias, 1 drivers
v00000264a25624e0_0 .var "CF", 0 0;
v00000264a2562580_0 .net "ZF", 0 0, L_00000264a25bbbc0;  alias, 1 drivers
v00000264a2563d40_0 .net *"_ivl_1", 0 0, L_00000264a25a4670;  1 drivers
v00000264a2563de0_0 .var "res", 31 0;
E_00000264a24fa840 .event anyedge, v00000264a2564420_0, v00000264a2564600_0, v00000264a2564380_0, v00000264a25624e0_0;
L_00000264a25a4670 .reduce/or v00000264a2563de0_0;
S_00000264a2328450 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000264a2329cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000264a2518e90 .param/l "add" 0 9 6, C4<000000100000>;
P_00000264a2518ec8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000264a2518f00 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000264a2518f38 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000264a2518f70 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000264a2518fa8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000264a2518fe0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000264a2519018 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000264a2519050 .param/l "j" 0 9 19, C4<000010000000>;
P_00000264a2519088 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000264a25190c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000264a25190f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000264a2519130 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000264a2519168 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000264a25191a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000264a25191d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000264a2519210 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000264a2519248 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000264a2519280 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000264a25192b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000264a25192f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000264a2519328 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000264a2519360 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000264a2519398 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000264a25193d0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000264a25629e0_0 .var "ALU_OP", 3 0;
v00000264a2562940_0 .net "opcode", 11 0, v00000264a2571570_0;  alias, 1 drivers
E_00000264a24f9b00 .event anyedge, v00000264a246dec0_0;
S_00000264a236d960 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000264a224d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000264a256e9b0_0 .net "EX1_forward_to_B", 31 0, v00000264a256dc90_0;  alias, 1 drivers
v00000264a256e550_0 .net "EX_PFC", 31 0, v00000264a256e690_0;  alias, 1 drivers
v00000264a256e5f0_0 .net "EX_PFC_to_IF", 31 0, L_00000264a25a45d0;  alias, 1 drivers
v00000264a256eb90_0 .net "alu_selA", 1 0, L_00000264a259dc30;  alias, 1 drivers
v00000264a256de70_0 .net "alu_selB", 1 0, L_00000264a25a0ed0;  alias, 1 drivers
v00000264a256f590_0 .net "ex_haz", 31 0, v00000264a25602d0_0;  alias, 1 drivers
v00000264a256f450_0 .net "id_haz", 31 0, L_00000264a25a24b0;  alias, 1 drivers
v00000264a256dab0_0 .net "is_jr", 0 0, v00000264a256e2d0_0;  alias, 1 drivers
v00000264a256f270_0 .net "mem_haz", 31 0, L_00000264a2620780;  alias, 1 drivers
v00000264a256fef0_0 .net "oper1", 31 0, L_00000264a25a72d0;  alias, 1 drivers
v00000264a256ff90_0 .net "oper2", 31 0, L_00000264a25bbd80;  alias, 1 drivers
v00000264a256dbf0_0 .net "pc", 31 0, v00000264a256ea50_0;  alias, 1 drivers
v00000264a256fa90_0 .net "rs1", 31 0, v00000264a256e870_0;  alias, 1 drivers
v00000264a256f9f0_0 .net "rs2_in", 31 0, v00000264a256f630_0;  alias, 1 drivers
v00000264a256d830_0 .net "rs2_out", 31 0, L_00000264a25bb680;  alias, 1 drivers
v00000264a256d8d0_0 .net "store_rs2_forward", 1 0, L_00000264a25a1330;  alias, 1 drivers
L_00000264a25a45d0 .functor MUXZ 32, v00000264a256e690_0, L_00000264a25a72d0, v00000264a256e2d0_0, C4<>;
S_00000264a236daf0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000264a236d960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000264a24fa880 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000264a25a5ac0 .functor NOT 1, L_00000264a25a4710, C4<0>, C4<0>, C4<0>;
L_00000264a25a69a0 .functor NOT 1, L_00000264a25a39f0, C4<0>, C4<0>, C4<0>;
L_00000264a25a6540 .functor NOT 1, L_00000264a25a40d0, C4<0>, C4<0>, C4<0>;
L_00000264a25a6690 .functor NOT 1, L_00000264a25a2cd0, C4<0>, C4<0>, C4<0>;
L_00000264a25a6700 .functor AND 32, L_00000264a25a6620, v00000264a256e870_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000264a25a6bd0 .functor AND 32, L_00000264a25a64d0, L_00000264a2620780, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000264a25a5430 .functor OR 32, L_00000264a25a6700, L_00000264a25a6bd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000264a25a54a0 .functor AND 32, L_00000264a25a5c10, v00000264a25602d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000264a25a70a0 .functor OR 32, L_00000264a25a5430, L_00000264a25a54a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000264a25a7180 .functor AND 32, L_00000264a25a6850, L_00000264a25a24b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000264a25a72d0 .functor OR 32, L_00000264a25a70a0, L_00000264a25a7180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000264a2565b40_0 .net *"_ivl_1", 0 0, L_00000264a25a4710;  1 drivers
v00000264a2565dc0_0 .net *"_ivl_13", 0 0, L_00000264a25a40d0;  1 drivers
v00000264a2564ba0_0 .net *"_ivl_14", 0 0, L_00000264a25a6540;  1 drivers
v00000264a25647e0_0 .net *"_ivl_19", 0 0, L_00000264a25a3310;  1 drivers
v00000264a2564c40_0 .net *"_ivl_2", 0 0, L_00000264a25a5ac0;  1 drivers
v00000264a256a010_0 .net *"_ivl_23", 0 0, L_00000264a25a2730;  1 drivers
v00000264a256a8d0_0 .net *"_ivl_27", 0 0, L_00000264a25a2cd0;  1 drivers
v00000264a256ac90_0 .net *"_ivl_28", 0 0, L_00000264a25a6690;  1 drivers
v00000264a256a970_0 .net *"_ivl_33", 0 0, L_00000264a25a27d0;  1 drivers
v00000264a256aa10_0 .net *"_ivl_37", 0 0, L_00000264a25a2870;  1 drivers
v00000264a256b230_0 .net *"_ivl_40", 31 0, L_00000264a25a6700;  1 drivers
v00000264a256a3d0_0 .net *"_ivl_42", 31 0, L_00000264a25a6bd0;  1 drivers
v00000264a256aab0_0 .net *"_ivl_44", 31 0, L_00000264a25a5430;  1 drivers
v00000264a256add0_0 .net *"_ivl_46", 31 0, L_00000264a25a54a0;  1 drivers
v00000264a256af10_0 .net *"_ivl_48", 31 0, L_00000264a25a70a0;  1 drivers
v00000264a256b4b0_0 .net *"_ivl_50", 31 0, L_00000264a25a7180;  1 drivers
v00000264a256b0f0_0 .net *"_ivl_7", 0 0, L_00000264a25a39f0;  1 drivers
v00000264a256ab50_0 .net *"_ivl_8", 0 0, L_00000264a25a69a0;  1 drivers
v00000264a256a1f0_0 .net "ina", 31 0, v00000264a256e870_0;  alias, 1 drivers
v00000264a256a5b0_0 .net "inb", 31 0, L_00000264a2620780;  alias, 1 drivers
v00000264a256afb0_0 .net "inc", 31 0, v00000264a25602d0_0;  alias, 1 drivers
v00000264a256b2d0_0 .net "ind", 31 0, L_00000264a25a24b0;  alias, 1 drivers
v00000264a256a290_0 .net "out", 31 0, L_00000264a25a72d0;  alias, 1 drivers
v00000264a256a330_0 .net "s0", 31 0, L_00000264a25a6620;  1 drivers
v00000264a256ad30_0 .net "s1", 31 0, L_00000264a25a64d0;  1 drivers
v00000264a256ae70_0 .net "s2", 31 0, L_00000264a25a5c10;  1 drivers
v00000264a256abf0_0 .net "s3", 31 0, L_00000264a25a6850;  1 drivers
v00000264a256b050_0 .net "sel", 1 0, L_00000264a259dc30;  alias, 1 drivers
L_00000264a25a4710 .part L_00000264a259dc30, 1, 1;
LS_00000264a25a3090_0_0 .concat [ 1 1 1 1], L_00000264a25a5ac0, L_00000264a25a5ac0, L_00000264a25a5ac0, L_00000264a25a5ac0;
LS_00000264a25a3090_0_4 .concat [ 1 1 1 1], L_00000264a25a5ac0, L_00000264a25a5ac0, L_00000264a25a5ac0, L_00000264a25a5ac0;
LS_00000264a25a3090_0_8 .concat [ 1 1 1 1], L_00000264a25a5ac0, L_00000264a25a5ac0, L_00000264a25a5ac0, L_00000264a25a5ac0;
LS_00000264a25a3090_0_12 .concat [ 1 1 1 1], L_00000264a25a5ac0, L_00000264a25a5ac0, L_00000264a25a5ac0, L_00000264a25a5ac0;
LS_00000264a25a3090_0_16 .concat [ 1 1 1 1], L_00000264a25a5ac0, L_00000264a25a5ac0, L_00000264a25a5ac0, L_00000264a25a5ac0;
LS_00000264a25a3090_0_20 .concat [ 1 1 1 1], L_00000264a25a5ac0, L_00000264a25a5ac0, L_00000264a25a5ac0, L_00000264a25a5ac0;
LS_00000264a25a3090_0_24 .concat [ 1 1 1 1], L_00000264a25a5ac0, L_00000264a25a5ac0, L_00000264a25a5ac0, L_00000264a25a5ac0;
LS_00000264a25a3090_0_28 .concat [ 1 1 1 1], L_00000264a25a5ac0, L_00000264a25a5ac0, L_00000264a25a5ac0, L_00000264a25a5ac0;
LS_00000264a25a3090_1_0 .concat [ 4 4 4 4], LS_00000264a25a3090_0_0, LS_00000264a25a3090_0_4, LS_00000264a25a3090_0_8, LS_00000264a25a3090_0_12;
LS_00000264a25a3090_1_4 .concat [ 4 4 4 4], LS_00000264a25a3090_0_16, LS_00000264a25a3090_0_20, LS_00000264a25a3090_0_24, LS_00000264a25a3090_0_28;
L_00000264a25a3090 .concat [ 16 16 0 0], LS_00000264a25a3090_1_0, LS_00000264a25a3090_1_4;
L_00000264a25a39f0 .part L_00000264a259dc30, 0, 1;
LS_00000264a25a2690_0_0 .concat [ 1 1 1 1], L_00000264a25a69a0, L_00000264a25a69a0, L_00000264a25a69a0, L_00000264a25a69a0;
LS_00000264a25a2690_0_4 .concat [ 1 1 1 1], L_00000264a25a69a0, L_00000264a25a69a0, L_00000264a25a69a0, L_00000264a25a69a0;
LS_00000264a25a2690_0_8 .concat [ 1 1 1 1], L_00000264a25a69a0, L_00000264a25a69a0, L_00000264a25a69a0, L_00000264a25a69a0;
LS_00000264a25a2690_0_12 .concat [ 1 1 1 1], L_00000264a25a69a0, L_00000264a25a69a0, L_00000264a25a69a0, L_00000264a25a69a0;
LS_00000264a25a2690_0_16 .concat [ 1 1 1 1], L_00000264a25a69a0, L_00000264a25a69a0, L_00000264a25a69a0, L_00000264a25a69a0;
LS_00000264a25a2690_0_20 .concat [ 1 1 1 1], L_00000264a25a69a0, L_00000264a25a69a0, L_00000264a25a69a0, L_00000264a25a69a0;
LS_00000264a25a2690_0_24 .concat [ 1 1 1 1], L_00000264a25a69a0, L_00000264a25a69a0, L_00000264a25a69a0, L_00000264a25a69a0;
LS_00000264a25a2690_0_28 .concat [ 1 1 1 1], L_00000264a25a69a0, L_00000264a25a69a0, L_00000264a25a69a0, L_00000264a25a69a0;
LS_00000264a25a2690_1_0 .concat [ 4 4 4 4], LS_00000264a25a2690_0_0, LS_00000264a25a2690_0_4, LS_00000264a25a2690_0_8, LS_00000264a25a2690_0_12;
LS_00000264a25a2690_1_4 .concat [ 4 4 4 4], LS_00000264a25a2690_0_16, LS_00000264a25a2690_0_20, LS_00000264a25a2690_0_24, LS_00000264a25a2690_0_28;
L_00000264a25a2690 .concat [ 16 16 0 0], LS_00000264a25a2690_1_0, LS_00000264a25a2690_1_4;
L_00000264a25a40d0 .part L_00000264a259dc30, 1, 1;
LS_00000264a25a2550_0_0 .concat [ 1 1 1 1], L_00000264a25a6540, L_00000264a25a6540, L_00000264a25a6540, L_00000264a25a6540;
LS_00000264a25a2550_0_4 .concat [ 1 1 1 1], L_00000264a25a6540, L_00000264a25a6540, L_00000264a25a6540, L_00000264a25a6540;
LS_00000264a25a2550_0_8 .concat [ 1 1 1 1], L_00000264a25a6540, L_00000264a25a6540, L_00000264a25a6540, L_00000264a25a6540;
LS_00000264a25a2550_0_12 .concat [ 1 1 1 1], L_00000264a25a6540, L_00000264a25a6540, L_00000264a25a6540, L_00000264a25a6540;
LS_00000264a25a2550_0_16 .concat [ 1 1 1 1], L_00000264a25a6540, L_00000264a25a6540, L_00000264a25a6540, L_00000264a25a6540;
LS_00000264a25a2550_0_20 .concat [ 1 1 1 1], L_00000264a25a6540, L_00000264a25a6540, L_00000264a25a6540, L_00000264a25a6540;
LS_00000264a25a2550_0_24 .concat [ 1 1 1 1], L_00000264a25a6540, L_00000264a25a6540, L_00000264a25a6540, L_00000264a25a6540;
LS_00000264a25a2550_0_28 .concat [ 1 1 1 1], L_00000264a25a6540, L_00000264a25a6540, L_00000264a25a6540, L_00000264a25a6540;
LS_00000264a25a2550_1_0 .concat [ 4 4 4 4], LS_00000264a25a2550_0_0, LS_00000264a25a2550_0_4, LS_00000264a25a2550_0_8, LS_00000264a25a2550_0_12;
LS_00000264a25a2550_1_4 .concat [ 4 4 4 4], LS_00000264a25a2550_0_16, LS_00000264a25a2550_0_20, LS_00000264a25a2550_0_24, LS_00000264a25a2550_0_28;
L_00000264a25a2550 .concat [ 16 16 0 0], LS_00000264a25a2550_1_0, LS_00000264a25a2550_1_4;
L_00000264a25a3310 .part L_00000264a259dc30, 0, 1;
LS_00000264a25a4350_0_0 .concat [ 1 1 1 1], L_00000264a25a3310, L_00000264a25a3310, L_00000264a25a3310, L_00000264a25a3310;
LS_00000264a25a4350_0_4 .concat [ 1 1 1 1], L_00000264a25a3310, L_00000264a25a3310, L_00000264a25a3310, L_00000264a25a3310;
LS_00000264a25a4350_0_8 .concat [ 1 1 1 1], L_00000264a25a3310, L_00000264a25a3310, L_00000264a25a3310, L_00000264a25a3310;
LS_00000264a25a4350_0_12 .concat [ 1 1 1 1], L_00000264a25a3310, L_00000264a25a3310, L_00000264a25a3310, L_00000264a25a3310;
LS_00000264a25a4350_0_16 .concat [ 1 1 1 1], L_00000264a25a3310, L_00000264a25a3310, L_00000264a25a3310, L_00000264a25a3310;
LS_00000264a25a4350_0_20 .concat [ 1 1 1 1], L_00000264a25a3310, L_00000264a25a3310, L_00000264a25a3310, L_00000264a25a3310;
LS_00000264a25a4350_0_24 .concat [ 1 1 1 1], L_00000264a25a3310, L_00000264a25a3310, L_00000264a25a3310, L_00000264a25a3310;
LS_00000264a25a4350_0_28 .concat [ 1 1 1 1], L_00000264a25a3310, L_00000264a25a3310, L_00000264a25a3310, L_00000264a25a3310;
LS_00000264a25a4350_1_0 .concat [ 4 4 4 4], LS_00000264a25a4350_0_0, LS_00000264a25a4350_0_4, LS_00000264a25a4350_0_8, LS_00000264a25a4350_0_12;
LS_00000264a25a4350_1_4 .concat [ 4 4 4 4], LS_00000264a25a4350_0_16, LS_00000264a25a4350_0_20, LS_00000264a25a4350_0_24, LS_00000264a25a4350_0_28;
L_00000264a25a4350 .concat [ 16 16 0 0], LS_00000264a25a4350_1_0, LS_00000264a25a4350_1_4;
L_00000264a25a2730 .part L_00000264a259dc30, 1, 1;
LS_00000264a25a33b0_0_0 .concat [ 1 1 1 1], L_00000264a25a2730, L_00000264a25a2730, L_00000264a25a2730, L_00000264a25a2730;
LS_00000264a25a33b0_0_4 .concat [ 1 1 1 1], L_00000264a25a2730, L_00000264a25a2730, L_00000264a25a2730, L_00000264a25a2730;
LS_00000264a25a33b0_0_8 .concat [ 1 1 1 1], L_00000264a25a2730, L_00000264a25a2730, L_00000264a25a2730, L_00000264a25a2730;
LS_00000264a25a33b0_0_12 .concat [ 1 1 1 1], L_00000264a25a2730, L_00000264a25a2730, L_00000264a25a2730, L_00000264a25a2730;
LS_00000264a25a33b0_0_16 .concat [ 1 1 1 1], L_00000264a25a2730, L_00000264a25a2730, L_00000264a25a2730, L_00000264a25a2730;
LS_00000264a25a33b0_0_20 .concat [ 1 1 1 1], L_00000264a25a2730, L_00000264a25a2730, L_00000264a25a2730, L_00000264a25a2730;
LS_00000264a25a33b0_0_24 .concat [ 1 1 1 1], L_00000264a25a2730, L_00000264a25a2730, L_00000264a25a2730, L_00000264a25a2730;
LS_00000264a25a33b0_0_28 .concat [ 1 1 1 1], L_00000264a25a2730, L_00000264a25a2730, L_00000264a25a2730, L_00000264a25a2730;
LS_00000264a25a33b0_1_0 .concat [ 4 4 4 4], LS_00000264a25a33b0_0_0, LS_00000264a25a33b0_0_4, LS_00000264a25a33b0_0_8, LS_00000264a25a33b0_0_12;
LS_00000264a25a33b0_1_4 .concat [ 4 4 4 4], LS_00000264a25a33b0_0_16, LS_00000264a25a33b0_0_20, LS_00000264a25a33b0_0_24, LS_00000264a25a33b0_0_28;
L_00000264a25a33b0 .concat [ 16 16 0 0], LS_00000264a25a33b0_1_0, LS_00000264a25a33b0_1_4;
L_00000264a25a2cd0 .part L_00000264a259dc30, 0, 1;
LS_00000264a25a3f90_0_0 .concat [ 1 1 1 1], L_00000264a25a6690, L_00000264a25a6690, L_00000264a25a6690, L_00000264a25a6690;
LS_00000264a25a3f90_0_4 .concat [ 1 1 1 1], L_00000264a25a6690, L_00000264a25a6690, L_00000264a25a6690, L_00000264a25a6690;
LS_00000264a25a3f90_0_8 .concat [ 1 1 1 1], L_00000264a25a6690, L_00000264a25a6690, L_00000264a25a6690, L_00000264a25a6690;
LS_00000264a25a3f90_0_12 .concat [ 1 1 1 1], L_00000264a25a6690, L_00000264a25a6690, L_00000264a25a6690, L_00000264a25a6690;
LS_00000264a25a3f90_0_16 .concat [ 1 1 1 1], L_00000264a25a6690, L_00000264a25a6690, L_00000264a25a6690, L_00000264a25a6690;
LS_00000264a25a3f90_0_20 .concat [ 1 1 1 1], L_00000264a25a6690, L_00000264a25a6690, L_00000264a25a6690, L_00000264a25a6690;
LS_00000264a25a3f90_0_24 .concat [ 1 1 1 1], L_00000264a25a6690, L_00000264a25a6690, L_00000264a25a6690, L_00000264a25a6690;
LS_00000264a25a3f90_0_28 .concat [ 1 1 1 1], L_00000264a25a6690, L_00000264a25a6690, L_00000264a25a6690, L_00000264a25a6690;
LS_00000264a25a3f90_1_0 .concat [ 4 4 4 4], LS_00000264a25a3f90_0_0, LS_00000264a25a3f90_0_4, LS_00000264a25a3f90_0_8, LS_00000264a25a3f90_0_12;
LS_00000264a25a3f90_1_4 .concat [ 4 4 4 4], LS_00000264a25a3f90_0_16, LS_00000264a25a3f90_0_20, LS_00000264a25a3f90_0_24, LS_00000264a25a3f90_0_28;
L_00000264a25a3f90 .concat [ 16 16 0 0], LS_00000264a25a3f90_1_0, LS_00000264a25a3f90_1_4;
L_00000264a25a27d0 .part L_00000264a259dc30, 1, 1;
LS_00000264a25a1fb0_0_0 .concat [ 1 1 1 1], L_00000264a25a27d0, L_00000264a25a27d0, L_00000264a25a27d0, L_00000264a25a27d0;
LS_00000264a25a1fb0_0_4 .concat [ 1 1 1 1], L_00000264a25a27d0, L_00000264a25a27d0, L_00000264a25a27d0, L_00000264a25a27d0;
LS_00000264a25a1fb0_0_8 .concat [ 1 1 1 1], L_00000264a25a27d0, L_00000264a25a27d0, L_00000264a25a27d0, L_00000264a25a27d0;
LS_00000264a25a1fb0_0_12 .concat [ 1 1 1 1], L_00000264a25a27d0, L_00000264a25a27d0, L_00000264a25a27d0, L_00000264a25a27d0;
LS_00000264a25a1fb0_0_16 .concat [ 1 1 1 1], L_00000264a25a27d0, L_00000264a25a27d0, L_00000264a25a27d0, L_00000264a25a27d0;
LS_00000264a25a1fb0_0_20 .concat [ 1 1 1 1], L_00000264a25a27d0, L_00000264a25a27d0, L_00000264a25a27d0, L_00000264a25a27d0;
LS_00000264a25a1fb0_0_24 .concat [ 1 1 1 1], L_00000264a25a27d0, L_00000264a25a27d0, L_00000264a25a27d0, L_00000264a25a27d0;
LS_00000264a25a1fb0_0_28 .concat [ 1 1 1 1], L_00000264a25a27d0, L_00000264a25a27d0, L_00000264a25a27d0, L_00000264a25a27d0;
LS_00000264a25a1fb0_1_0 .concat [ 4 4 4 4], LS_00000264a25a1fb0_0_0, LS_00000264a25a1fb0_0_4, LS_00000264a25a1fb0_0_8, LS_00000264a25a1fb0_0_12;
LS_00000264a25a1fb0_1_4 .concat [ 4 4 4 4], LS_00000264a25a1fb0_0_16, LS_00000264a25a1fb0_0_20, LS_00000264a25a1fb0_0_24, LS_00000264a25a1fb0_0_28;
L_00000264a25a1fb0 .concat [ 16 16 0 0], LS_00000264a25a1fb0_1_0, LS_00000264a25a1fb0_1_4;
L_00000264a25a2870 .part L_00000264a259dc30, 0, 1;
LS_00000264a25a3810_0_0 .concat [ 1 1 1 1], L_00000264a25a2870, L_00000264a25a2870, L_00000264a25a2870, L_00000264a25a2870;
LS_00000264a25a3810_0_4 .concat [ 1 1 1 1], L_00000264a25a2870, L_00000264a25a2870, L_00000264a25a2870, L_00000264a25a2870;
LS_00000264a25a3810_0_8 .concat [ 1 1 1 1], L_00000264a25a2870, L_00000264a25a2870, L_00000264a25a2870, L_00000264a25a2870;
LS_00000264a25a3810_0_12 .concat [ 1 1 1 1], L_00000264a25a2870, L_00000264a25a2870, L_00000264a25a2870, L_00000264a25a2870;
LS_00000264a25a3810_0_16 .concat [ 1 1 1 1], L_00000264a25a2870, L_00000264a25a2870, L_00000264a25a2870, L_00000264a25a2870;
LS_00000264a25a3810_0_20 .concat [ 1 1 1 1], L_00000264a25a2870, L_00000264a25a2870, L_00000264a25a2870, L_00000264a25a2870;
LS_00000264a25a3810_0_24 .concat [ 1 1 1 1], L_00000264a25a2870, L_00000264a25a2870, L_00000264a25a2870, L_00000264a25a2870;
LS_00000264a25a3810_0_28 .concat [ 1 1 1 1], L_00000264a25a2870, L_00000264a25a2870, L_00000264a25a2870, L_00000264a25a2870;
LS_00000264a25a3810_1_0 .concat [ 4 4 4 4], LS_00000264a25a3810_0_0, LS_00000264a25a3810_0_4, LS_00000264a25a3810_0_8, LS_00000264a25a3810_0_12;
LS_00000264a25a3810_1_4 .concat [ 4 4 4 4], LS_00000264a25a3810_0_16, LS_00000264a25a3810_0_20, LS_00000264a25a3810_0_24, LS_00000264a25a3810_0_28;
L_00000264a25a3810 .concat [ 16 16 0 0], LS_00000264a25a3810_1_0, LS_00000264a25a3810_1_4;
S_00000264a2360a00 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000264a236daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000264a25a6620 .functor AND 32, L_00000264a25a3090, L_00000264a25a2690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000264a2564a60_0 .net "in1", 31 0, L_00000264a25a3090;  1 drivers
v00000264a25651e0_0 .net "in2", 31 0, L_00000264a25a2690;  1 drivers
v00000264a2565280_0 .net "out", 31 0, L_00000264a25a6620;  alias, 1 drivers
S_00000264a2360b90 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000264a236daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000264a25a64d0 .functor AND 32, L_00000264a25a2550, L_00000264a25a4350, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000264a2565320_0 .net "in1", 31 0, L_00000264a25a2550;  1 drivers
v00000264a2565a00_0 .net "in2", 31 0, L_00000264a25a4350;  1 drivers
v00000264a25653c0_0 .net "out", 31 0, L_00000264a25a64d0;  alias, 1 drivers
S_00000264a230c4a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000264a236daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000264a25a5c10 .functor AND 32, L_00000264a25a33b0, L_00000264a25a3f90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000264a2565460_0 .net "in1", 31 0, L_00000264a25a33b0;  1 drivers
v00000264a2565c80_0 .net "in2", 31 0, L_00000264a25a3f90;  1 drivers
v00000264a2565aa0_0 .net "out", 31 0, L_00000264a25a5c10;  alias, 1 drivers
S_00000264a2567470 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000264a236daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000264a25a6850 .functor AND 32, L_00000264a25a1fb0, L_00000264a25a3810, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000264a2565500_0 .net "in1", 31 0, L_00000264a25a1fb0;  1 drivers
v00000264a25656e0_0 .net "in2", 31 0, L_00000264a25a3810;  1 drivers
v00000264a25658c0_0 .net "out", 31 0, L_00000264a25a6850;  alias, 1 drivers
S_00000264a25667f0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000264a236d960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000264a24fa780 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000264a25a7030 .functor NOT 1, L_00000264a25a3ef0, C4<0>, C4<0>, C4<0>;
L_00000264a25a7110 .functor NOT 1, L_00000264a25a2050, C4<0>, C4<0>, C4<0>;
L_00000264a25a7260 .functor NOT 1, L_00000264a25a3950, C4<0>, C4<0>, C4<0>;
L_00000264a25bb920 .functor NOT 1, L_00000264a25a2370, C4<0>, C4<0>, C4<0>;
L_00000264a25bcbf0 .functor AND 32, L_00000264a25a6fc0, v00000264a256dc90_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000264a25bcb80 .functor AND 32, L_00000264a25a71f0, L_00000264a2620780, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000264a25bc6b0 .functor OR 32, L_00000264a25bcbf0, L_00000264a25bcb80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000264a25bd210 .functor AND 32, L_00000264a24dca30, v00000264a25602d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000264a25bc800 .functor OR 32, L_00000264a25bc6b0, L_00000264a25bd210, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000264a25bca30 .functor AND 32, L_00000264a25bc090, L_00000264a25a24b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000264a25bbd80 .functor OR 32, L_00000264a25bc800, L_00000264a25bca30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000264a256a790_0 .net *"_ivl_1", 0 0, L_00000264a25a3ef0;  1 drivers
v00000264a256a830_0 .net *"_ivl_13", 0 0, L_00000264a25a3950;  1 drivers
v00000264a2568670_0 .net *"_ivl_14", 0 0, L_00000264a25a7260;  1 drivers
v00000264a25685d0_0 .net *"_ivl_19", 0 0, L_00000264a25a2f50;  1 drivers
v00000264a2569b10_0 .net *"_ivl_2", 0 0, L_00000264a25a7030;  1 drivers
v00000264a2568530_0 .net *"_ivl_23", 0 0, L_00000264a25a4170;  1 drivers
v00000264a25682b0_0 .net *"_ivl_27", 0 0, L_00000264a25a2370;  1 drivers
v00000264a2568c10_0 .net *"_ivl_28", 0 0, L_00000264a25bb920;  1 drivers
v00000264a2568ad0_0 .net *"_ivl_33", 0 0, L_00000264a25a43f0;  1 drivers
v00000264a2568170_0 .net *"_ivl_37", 0 0, L_00000264a25a2c30;  1 drivers
v00000264a2568a30_0 .net *"_ivl_40", 31 0, L_00000264a25bcbf0;  1 drivers
v00000264a2568710_0 .net *"_ivl_42", 31 0, L_00000264a25bcb80;  1 drivers
v00000264a25678b0_0 .net *"_ivl_44", 31 0, L_00000264a25bc6b0;  1 drivers
v00000264a2568b70_0 .net *"_ivl_46", 31 0, L_00000264a25bd210;  1 drivers
v00000264a2569390_0 .net *"_ivl_48", 31 0, L_00000264a25bc800;  1 drivers
v00000264a25687b0_0 .net *"_ivl_50", 31 0, L_00000264a25bca30;  1 drivers
v00000264a2567e50_0 .net *"_ivl_7", 0 0, L_00000264a25a2050;  1 drivers
v00000264a2569610_0 .net *"_ivl_8", 0 0, L_00000264a25a7110;  1 drivers
v00000264a25688f0_0 .net "ina", 31 0, v00000264a256dc90_0;  alias, 1 drivers
v00000264a2568cb0_0 .net "inb", 31 0, L_00000264a2620780;  alias, 1 drivers
v00000264a25692f0_0 .net "inc", 31 0, v00000264a25602d0_0;  alias, 1 drivers
v00000264a2569ed0_0 .net "ind", 31 0, L_00000264a25a24b0;  alias, 1 drivers
v00000264a25679f0_0 .net "out", 31 0, L_00000264a25bbd80;  alias, 1 drivers
v00000264a25683f0_0 .net "s0", 31 0, L_00000264a25a6fc0;  1 drivers
v00000264a25691b0_0 .net "s1", 31 0, L_00000264a25a71f0;  1 drivers
v00000264a2568350_0 .net "s2", 31 0, L_00000264a24dca30;  1 drivers
v00000264a2569570_0 .net "s3", 31 0, L_00000264a25bc090;  1 drivers
v00000264a2568850_0 .net "sel", 1 0, L_00000264a25a0ed0;  alias, 1 drivers
L_00000264a25a3ef0 .part L_00000264a25a0ed0, 1, 1;
LS_00000264a25a3130_0_0 .concat [ 1 1 1 1], L_00000264a25a7030, L_00000264a25a7030, L_00000264a25a7030, L_00000264a25a7030;
LS_00000264a25a3130_0_4 .concat [ 1 1 1 1], L_00000264a25a7030, L_00000264a25a7030, L_00000264a25a7030, L_00000264a25a7030;
LS_00000264a25a3130_0_8 .concat [ 1 1 1 1], L_00000264a25a7030, L_00000264a25a7030, L_00000264a25a7030, L_00000264a25a7030;
LS_00000264a25a3130_0_12 .concat [ 1 1 1 1], L_00000264a25a7030, L_00000264a25a7030, L_00000264a25a7030, L_00000264a25a7030;
LS_00000264a25a3130_0_16 .concat [ 1 1 1 1], L_00000264a25a7030, L_00000264a25a7030, L_00000264a25a7030, L_00000264a25a7030;
LS_00000264a25a3130_0_20 .concat [ 1 1 1 1], L_00000264a25a7030, L_00000264a25a7030, L_00000264a25a7030, L_00000264a25a7030;
LS_00000264a25a3130_0_24 .concat [ 1 1 1 1], L_00000264a25a7030, L_00000264a25a7030, L_00000264a25a7030, L_00000264a25a7030;
LS_00000264a25a3130_0_28 .concat [ 1 1 1 1], L_00000264a25a7030, L_00000264a25a7030, L_00000264a25a7030, L_00000264a25a7030;
LS_00000264a25a3130_1_0 .concat [ 4 4 4 4], LS_00000264a25a3130_0_0, LS_00000264a25a3130_0_4, LS_00000264a25a3130_0_8, LS_00000264a25a3130_0_12;
LS_00000264a25a3130_1_4 .concat [ 4 4 4 4], LS_00000264a25a3130_0_16, LS_00000264a25a3130_0_20, LS_00000264a25a3130_0_24, LS_00000264a25a3130_0_28;
L_00000264a25a3130 .concat [ 16 16 0 0], LS_00000264a25a3130_1_0, LS_00000264a25a3130_1_4;
L_00000264a25a2050 .part L_00000264a25a0ed0, 0, 1;
LS_00000264a25a3e50_0_0 .concat [ 1 1 1 1], L_00000264a25a7110, L_00000264a25a7110, L_00000264a25a7110, L_00000264a25a7110;
LS_00000264a25a3e50_0_4 .concat [ 1 1 1 1], L_00000264a25a7110, L_00000264a25a7110, L_00000264a25a7110, L_00000264a25a7110;
LS_00000264a25a3e50_0_8 .concat [ 1 1 1 1], L_00000264a25a7110, L_00000264a25a7110, L_00000264a25a7110, L_00000264a25a7110;
LS_00000264a25a3e50_0_12 .concat [ 1 1 1 1], L_00000264a25a7110, L_00000264a25a7110, L_00000264a25a7110, L_00000264a25a7110;
LS_00000264a25a3e50_0_16 .concat [ 1 1 1 1], L_00000264a25a7110, L_00000264a25a7110, L_00000264a25a7110, L_00000264a25a7110;
LS_00000264a25a3e50_0_20 .concat [ 1 1 1 1], L_00000264a25a7110, L_00000264a25a7110, L_00000264a25a7110, L_00000264a25a7110;
LS_00000264a25a3e50_0_24 .concat [ 1 1 1 1], L_00000264a25a7110, L_00000264a25a7110, L_00000264a25a7110, L_00000264a25a7110;
LS_00000264a25a3e50_0_28 .concat [ 1 1 1 1], L_00000264a25a7110, L_00000264a25a7110, L_00000264a25a7110, L_00000264a25a7110;
LS_00000264a25a3e50_1_0 .concat [ 4 4 4 4], LS_00000264a25a3e50_0_0, LS_00000264a25a3e50_0_4, LS_00000264a25a3e50_0_8, LS_00000264a25a3e50_0_12;
LS_00000264a25a3e50_1_4 .concat [ 4 4 4 4], LS_00000264a25a3e50_0_16, LS_00000264a25a3e50_0_20, LS_00000264a25a3e50_0_24, LS_00000264a25a3e50_0_28;
L_00000264a25a3e50 .concat [ 16 16 0 0], LS_00000264a25a3e50_1_0, LS_00000264a25a3e50_1_4;
L_00000264a25a3950 .part L_00000264a25a0ed0, 1, 1;
LS_00000264a25a2e10_0_0 .concat [ 1 1 1 1], L_00000264a25a7260, L_00000264a25a7260, L_00000264a25a7260, L_00000264a25a7260;
LS_00000264a25a2e10_0_4 .concat [ 1 1 1 1], L_00000264a25a7260, L_00000264a25a7260, L_00000264a25a7260, L_00000264a25a7260;
LS_00000264a25a2e10_0_8 .concat [ 1 1 1 1], L_00000264a25a7260, L_00000264a25a7260, L_00000264a25a7260, L_00000264a25a7260;
LS_00000264a25a2e10_0_12 .concat [ 1 1 1 1], L_00000264a25a7260, L_00000264a25a7260, L_00000264a25a7260, L_00000264a25a7260;
LS_00000264a25a2e10_0_16 .concat [ 1 1 1 1], L_00000264a25a7260, L_00000264a25a7260, L_00000264a25a7260, L_00000264a25a7260;
LS_00000264a25a2e10_0_20 .concat [ 1 1 1 1], L_00000264a25a7260, L_00000264a25a7260, L_00000264a25a7260, L_00000264a25a7260;
LS_00000264a25a2e10_0_24 .concat [ 1 1 1 1], L_00000264a25a7260, L_00000264a25a7260, L_00000264a25a7260, L_00000264a25a7260;
LS_00000264a25a2e10_0_28 .concat [ 1 1 1 1], L_00000264a25a7260, L_00000264a25a7260, L_00000264a25a7260, L_00000264a25a7260;
LS_00000264a25a2e10_1_0 .concat [ 4 4 4 4], LS_00000264a25a2e10_0_0, LS_00000264a25a2e10_0_4, LS_00000264a25a2e10_0_8, LS_00000264a25a2e10_0_12;
LS_00000264a25a2e10_1_4 .concat [ 4 4 4 4], LS_00000264a25a2e10_0_16, LS_00000264a25a2e10_0_20, LS_00000264a25a2e10_0_24, LS_00000264a25a2e10_0_28;
L_00000264a25a2e10 .concat [ 16 16 0 0], LS_00000264a25a2e10_1_0, LS_00000264a25a2e10_1_4;
L_00000264a25a2f50 .part L_00000264a25a0ed0, 0, 1;
LS_00000264a25a4030_0_0 .concat [ 1 1 1 1], L_00000264a25a2f50, L_00000264a25a2f50, L_00000264a25a2f50, L_00000264a25a2f50;
LS_00000264a25a4030_0_4 .concat [ 1 1 1 1], L_00000264a25a2f50, L_00000264a25a2f50, L_00000264a25a2f50, L_00000264a25a2f50;
LS_00000264a25a4030_0_8 .concat [ 1 1 1 1], L_00000264a25a2f50, L_00000264a25a2f50, L_00000264a25a2f50, L_00000264a25a2f50;
LS_00000264a25a4030_0_12 .concat [ 1 1 1 1], L_00000264a25a2f50, L_00000264a25a2f50, L_00000264a25a2f50, L_00000264a25a2f50;
LS_00000264a25a4030_0_16 .concat [ 1 1 1 1], L_00000264a25a2f50, L_00000264a25a2f50, L_00000264a25a2f50, L_00000264a25a2f50;
LS_00000264a25a4030_0_20 .concat [ 1 1 1 1], L_00000264a25a2f50, L_00000264a25a2f50, L_00000264a25a2f50, L_00000264a25a2f50;
LS_00000264a25a4030_0_24 .concat [ 1 1 1 1], L_00000264a25a2f50, L_00000264a25a2f50, L_00000264a25a2f50, L_00000264a25a2f50;
LS_00000264a25a4030_0_28 .concat [ 1 1 1 1], L_00000264a25a2f50, L_00000264a25a2f50, L_00000264a25a2f50, L_00000264a25a2f50;
LS_00000264a25a4030_1_0 .concat [ 4 4 4 4], LS_00000264a25a4030_0_0, LS_00000264a25a4030_0_4, LS_00000264a25a4030_0_8, LS_00000264a25a4030_0_12;
LS_00000264a25a4030_1_4 .concat [ 4 4 4 4], LS_00000264a25a4030_0_16, LS_00000264a25a4030_0_20, LS_00000264a25a4030_0_24, LS_00000264a25a4030_0_28;
L_00000264a25a4030 .concat [ 16 16 0 0], LS_00000264a25a4030_1_0, LS_00000264a25a4030_1_4;
L_00000264a25a4170 .part L_00000264a25a0ed0, 1, 1;
LS_00000264a25a3b30_0_0 .concat [ 1 1 1 1], L_00000264a25a4170, L_00000264a25a4170, L_00000264a25a4170, L_00000264a25a4170;
LS_00000264a25a3b30_0_4 .concat [ 1 1 1 1], L_00000264a25a4170, L_00000264a25a4170, L_00000264a25a4170, L_00000264a25a4170;
LS_00000264a25a3b30_0_8 .concat [ 1 1 1 1], L_00000264a25a4170, L_00000264a25a4170, L_00000264a25a4170, L_00000264a25a4170;
LS_00000264a25a3b30_0_12 .concat [ 1 1 1 1], L_00000264a25a4170, L_00000264a25a4170, L_00000264a25a4170, L_00000264a25a4170;
LS_00000264a25a3b30_0_16 .concat [ 1 1 1 1], L_00000264a25a4170, L_00000264a25a4170, L_00000264a25a4170, L_00000264a25a4170;
LS_00000264a25a3b30_0_20 .concat [ 1 1 1 1], L_00000264a25a4170, L_00000264a25a4170, L_00000264a25a4170, L_00000264a25a4170;
LS_00000264a25a3b30_0_24 .concat [ 1 1 1 1], L_00000264a25a4170, L_00000264a25a4170, L_00000264a25a4170, L_00000264a25a4170;
LS_00000264a25a3b30_0_28 .concat [ 1 1 1 1], L_00000264a25a4170, L_00000264a25a4170, L_00000264a25a4170, L_00000264a25a4170;
LS_00000264a25a3b30_1_0 .concat [ 4 4 4 4], LS_00000264a25a3b30_0_0, LS_00000264a25a3b30_0_4, LS_00000264a25a3b30_0_8, LS_00000264a25a3b30_0_12;
LS_00000264a25a3b30_1_4 .concat [ 4 4 4 4], LS_00000264a25a3b30_0_16, LS_00000264a25a3b30_0_20, LS_00000264a25a3b30_0_24, LS_00000264a25a3b30_0_28;
L_00000264a25a3b30 .concat [ 16 16 0 0], LS_00000264a25a3b30_1_0, LS_00000264a25a3b30_1_4;
L_00000264a25a2370 .part L_00000264a25a0ed0, 0, 1;
LS_00000264a25a2910_0_0 .concat [ 1 1 1 1], L_00000264a25bb920, L_00000264a25bb920, L_00000264a25bb920, L_00000264a25bb920;
LS_00000264a25a2910_0_4 .concat [ 1 1 1 1], L_00000264a25bb920, L_00000264a25bb920, L_00000264a25bb920, L_00000264a25bb920;
LS_00000264a25a2910_0_8 .concat [ 1 1 1 1], L_00000264a25bb920, L_00000264a25bb920, L_00000264a25bb920, L_00000264a25bb920;
LS_00000264a25a2910_0_12 .concat [ 1 1 1 1], L_00000264a25bb920, L_00000264a25bb920, L_00000264a25bb920, L_00000264a25bb920;
LS_00000264a25a2910_0_16 .concat [ 1 1 1 1], L_00000264a25bb920, L_00000264a25bb920, L_00000264a25bb920, L_00000264a25bb920;
LS_00000264a25a2910_0_20 .concat [ 1 1 1 1], L_00000264a25bb920, L_00000264a25bb920, L_00000264a25bb920, L_00000264a25bb920;
LS_00000264a25a2910_0_24 .concat [ 1 1 1 1], L_00000264a25bb920, L_00000264a25bb920, L_00000264a25bb920, L_00000264a25bb920;
LS_00000264a25a2910_0_28 .concat [ 1 1 1 1], L_00000264a25bb920, L_00000264a25bb920, L_00000264a25bb920, L_00000264a25bb920;
LS_00000264a25a2910_1_0 .concat [ 4 4 4 4], LS_00000264a25a2910_0_0, LS_00000264a25a2910_0_4, LS_00000264a25a2910_0_8, LS_00000264a25a2910_0_12;
LS_00000264a25a2910_1_4 .concat [ 4 4 4 4], LS_00000264a25a2910_0_16, LS_00000264a25a2910_0_20, LS_00000264a25a2910_0_24, LS_00000264a25a2910_0_28;
L_00000264a25a2910 .concat [ 16 16 0 0], LS_00000264a25a2910_1_0, LS_00000264a25a2910_1_4;
L_00000264a25a43f0 .part L_00000264a25a0ed0, 1, 1;
LS_00000264a25a31d0_0_0 .concat [ 1 1 1 1], L_00000264a25a43f0, L_00000264a25a43f0, L_00000264a25a43f0, L_00000264a25a43f0;
LS_00000264a25a31d0_0_4 .concat [ 1 1 1 1], L_00000264a25a43f0, L_00000264a25a43f0, L_00000264a25a43f0, L_00000264a25a43f0;
LS_00000264a25a31d0_0_8 .concat [ 1 1 1 1], L_00000264a25a43f0, L_00000264a25a43f0, L_00000264a25a43f0, L_00000264a25a43f0;
LS_00000264a25a31d0_0_12 .concat [ 1 1 1 1], L_00000264a25a43f0, L_00000264a25a43f0, L_00000264a25a43f0, L_00000264a25a43f0;
LS_00000264a25a31d0_0_16 .concat [ 1 1 1 1], L_00000264a25a43f0, L_00000264a25a43f0, L_00000264a25a43f0, L_00000264a25a43f0;
LS_00000264a25a31d0_0_20 .concat [ 1 1 1 1], L_00000264a25a43f0, L_00000264a25a43f0, L_00000264a25a43f0, L_00000264a25a43f0;
LS_00000264a25a31d0_0_24 .concat [ 1 1 1 1], L_00000264a25a43f0, L_00000264a25a43f0, L_00000264a25a43f0, L_00000264a25a43f0;
LS_00000264a25a31d0_0_28 .concat [ 1 1 1 1], L_00000264a25a43f0, L_00000264a25a43f0, L_00000264a25a43f0, L_00000264a25a43f0;
LS_00000264a25a31d0_1_0 .concat [ 4 4 4 4], LS_00000264a25a31d0_0_0, LS_00000264a25a31d0_0_4, LS_00000264a25a31d0_0_8, LS_00000264a25a31d0_0_12;
LS_00000264a25a31d0_1_4 .concat [ 4 4 4 4], LS_00000264a25a31d0_0_16, LS_00000264a25a31d0_0_20, LS_00000264a25a31d0_0_24, LS_00000264a25a31d0_0_28;
L_00000264a25a31d0 .concat [ 16 16 0 0], LS_00000264a25a31d0_1_0, LS_00000264a25a31d0_1_4;
L_00000264a25a2c30 .part L_00000264a25a0ed0, 0, 1;
LS_00000264a25a20f0_0_0 .concat [ 1 1 1 1], L_00000264a25a2c30, L_00000264a25a2c30, L_00000264a25a2c30, L_00000264a25a2c30;
LS_00000264a25a20f0_0_4 .concat [ 1 1 1 1], L_00000264a25a2c30, L_00000264a25a2c30, L_00000264a25a2c30, L_00000264a25a2c30;
LS_00000264a25a20f0_0_8 .concat [ 1 1 1 1], L_00000264a25a2c30, L_00000264a25a2c30, L_00000264a25a2c30, L_00000264a25a2c30;
LS_00000264a25a20f0_0_12 .concat [ 1 1 1 1], L_00000264a25a2c30, L_00000264a25a2c30, L_00000264a25a2c30, L_00000264a25a2c30;
LS_00000264a25a20f0_0_16 .concat [ 1 1 1 1], L_00000264a25a2c30, L_00000264a25a2c30, L_00000264a25a2c30, L_00000264a25a2c30;
LS_00000264a25a20f0_0_20 .concat [ 1 1 1 1], L_00000264a25a2c30, L_00000264a25a2c30, L_00000264a25a2c30, L_00000264a25a2c30;
LS_00000264a25a20f0_0_24 .concat [ 1 1 1 1], L_00000264a25a2c30, L_00000264a25a2c30, L_00000264a25a2c30, L_00000264a25a2c30;
LS_00000264a25a20f0_0_28 .concat [ 1 1 1 1], L_00000264a25a2c30, L_00000264a25a2c30, L_00000264a25a2c30, L_00000264a25a2c30;
LS_00000264a25a20f0_1_0 .concat [ 4 4 4 4], LS_00000264a25a20f0_0_0, LS_00000264a25a20f0_0_4, LS_00000264a25a20f0_0_8, LS_00000264a25a20f0_0_12;
LS_00000264a25a20f0_1_4 .concat [ 4 4 4 4], LS_00000264a25a20f0_0_16, LS_00000264a25a20f0_0_20, LS_00000264a25a20f0_0_24, LS_00000264a25a20f0_0_28;
L_00000264a25a20f0 .concat [ 16 16 0 0], LS_00000264a25a20f0_1_0, LS_00000264a25a20f0_1_4;
S_00000264a2566980 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000264a25667f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000264a25a6fc0 .functor AND 32, L_00000264a25a3130, L_00000264a25a3e50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000264a256b190_0 .net "in1", 31 0, L_00000264a25a3130;  1 drivers
v00000264a256b370_0 .net "in2", 31 0, L_00000264a25a3e50;  1 drivers
v00000264a256a470_0 .net "out", 31 0, L_00000264a25a6fc0;  alias, 1 drivers
S_00000264a2566e30 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000264a25667f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000264a25a71f0 .functor AND 32, L_00000264a25a2e10, L_00000264a25a4030, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000264a256b410_0 .net "in1", 31 0, L_00000264a25a2e10;  1 drivers
v00000264a256a510_0 .net "in2", 31 0, L_00000264a25a4030;  1 drivers
v00000264a256a650_0 .net "out", 31 0, L_00000264a25a71f0;  alias, 1 drivers
S_00000264a2566ca0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000264a25667f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000264a24dca30 .functor AND 32, L_00000264a25a3b30, L_00000264a25a2910, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000264a256b690_0 .net "in1", 31 0, L_00000264a25a3b30;  1 drivers
v00000264a256b550_0 .net "in2", 31 0, L_00000264a25a2910;  1 drivers
v00000264a256b5f0_0 .net "out", 31 0, L_00000264a24dca30;  alias, 1 drivers
S_00000264a2566b10 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000264a25667f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000264a25bc090 .functor AND 32, L_00000264a25a31d0, L_00000264a25a20f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000264a256a0b0_0 .net "in1", 31 0, L_00000264a25a31d0;  1 drivers
v00000264a256a150_0 .net "in2", 31 0, L_00000264a25a20f0;  1 drivers
v00000264a256a6f0_0 .net "out", 31 0, L_00000264a25bc090;  alias, 1 drivers
S_00000264a2566fc0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000264a236d960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000264a24f9b80 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000264a25bc720 .functor NOT 1, L_00000264a25a3bd0, C4<0>, C4<0>, C4<0>;
L_00000264a25bd0c0 .functor NOT 1, L_00000264a25a3450, C4<0>, C4<0>, C4<0>;
L_00000264a25bc410 .functor NOT 1, L_00000264a25a4490, C4<0>, C4<0>, C4<0>;
L_00000264a25bcd40 .functor NOT 1, L_00000264a25a2b90, C4<0>, C4<0>, C4<0>;
L_00000264a25bbb50 .functor AND 32, L_00000264a25bb990, v00000264a256f630_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000264a25bb840 .functor AND 32, L_00000264a25bc790, L_00000264a2620780, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000264a25bcf00 .functor OR 32, L_00000264a25bbb50, L_00000264a25bb840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000264a25bd130 .functor AND 32, L_00000264a25bba00, v00000264a25602d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000264a25bc480 .functor OR 32, L_00000264a25bcf00, L_00000264a25bd130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000264a25bc4f0 .functor AND 32, L_00000264a25bcfe0, L_00000264a25a24b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000264a25bb680 .functor OR 32, L_00000264a25bc480, L_00000264a25bc4f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000264a2569430_0 .net *"_ivl_1", 0 0, L_00000264a25a3bd0;  1 drivers
v00000264a2568d50_0 .net *"_ivl_13", 0 0, L_00000264a25a4490;  1 drivers
v00000264a2568df0_0 .net *"_ivl_14", 0 0, L_00000264a25bc410;  1 drivers
v00000264a2567c70_0 .net *"_ivl_19", 0 0, L_00000264a25a3a90;  1 drivers
v00000264a25694d0_0 .net *"_ivl_2", 0 0, L_00000264a25bc720;  1 drivers
v00000264a2568e90_0 .net *"_ivl_23", 0 0, L_00000264a25a4530;  1 drivers
v00000264a2567d10_0 .net *"_ivl_27", 0 0, L_00000264a25a2b90;  1 drivers
v00000264a2568f30_0 .net *"_ivl_28", 0 0, L_00000264a25bcd40;  1 drivers
v00000264a2568fd0_0 .net *"_ivl_33", 0 0, L_00000264a25a2190;  1 drivers
v00000264a25697f0_0 .net *"_ivl_37", 0 0, L_00000264a25a3d10;  1 drivers
v00000264a25696b0_0 .net *"_ivl_40", 31 0, L_00000264a25bbb50;  1 drivers
v00000264a2567bd0_0 .net *"_ivl_42", 31 0, L_00000264a25bb840;  1 drivers
v00000264a2569f70_0 .net *"_ivl_44", 31 0, L_00000264a25bcf00;  1 drivers
v00000264a2569070_0 .net *"_ivl_46", 31 0, L_00000264a25bd130;  1 drivers
v00000264a2567810_0 .net *"_ivl_48", 31 0, L_00000264a25bc480;  1 drivers
v00000264a25699d0_0 .net *"_ivl_50", 31 0, L_00000264a25bc4f0;  1 drivers
v00000264a2569750_0 .net *"_ivl_7", 0 0, L_00000264a25a3450;  1 drivers
v00000264a2568030_0 .net *"_ivl_8", 0 0, L_00000264a25bd0c0;  1 drivers
v00000264a2569890_0 .net "ina", 31 0, v00000264a256f630_0;  alias, 1 drivers
v00000264a2569a70_0 .net "inb", 31 0, L_00000264a2620780;  alias, 1 drivers
v00000264a2569c50_0 .net "inc", 31 0, v00000264a25602d0_0;  alias, 1 drivers
v00000264a2569cf0_0 .net "ind", 31 0, L_00000264a25a24b0;  alias, 1 drivers
v00000264a2569d90_0 .net "out", 31 0, L_00000264a25bb680;  alias, 1 drivers
v00000264a2569e30_0 .net "s0", 31 0, L_00000264a25bb990;  1 drivers
v00000264a2567db0_0 .net "s1", 31 0, L_00000264a25bc790;  1 drivers
v00000264a25680d0_0 .net "s2", 31 0, L_00000264a25bba00;  1 drivers
v00000264a256eff0_0 .net "s3", 31 0, L_00000264a25bcfe0;  1 drivers
v00000264a256fe50_0 .net "sel", 1 0, L_00000264a25a1330;  alias, 1 drivers
L_00000264a25a3bd0 .part L_00000264a25a1330, 1, 1;
LS_00000264a25a34f0_0_0 .concat [ 1 1 1 1], L_00000264a25bc720, L_00000264a25bc720, L_00000264a25bc720, L_00000264a25bc720;
LS_00000264a25a34f0_0_4 .concat [ 1 1 1 1], L_00000264a25bc720, L_00000264a25bc720, L_00000264a25bc720, L_00000264a25bc720;
LS_00000264a25a34f0_0_8 .concat [ 1 1 1 1], L_00000264a25bc720, L_00000264a25bc720, L_00000264a25bc720, L_00000264a25bc720;
LS_00000264a25a34f0_0_12 .concat [ 1 1 1 1], L_00000264a25bc720, L_00000264a25bc720, L_00000264a25bc720, L_00000264a25bc720;
LS_00000264a25a34f0_0_16 .concat [ 1 1 1 1], L_00000264a25bc720, L_00000264a25bc720, L_00000264a25bc720, L_00000264a25bc720;
LS_00000264a25a34f0_0_20 .concat [ 1 1 1 1], L_00000264a25bc720, L_00000264a25bc720, L_00000264a25bc720, L_00000264a25bc720;
LS_00000264a25a34f0_0_24 .concat [ 1 1 1 1], L_00000264a25bc720, L_00000264a25bc720, L_00000264a25bc720, L_00000264a25bc720;
LS_00000264a25a34f0_0_28 .concat [ 1 1 1 1], L_00000264a25bc720, L_00000264a25bc720, L_00000264a25bc720, L_00000264a25bc720;
LS_00000264a25a34f0_1_0 .concat [ 4 4 4 4], LS_00000264a25a34f0_0_0, LS_00000264a25a34f0_0_4, LS_00000264a25a34f0_0_8, LS_00000264a25a34f0_0_12;
LS_00000264a25a34f0_1_4 .concat [ 4 4 4 4], LS_00000264a25a34f0_0_16, LS_00000264a25a34f0_0_20, LS_00000264a25a34f0_0_24, LS_00000264a25a34f0_0_28;
L_00000264a25a34f0 .concat [ 16 16 0 0], LS_00000264a25a34f0_1_0, LS_00000264a25a34f0_1_4;
L_00000264a25a3450 .part L_00000264a25a1330, 0, 1;
LS_00000264a25a42b0_0_0 .concat [ 1 1 1 1], L_00000264a25bd0c0, L_00000264a25bd0c0, L_00000264a25bd0c0, L_00000264a25bd0c0;
LS_00000264a25a42b0_0_4 .concat [ 1 1 1 1], L_00000264a25bd0c0, L_00000264a25bd0c0, L_00000264a25bd0c0, L_00000264a25bd0c0;
LS_00000264a25a42b0_0_8 .concat [ 1 1 1 1], L_00000264a25bd0c0, L_00000264a25bd0c0, L_00000264a25bd0c0, L_00000264a25bd0c0;
LS_00000264a25a42b0_0_12 .concat [ 1 1 1 1], L_00000264a25bd0c0, L_00000264a25bd0c0, L_00000264a25bd0c0, L_00000264a25bd0c0;
LS_00000264a25a42b0_0_16 .concat [ 1 1 1 1], L_00000264a25bd0c0, L_00000264a25bd0c0, L_00000264a25bd0c0, L_00000264a25bd0c0;
LS_00000264a25a42b0_0_20 .concat [ 1 1 1 1], L_00000264a25bd0c0, L_00000264a25bd0c0, L_00000264a25bd0c0, L_00000264a25bd0c0;
LS_00000264a25a42b0_0_24 .concat [ 1 1 1 1], L_00000264a25bd0c0, L_00000264a25bd0c0, L_00000264a25bd0c0, L_00000264a25bd0c0;
LS_00000264a25a42b0_0_28 .concat [ 1 1 1 1], L_00000264a25bd0c0, L_00000264a25bd0c0, L_00000264a25bd0c0, L_00000264a25bd0c0;
LS_00000264a25a42b0_1_0 .concat [ 4 4 4 4], LS_00000264a25a42b0_0_0, LS_00000264a25a42b0_0_4, LS_00000264a25a42b0_0_8, LS_00000264a25a42b0_0_12;
LS_00000264a25a42b0_1_4 .concat [ 4 4 4 4], LS_00000264a25a42b0_0_16, LS_00000264a25a42b0_0_20, LS_00000264a25a42b0_0_24, LS_00000264a25a42b0_0_28;
L_00000264a25a42b0 .concat [ 16 16 0 0], LS_00000264a25a42b0_1_0, LS_00000264a25a42b0_1_4;
L_00000264a25a4490 .part L_00000264a25a1330, 1, 1;
LS_00000264a25a29b0_0_0 .concat [ 1 1 1 1], L_00000264a25bc410, L_00000264a25bc410, L_00000264a25bc410, L_00000264a25bc410;
LS_00000264a25a29b0_0_4 .concat [ 1 1 1 1], L_00000264a25bc410, L_00000264a25bc410, L_00000264a25bc410, L_00000264a25bc410;
LS_00000264a25a29b0_0_8 .concat [ 1 1 1 1], L_00000264a25bc410, L_00000264a25bc410, L_00000264a25bc410, L_00000264a25bc410;
LS_00000264a25a29b0_0_12 .concat [ 1 1 1 1], L_00000264a25bc410, L_00000264a25bc410, L_00000264a25bc410, L_00000264a25bc410;
LS_00000264a25a29b0_0_16 .concat [ 1 1 1 1], L_00000264a25bc410, L_00000264a25bc410, L_00000264a25bc410, L_00000264a25bc410;
LS_00000264a25a29b0_0_20 .concat [ 1 1 1 1], L_00000264a25bc410, L_00000264a25bc410, L_00000264a25bc410, L_00000264a25bc410;
LS_00000264a25a29b0_0_24 .concat [ 1 1 1 1], L_00000264a25bc410, L_00000264a25bc410, L_00000264a25bc410, L_00000264a25bc410;
LS_00000264a25a29b0_0_28 .concat [ 1 1 1 1], L_00000264a25bc410, L_00000264a25bc410, L_00000264a25bc410, L_00000264a25bc410;
LS_00000264a25a29b0_1_0 .concat [ 4 4 4 4], LS_00000264a25a29b0_0_0, LS_00000264a25a29b0_0_4, LS_00000264a25a29b0_0_8, LS_00000264a25a29b0_0_12;
LS_00000264a25a29b0_1_4 .concat [ 4 4 4 4], LS_00000264a25a29b0_0_16, LS_00000264a25a29b0_0_20, LS_00000264a25a29b0_0_24, LS_00000264a25a29b0_0_28;
L_00000264a25a29b0 .concat [ 16 16 0 0], LS_00000264a25a29b0_1_0, LS_00000264a25a29b0_1_4;
L_00000264a25a3a90 .part L_00000264a25a1330, 0, 1;
LS_00000264a25a3590_0_0 .concat [ 1 1 1 1], L_00000264a25a3a90, L_00000264a25a3a90, L_00000264a25a3a90, L_00000264a25a3a90;
LS_00000264a25a3590_0_4 .concat [ 1 1 1 1], L_00000264a25a3a90, L_00000264a25a3a90, L_00000264a25a3a90, L_00000264a25a3a90;
LS_00000264a25a3590_0_8 .concat [ 1 1 1 1], L_00000264a25a3a90, L_00000264a25a3a90, L_00000264a25a3a90, L_00000264a25a3a90;
LS_00000264a25a3590_0_12 .concat [ 1 1 1 1], L_00000264a25a3a90, L_00000264a25a3a90, L_00000264a25a3a90, L_00000264a25a3a90;
LS_00000264a25a3590_0_16 .concat [ 1 1 1 1], L_00000264a25a3a90, L_00000264a25a3a90, L_00000264a25a3a90, L_00000264a25a3a90;
LS_00000264a25a3590_0_20 .concat [ 1 1 1 1], L_00000264a25a3a90, L_00000264a25a3a90, L_00000264a25a3a90, L_00000264a25a3a90;
LS_00000264a25a3590_0_24 .concat [ 1 1 1 1], L_00000264a25a3a90, L_00000264a25a3a90, L_00000264a25a3a90, L_00000264a25a3a90;
LS_00000264a25a3590_0_28 .concat [ 1 1 1 1], L_00000264a25a3a90, L_00000264a25a3a90, L_00000264a25a3a90, L_00000264a25a3a90;
LS_00000264a25a3590_1_0 .concat [ 4 4 4 4], LS_00000264a25a3590_0_0, LS_00000264a25a3590_0_4, LS_00000264a25a3590_0_8, LS_00000264a25a3590_0_12;
LS_00000264a25a3590_1_4 .concat [ 4 4 4 4], LS_00000264a25a3590_0_16, LS_00000264a25a3590_0_20, LS_00000264a25a3590_0_24, LS_00000264a25a3590_0_28;
L_00000264a25a3590 .concat [ 16 16 0 0], LS_00000264a25a3590_1_0, LS_00000264a25a3590_1_4;
L_00000264a25a4530 .part L_00000264a25a1330, 1, 1;
LS_00000264a25a2af0_0_0 .concat [ 1 1 1 1], L_00000264a25a4530, L_00000264a25a4530, L_00000264a25a4530, L_00000264a25a4530;
LS_00000264a25a2af0_0_4 .concat [ 1 1 1 1], L_00000264a25a4530, L_00000264a25a4530, L_00000264a25a4530, L_00000264a25a4530;
LS_00000264a25a2af0_0_8 .concat [ 1 1 1 1], L_00000264a25a4530, L_00000264a25a4530, L_00000264a25a4530, L_00000264a25a4530;
LS_00000264a25a2af0_0_12 .concat [ 1 1 1 1], L_00000264a25a4530, L_00000264a25a4530, L_00000264a25a4530, L_00000264a25a4530;
LS_00000264a25a2af0_0_16 .concat [ 1 1 1 1], L_00000264a25a4530, L_00000264a25a4530, L_00000264a25a4530, L_00000264a25a4530;
LS_00000264a25a2af0_0_20 .concat [ 1 1 1 1], L_00000264a25a4530, L_00000264a25a4530, L_00000264a25a4530, L_00000264a25a4530;
LS_00000264a25a2af0_0_24 .concat [ 1 1 1 1], L_00000264a25a4530, L_00000264a25a4530, L_00000264a25a4530, L_00000264a25a4530;
LS_00000264a25a2af0_0_28 .concat [ 1 1 1 1], L_00000264a25a4530, L_00000264a25a4530, L_00000264a25a4530, L_00000264a25a4530;
LS_00000264a25a2af0_1_0 .concat [ 4 4 4 4], LS_00000264a25a2af0_0_0, LS_00000264a25a2af0_0_4, LS_00000264a25a2af0_0_8, LS_00000264a25a2af0_0_12;
LS_00000264a25a2af0_1_4 .concat [ 4 4 4 4], LS_00000264a25a2af0_0_16, LS_00000264a25a2af0_0_20, LS_00000264a25a2af0_0_24, LS_00000264a25a2af0_0_28;
L_00000264a25a2af0 .concat [ 16 16 0 0], LS_00000264a25a2af0_1_0, LS_00000264a25a2af0_1_4;
L_00000264a25a2b90 .part L_00000264a25a1330, 0, 1;
LS_00000264a25a36d0_0_0 .concat [ 1 1 1 1], L_00000264a25bcd40, L_00000264a25bcd40, L_00000264a25bcd40, L_00000264a25bcd40;
LS_00000264a25a36d0_0_4 .concat [ 1 1 1 1], L_00000264a25bcd40, L_00000264a25bcd40, L_00000264a25bcd40, L_00000264a25bcd40;
LS_00000264a25a36d0_0_8 .concat [ 1 1 1 1], L_00000264a25bcd40, L_00000264a25bcd40, L_00000264a25bcd40, L_00000264a25bcd40;
LS_00000264a25a36d0_0_12 .concat [ 1 1 1 1], L_00000264a25bcd40, L_00000264a25bcd40, L_00000264a25bcd40, L_00000264a25bcd40;
LS_00000264a25a36d0_0_16 .concat [ 1 1 1 1], L_00000264a25bcd40, L_00000264a25bcd40, L_00000264a25bcd40, L_00000264a25bcd40;
LS_00000264a25a36d0_0_20 .concat [ 1 1 1 1], L_00000264a25bcd40, L_00000264a25bcd40, L_00000264a25bcd40, L_00000264a25bcd40;
LS_00000264a25a36d0_0_24 .concat [ 1 1 1 1], L_00000264a25bcd40, L_00000264a25bcd40, L_00000264a25bcd40, L_00000264a25bcd40;
LS_00000264a25a36d0_0_28 .concat [ 1 1 1 1], L_00000264a25bcd40, L_00000264a25bcd40, L_00000264a25bcd40, L_00000264a25bcd40;
LS_00000264a25a36d0_1_0 .concat [ 4 4 4 4], LS_00000264a25a36d0_0_0, LS_00000264a25a36d0_0_4, LS_00000264a25a36d0_0_8, LS_00000264a25a36d0_0_12;
LS_00000264a25a36d0_1_4 .concat [ 4 4 4 4], LS_00000264a25a36d0_0_16, LS_00000264a25a36d0_0_20, LS_00000264a25a36d0_0_24, LS_00000264a25a36d0_0_28;
L_00000264a25a36d0 .concat [ 16 16 0 0], LS_00000264a25a36d0_1_0, LS_00000264a25a36d0_1_4;
L_00000264a25a2190 .part L_00000264a25a1330, 1, 1;
LS_00000264a25a3c70_0_0 .concat [ 1 1 1 1], L_00000264a25a2190, L_00000264a25a2190, L_00000264a25a2190, L_00000264a25a2190;
LS_00000264a25a3c70_0_4 .concat [ 1 1 1 1], L_00000264a25a2190, L_00000264a25a2190, L_00000264a25a2190, L_00000264a25a2190;
LS_00000264a25a3c70_0_8 .concat [ 1 1 1 1], L_00000264a25a2190, L_00000264a25a2190, L_00000264a25a2190, L_00000264a25a2190;
LS_00000264a25a3c70_0_12 .concat [ 1 1 1 1], L_00000264a25a2190, L_00000264a25a2190, L_00000264a25a2190, L_00000264a25a2190;
LS_00000264a25a3c70_0_16 .concat [ 1 1 1 1], L_00000264a25a2190, L_00000264a25a2190, L_00000264a25a2190, L_00000264a25a2190;
LS_00000264a25a3c70_0_20 .concat [ 1 1 1 1], L_00000264a25a2190, L_00000264a25a2190, L_00000264a25a2190, L_00000264a25a2190;
LS_00000264a25a3c70_0_24 .concat [ 1 1 1 1], L_00000264a25a2190, L_00000264a25a2190, L_00000264a25a2190, L_00000264a25a2190;
LS_00000264a25a3c70_0_28 .concat [ 1 1 1 1], L_00000264a25a2190, L_00000264a25a2190, L_00000264a25a2190, L_00000264a25a2190;
LS_00000264a25a3c70_1_0 .concat [ 4 4 4 4], LS_00000264a25a3c70_0_0, LS_00000264a25a3c70_0_4, LS_00000264a25a3c70_0_8, LS_00000264a25a3c70_0_12;
LS_00000264a25a3c70_1_4 .concat [ 4 4 4 4], LS_00000264a25a3c70_0_16, LS_00000264a25a3c70_0_20, LS_00000264a25a3c70_0_24, LS_00000264a25a3c70_0_28;
L_00000264a25a3c70 .concat [ 16 16 0 0], LS_00000264a25a3c70_1_0, LS_00000264a25a3c70_1_4;
L_00000264a25a3d10 .part L_00000264a25a1330, 0, 1;
LS_00000264a25a3db0_0_0 .concat [ 1 1 1 1], L_00000264a25a3d10, L_00000264a25a3d10, L_00000264a25a3d10, L_00000264a25a3d10;
LS_00000264a25a3db0_0_4 .concat [ 1 1 1 1], L_00000264a25a3d10, L_00000264a25a3d10, L_00000264a25a3d10, L_00000264a25a3d10;
LS_00000264a25a3db0_0_8 .concat [ 1 1 1 1], L_00000264a25a3d10, L_00000264a25a3d10, L_00000264a25a3d10, L_00000264a25a3d10;
LS_00000264a25a3db0_0_12 .concat [ 1 1 1 1], L_00000264a25a3d10, L_00000264a25a3d10, L_00000264a25a3d10, L_00000264a25a3d10;
LS_00000264a25a3db0_0_16 .concat [ 1 1 1 1], L_00000264a25a3d10, L_00000264a25a3d10, L_00000264a25a3d10, L_00000264a25a3d10;
LS_00000264a25a3db0_0_20 .concat [ 1 1 1 1], L_00000264a25a3d10, L_00000264a25a3d10, L_00000264a25a3d10, L_00000264a25a3d10;
LS_00000264a25a3db0_0_24 .concat [ 1 1 1 1], L_00000264a25a3d10, L_00000264a25a3d10, L_00000264a25a3d10, L_00000264a25a3d10;
LS_00000264a25a3db0_0_28 .concat [ 1 1 1 1], L_00000264a25a3d10, L_00000264a25a3d10, L_00000264a25a3d10, L_00000264a25a3d10;
LS_00000264a25a3db0_1_0 .concat [ 4 4 4 4], LS_00000264a25a3db0_0_0, LS_00000264a25a3db0_0_4, LS_00000264a25a3db0_0_8, LS_00000264a25a3db0_0_12;
LS_00000264a25a3db0_1_4 .concat [ 4 4 4 4], LS_00000264a25a3db0_0_16, LS_00000264a25a3db0_0_20, LS_00000264a25a3db0_0_24, LS_00000264a25a3db0_0_28;
L_00000264a25a3db0 .concat [ 16 16 0 0], LS_00000264a25a3db0_1_0, LS_00000264a25a3db0_1_4;
S_00000264a2567150 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000264a2566fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000264a25bb990 .functor AND 32, L_00000264a25a34f0, L_00000264a25a42b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000264a2569110_0 .net "in1", 31 0, L_00000264a25a34f0;  1 drivers
v00000264a2567f90_0 .net "in2", 31 0, L_00000264a25a42b0;  1 drivers
v00000264a2568990_0 .net "out", 31 0, L_00000264a25bb990;  alias, 1 drivers
S_00000264a2567600 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000264a2566fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000264a25bc790 .functor AND 32, L_00000264a25a29b0, L_00000264a25a3590, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000264a2567ef0_0 .net "in1", 31 0, L_00000264a25a29b0;  1 drivers
v00000264a2567a90_0 .net "in2", 31 0, L_00000264a25a3590;  1 drivers
v00000264a2568490_0 .net "out", 31 0, L_00000264a25bc790;  alias, 1 drivers
S_00000264a25672e0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000264a2566fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000264a25bba00 .functor AND 32, L_00000264a25a2af0, L_00000264a25a36d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000264a2569250_0 .net "in1", 31 0, L_00000264a25a2af0;  1 drivers
v00000264a2567950_0 .net "in2", 31 0, L_00000264a25a36d0;  1 drivers
v00000264a2567b30_0 .net "out", 31 0, L_00000264a25bba00;  alias, 1 drivers
S_00000264a256c7b0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000264a2566fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000264a25bcfe0 .functor AND 32, L_00000264a25a3c70, L_00000264a25a3db0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000264a2569930_0 .net "in1", 31 0, L_00000264a25a3c70;  1 drivers
v00000264a2568210_0 .net "in2", 31 0, L_00000264a25a3db0;  1 drivers
v00000264a2569bb0_0 .net "out", 31 0, L_00000264a25bcfe0;  alias, 1 drivers
S_00000264a256d2a0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000264a224d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000264a25717e0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000264a2571818 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000264a2571850 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000264a2571888 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000264a25718c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000264a25718f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000264a2571930 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000264a2571968 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000264a25719a0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000264a25719d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000264a2571a10 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000264a2571a48 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000264a2571a80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000264a2571ab8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000264a2571af0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000264a2571b28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000264a2571b60 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000264a2571b98 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000264a2571bd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000264a2571c08 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000264a2571c40 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000264a2571c78 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000264a2571cb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000264a2571ce8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000264a2571d20 .param/l "xori" 0 9 12, C4<001110000000>;
v00000264a256ea50_0 .var "EX1_PC", 31 0;
v00000264a256e690_0 .var "EX1_PFC", 31 0;
v00000264a256dc90_0 .var "EX1_forward_to_B", 31 0;
v00000264a256df10_0 .var "EX1_is_beq", 0 0;
v00000264a256fb30_0 .var "EX1_is_bne", 0 0;
v00000264a256ddd0_0 .var "EX1_is_jal", 0 0;
v00000264a256e2d0_0 .var "EX1_is_jr", 0 0;
v00000264a256ed70_0 .var "EX1_is_oper2_immed", 0 0;
v00000264a256d970_0 .var "EX1_memread", 0 0;
v00000264a256ee10_0 .var "EX1_memwrite", 0 0;
v00000264a256f8b0_0 .var "EX1_opcode", 11 0;
v00000264a256fbd0_0 .var "EX1_predicted", 0 0;
v00000264a256e730_0 .var "EX1_rd_ind", 4 0;
v00000264a256e7d0_0 .var "EX1_rd_indzero", 0 0;
v00000264a256da10_0 .var "EX1_regwrite", 0 0;
v00000264a256e870_0 .var "EX1_rs1", 31 0;
v00000264a256dfb0_0 .var "EX1_rs1_ind", 4 0;
v00000264a256f630_0 .var "EX1_rs2", 31 0;
v00000264a256e910_0 .var "EX1_rs2_ind", 4 0;
v00000264a256eaf0_0 .net "FLUSH", 0 0, v00000264a257b290_0;  alias, 1 drivers
v00000264a256f6d0_0 .net "ID_PC", 31 0, v00000264a25777d0_0;  alias, 1 drivers
v00000264a256f4f0_0 .net "ID_PFC_to_EX", 31 0, L_00000264a25a1a10;  alias, 1 drivers
v00000264a256db50_0 .net "ID_forward_to_B", 31 0, L_00000264a25a13d0;  alias, 1 drivers
v00000264a256e410_0 .net "ID_is_beq", 0 0, L_00000264a25a1830;  alias, 1 drivers
v00000264a256eeb0_0 .net "ID_is_bne", 0 0, L_00000264a25a1970;  alias, 1 drivers
v00000264a256dd30_0 .net "ID_is_jal", 0 0, L_00000264a25a2eb0;  alias, 1 drivers
v00000264a256e370_0 .net "ID_is_jr", 0 0, L_00000264a25a1bf0;  alias, 1 drivers
v00000264a256e050_0 .net "ID_is_oper2_immed", 0 0, L_00000264a25a6af0;  alias, 1 drivers
v00000264a256fc70_0 .net "ID_memread", 0 0, L_00000264a25a38b0;  alias, 1 drivers
v00000264a256ec30_0 .net "ID_memwrite", 0 0, L_00000264a25a25f0;  alias, 1 drivers
v00000264a256ef50_0 .net "ID_opcode", 11 0, v00000264a258e150_0;  alias, 1 drivers
v00000264a256ecd0_0 .net "ID_predicted", 0 0, v00000264a257a890_0;  alias, 1 drivers
v00000264a256e0f0_0 .net "ID_rd_ind", 4 0, v00000264a258cfd0_0;  alias, 1 drivers
v00000264a256f770_0 .net "ID_rd_indzero", 0 0, L_00000264a25a4210;  1 drivers
v00000264a256f810_0 .net "ID_regwrite", 0 0, L_00000264a25a2ff0;  alias, 1 drivers
v00000264a256f090_0 .net "ID_rs1", 31 0, v00000264a25768d0_0;  alias, 1 drivers
v00000264a256f130_0 .net "ID_rs1_ind", 4 0, v00000264a258c5d0_0;  alias, 1 drivers
v00000264a256e190_0 .net "ID_rs2", 31 0, v00000264a2575f70_0;  alias, 1 drivers
v00000264a256f950_0 .net "ID_rs2_ind", 4 0, v00000264a258d4d0_0;  alias, 1 drivers
v00000264a256fd10_0 .net "clk", 0 0, L_00000264a25a53c0;  1 drivers
v00000264a256e230_0 .net "rst", 0 0, v00000264a259da50_0;  alias, 1 drivers
E_00000264a24fac80 .event posedge, v00000264a255fc90_0, v00000264a256fd10_0;
S_00000264a256c170 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000264a224d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_00000264a2571d60 .param/l "add" 0 9 6, C4<000000100000>;
P_00000264a2571d98 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000264a2571dd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000264a2571e08 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000264a2571e40 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000264a2571e78 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000264a2571eb0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000264a2571ee8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000264a2571f20 .param/l "j" 0 9 19, C4<000010000000>;
P_00000264a2571f58 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000264a2571f90 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000264a2571fc8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000264a2572000 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000264a2572038 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000264a2572070 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000264a25720a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000264a25720e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000264a2572118 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000264a2572150 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000264a2572188 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000264a25721c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000264a25721f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000264a2572230 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000264a2572268 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000264a25722a0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000264a256fdb0_0 .net "EX1_ALU_OPER1", 31 0, L_00000264a25a72d0;  alias, 1 drivers
v00000264a256e4b0_0 .net "EX1_ALU_OPER2", 31 0, L_00000264a25bbd80;  alias, 1 drivers
v00000264a256f1d0_0 .net "EX1_PC", 31 0, v00000264a256ea50_0;  alias, 1 drivers
v00000264a256f310_0 .net "EX1_PFC_to_IF", 31 0, L_00000264a25a45d0;  alias, 1 drivers
v00000264a256f3b0_0 .net "EX1_forward_to_B", 31 0, v00000264a256dc90_0;  alias, 1 drivers
v00000264a2571390_0 .net "EX1_is_beq", 0 0, v00000264a256df10_0;  alias, 1 drivers
v00000264a2570b70_0 .net "EX1_is_bne", 0 0, v00000264a256fb30_0;  alias, 1 drivers
v00000264a2570350_0 .net "EX1_is_jal", 0 0, v00000264a256ddd0_0;  alias, 1 drivers
v00000264a2570670_0 .net "EX1_is_jr", 0 0, v00000264a256e2d0_0;  alias, 1 drivers
v00000264a2570850_0 .net "EX1_is_oper2_immed", 0 0, v00000264a256ed70_0;  alias, 1 drivers
v00000264a2571250_0 .net "EX1_memread", 0 0, v00000264a256d970_0;  alias, 1 drivers
v00000264a25707b0_0 .net "EX1_memwrite", 0 0, v00000264a256ee10_0;  alias, 1 drivers
v00000264a2571070_0 .net "EX1_opcode", 11 0, v00000264a256f8b0_0;  alias, 1 drivers
v00000264a2570990_0 .net "EX1_predicted", 0 0, v00000264a256fbd0_0;  alias, 1 drivers
v00000264a25708f0_0 .net "EX1_rd_ind", 4 0, v00000264a256e730_0;  alias, 1 drivers
v00000264a2570710_0 .net "EX1_rd_indzero", 0 0, v00000264a256e7d0_0;  alias, 1 drivers
v00000264a2570c10_0 .net "EX1_regwrite", 0 0, v00000264a256da10_0;  alias, 1 drivers
v00000264a2570a30_0 .net "EX1_rs1", 31 0, v00000264a256e870_0;  alias, 1 drivers
v00000264a25714d0_0 .net "EX1_rs1_ind", 4 0, v00000264a256dfb0_0;  alias, 1 drivers
v00000264a25716b0_0 .net "EX1_rs2_ind", 4 0, v00000264a256e910_0;  alias, 1 drivers
v00000264a2570030_0 .net "EX1_rs2_out", 31 0, L_00000264a25bb680;  alias, 1 drivers
v00000264a2570ad0_0 .var "EX2_ALU_OPER1", 31 0;
v00000264a25700d0_0 .var "EX2_ALU_OPER2", 31 0;
v00000264a2570cb0_0 .var "EX2_PC", 31 0;
v00000264a2571110_0 .var "EX2_PFC_to_IF", 31 0;
v00000264a2570e90_0 .var "EX2_forward_to_B", 31 0;
v00000264a2570fd0_0 .var "EX2_is_beq", 0 0;
v00000264a25712f0_0 .var "EX2_is_bne", 0 0;
v00000264a25705d0_0 .var "EX2_is_jal", 0 0;
v00000264a25711b0_0 .var "EX2_is_jr", 0 0;
v00000264a2570d50_0 .var "EX2_is_oper2_immed", 0 0;
v00000264a2570df0_0 .var "EX2_memread", 0 0;
v00000264a2570f30_0 .var "EX2_memwrite", 0 0;
v00000264a2571570_0 .var "EX2_opcode", 11 0;
v00000264a2571430_0 .var "EX2_predicted", 0 0;
v00000264a2571610_0 .var "EX2_rd_ind", 4 0;
v00000264a2570530_0 .var "EX2_rd_indzero", 0 0;
v00000264a2570170_0 .var "EX2_regwrite", 0 0;
v00000264a25703f0_0 .var "EX2_rs1", 31 0;
v00000264a2570490_0 .var "EX2_rs1_ind", 4 0;
v00000264a2570210_0 .var "EX2_rs2_ind", 4 0;
v00000264a25702b0_0 .var "EX2_rs2_out", 31 0;
v00000264a257a430_0 .net "FLUSH", 0 0, v00000264a257b970_0;  alias, 1 drivers
v00000264a257b830_0 .net "clk", 0 0, L_00000264a25bbae0;  1 drivers
v00000264a257b8d0_0 .net "rst", 0 0, v00000264a259da50_0;  alias, 1 drivers
E_00000264a24faf00 .event posedge, v00000264a255fc90_0, v00000264a257b830_0;
S_00000264a256b9a0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000264a224d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_00000264a257c300 .param/l "add" 0 9 6, C4<000000100000>;
P_00000264a257c338 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000264a257c370 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000264a257c3a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000264a257c3e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000264a257c418 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000264a257c450 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000264a257c488 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000264a257c4c0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000264a257c4f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000264a257c530 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000264a257c568 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000264a257c5a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000264a257c5d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000264a257c610 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000264a257c648 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000264a257c680 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000264a257c6b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000264a257c6f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000264a257c728 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000264a257c760 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000264a257c798 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000264a257c7d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000264a257c808 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000264a257c840 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000264a25a6310 .functor OR 1, L_00000264a25a1830, L_00000264a25a1970, C4<0>, C4<0>;
L_00000264a25a6380 .functor AND 1, L_00000264a25a6310, L_00000264a25a63f0, C4<1>, C4<1>;
L_00000264a25a6f50 .functor OR 1, L_00000264a25a1830, L_00000264a25a1970, C4<0>, C4<0>;
L_00000264a25a56d0 .functor AND 1, L_00000264a25a6f50, L_00000264a25a63f0, C4<1>, C4<1>;
L_00000264a25a6ee0 .functor OR 1, L_00000264a25a1830, L_00000264a25a1970, C4<0>, C4<0>;
L_00000264a25a68c0 .functor AND 1, L_00000264a25a6ee0, v00000264a257a890_0, C4<1>, C4<1>;
v00000264a2579210_0 .net "EX1_memread", 0 0, v00000264a256d970_0;  alias, 1 drivers
v00000264a2577190_0 .net "EX1_opcode", 11 0, v00000264a256f8b0_0;  alias, 1 drivers
v00000264a2578bd0_0 .net "EX1_rd_ind", 4 0, v00000264a256e730_0;  alias, 1 drivers
v00000264a2578ef0_0 .net "EX1_rd_indzero", 0 0, v00000264a256e7d0_0;  alias, 1 drivers
v00000264a25775f0_0 .net "EX2_memread", 0 0, v00000264a2570df0_0;  alias, 1 drivers
v00000264a2578090_0 .net "EX2_opcode", 11 0, v00000264a2571570_0;  alias, 1 drivers
v00000264a2577910_0 .net "EX2_rd_ind", 4 0, v00000264a2571610_0;  alias, 1 drivers
v00000264a25779b0_0 .net "EX2_rd_indzero", 0 0, v00000264a2570530_0;  alias, 1 drivers
v00000264a2578b30_0 .net "ID_EX1_flush", 0 0, v00000264a257b290_0;  alias, 1 drivers
v00000264a2577af0_0 .net "ID_EX2_flush", 0 0, v00000264a257b970_0;  alias, 1 drivers
v00000264a2578e50_0 .net "ID_is_beq", 0 0, L_00000264a25a1830;  alias, 1 drivers
v00000264a2577b90_0 .net "ID_is_bne", 0 0, L_00000264a25a1970;  alias, 1 drivers
v00000264a2577870_0 .net "ID_is_j", 0 0, L_00000264a25a2d70;  alias, 1 drivers
v00000264a2579170_0 .net "ID_is_jal", 0 0, L_00000264a25a2eb0;  alias, 1 drivers
v00000264a2578950_0 .net "ID_is_jr", 0 0, L_00000264a25a1bf0;  alias, 1 drivers
v00000264a2577f50_0 .net "ID_opcode", 11 0, v00000264a258e150_0;  alias, 1 drivers
v00000264a2577a50_0 .net "ID_rs1_ind", 4 0, v00000264a258c5d0_0;  alias, 1 drivers
v00000264a2578130_0 .net "ID_rs2_ind", 4 0, v00000264a258d4d0_0;  alias, 1 drivers
v00000264a25792b0_0 .net "IF_ID_flush", 0 0, v00000264a257c0f0_0;  alias, 1 drivers
v00000264a2578310_0 .net "IF_ID_write", 0 0, v00000264a257bfb0_0;  alias, 1 drivers
v00000264a2576b50_0 .net "PC_src", 2 0, L_00000264a25a02f0;  alias, 1 drivers
v00000264a2576bf0_0 .net "PFC_to_EX", 31 0, L_00000264a25a1a10;  alias, 1 drivers
v00000264a2578f90_0 .net "PFC_to_IF", 31 0, L_00000264a25a1510;  alias, 1 drivers
v00000264a25786d0_0 .net "WB_rd_ind", 4 0, v00000264a25889d0_0;  alias, 1 drivers
v00000264a2578450_0 .net "Wrong_prediction", 0 0, L_00000264a25bd440;  alias, 1 drivers
v00000264a2577c30_0 .net *"_ivl_11", 0 0, L_00000264a25a56d0;  1 drivers
v00000264a2577ff0_0 .net *"_ivl_13", 10 0, L_00000264a259ff30;  1 drivers
v00000264a25783b0_0 .net *"_ivl_15", 10 0, L_00000264a25a0890;  1 drivers
v00000264a2577eb0_0 .net *"_ivl_16", 10 0, L_00000264a259ffd0;  1 drivers
v00000264a2577230_0 .net *"_ivl_19", 10 0, L_00000264a25a0e30;  1 drivers
v00000264a25789f0_0 .net *"_ivl_20", 10 0, L_00000264a25a0430;  1 drivers
v00000264a2578db0_0 .net *"_ivl_25", 0 0, L_00000264a25a6ee0;  1 drivers
v00000264a2576c90_0 .net *"_ivl_27", 0 0, L_00000264a25a68c0;  1 drivers
v00000264a2576d30_0 .net *"_ivl_29", 10 0, L_00000264a259f8f0;  1 drivers
v00000264a2577730_0 .net *"_ivl_3", 0 0, L_00000264a25a6310;  1 drivers
L_00000264a25c01f0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v00000264a25781d0_0 .net/2u *"_ivl_30", 10 0, L_00000264a25c01f0;  1 drivers
v00000264a2577cd0_0 .net *"_ivl_32", 10 0, L_00000264a259f990;  1 drivers
v00000264a2576dd0_0 .net *"_ivl_35", 10 0, L_00000264a25a0b10;  1 drivers
v00000264a2577d70_0 .net *"_ivl_37", 10 0, L_00000264a259fd50;  1 drivers
v00000264a2578270_0 .net *"_ivl_38", 10 0, L_00000264a25a06b0;  1 drivers
v00000264a2577e10_0 .net *"_ivl_40", 10 0, L_00000264a25a1470;  1 drivers
L_00000264a25c0238 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264a25784f0_0 .net/2s *"_ivl_45", 20 0, L_00000264a25c0238;  1 drivers
L_00000264a25c0280 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264a2578590_0 .net/2s *"_ivl_50", 20 0, L_00000264a25c0280;  1 drivers
v00000264a2578630_0 .net *"_ivl_9", 0 0, L_00000264a25a6f50;  1 drivers
v00000264a2578770_0 .net "clk", 0 0, L_00000264a24ddbb0;  alias, 1 drivers
v00000264a2578810_0 .net "forward_to_B", 31 0, L_00000264a25a13d0;  alias, 1 drivers
v00000264a2576e70_0 .net "imm", 31 0, v00000264a25759d0_0;  1 drivers
v00000264a2578a90_0 .net "inst", 31 0, v00000264a2577550_0;  alias, 1 drivers
v00000264a2578c70_0 .net "is_branch_and_taken", 0 0, L_00000264a25a6380;  alias, 1 drivers
v00000264a25772d0_0 .net "is_oper2_immed", 0 0, L_00000264a25a6af0;  alias, 1 drivers
v00000264a25788b0_0 .net "mem_read", 0 0, L_00000264a25a38b0;  alias, 1 drivers
v00000264a2578d10_0 .net "mem_write", 0 0, L_00000264a25a25f0;  alias, 1 drivers
v00000264a2579030_0 .net "pc", 31 0, v00000264a25777d0_0;  alias, 1 drivers
v00000264a2576f10_0 .net "pc_write", 0 0, v00000264a257bc90_0;  alias, 1 drivers
v00000264a25790d0_0 .net "predicted", 0 0, L_00000264a25a63f0;  1 drivers
v00000264a2576fb0_0 .net "predicted_to_EX", 0 0, v00000264a257a890_0;  alias, 1 drivers
v00000264a2577050_0 .net "reg_write", 0 0, L_00000264a25a2ff0;  alias, 1 drivers
v00000264a25770f0_0 .net "reg_write_from_wb", 0 0, v00000264a25869f0_0;  alias, 1 drivers
v00000264a2577370_0 .net "rs1", 31 0, v00000264a25768d0_0;  alias, 1 drivers
v00000264a2577410_0 .net "rs2", 31 0, v00000264a2575f70_0;  alias, 1 drivers
v00000264a25774b0_0 .net "rst", 0 0, v00000264a259da50_0;  alias, 1 drivers
v00000264a2577690_0 .net "wr_reg_data", 31 0, L_00000264a2620780;  alias, 1 drivers
L_00000264a25a13d0 .functor MUXZ 32, v00000264a2575f70_0, v00000264a25759d0_0, L_00000264a25a6af0, C4<>;
L_00000264a259ff30 .part v00000264a25777d0_0, 0, 11;
L_00000264a25a0890 .part v00000264a2577550_0, 0, 11;
L_00000264a259ffd0 .arith/sum 11, L_00000264a259ff30, L_00000264a25a0890;
L_00000264a25a0e30 .part v00000264a2577550_0, 0, 11;
L_00000264a25a0430 .functor MUXZ 11, L_00000264a25a0e30, L_00000264a259ffd0, L_00000264a25a56d0, C4<>;
L_00000264a259f8f0 .part v00000264a25777d0_0, 0, 11;
L_00000264a259f990 .arith/sum 11, L_00000264a259f8f0, L_00000264a25c01f0;
L_00000264a25a0b10 .part v00000264a25777d0_0, 0, 11;
L_00000264a259fd50 .part v00000264a2577550_0, 0, 11;
L_00000264a25a06b0 .arith/sum 11, L_00000264a25a0b10, L_00000264a259fd50;
L_00000264a25a1470 .functor MUXZ 11, L_00000264a25a06b0, L_00000264a259f990, L_00000264a25a68c0, C4<>;
L_00000264a25a1510 .concat8 [ 11 21 0 0], L_00000264a25a0430, L_00000264a25c0238;
L_00000264a25a1a10 .concat8 [ 11 21 0 0], L_00000264a25a1470, L_00000264a25c0280;
S_00000264a256d5c0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000264a256b9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_00000264a257c880 .param/l "add" 0 9 6, C4<000000100000>;
P_00000264a257c8b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000264a257c8f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000264a257c928 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000264a257c960 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000264a257c998 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000264a257c9d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000264a257ca08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000264a257ca40 .param/l "j" 0 9 19, C4<000010000000>;
P_00000264a257ca78 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000264a257cab0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000264a257cae8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000264a257cb20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000264a257cb58 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000264a257cb90 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000264a257cbc8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000264a257cc00 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000264a257cc38 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000264a257cc70 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000264a257cca8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000264a257cce0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000264a257cd18 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000264a257cd50 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000264a257cd88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000264a257cdc0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000264a25a6d20 .functor OR 1, L_00000264a25a63f0, L_00000264a25a0c50, C4<0>, C4<0>;
L_00000264a25a5b30 .functor OR 1, L_00000264a25a6d20, L_00000264a259fad0, C4<0>, C4<0>;
v00000264a257a7f0_0 .net "EX1_opcode", 11 0, v00000264a256f8b0_0;  alias, 1 drivers
v00000264a257a2f0_0 .net "EX2_opcode", 11 0, v00000264a2571570_0;  alias, 1 drivers
v00000264a257b330_0 .net "ID_opcode", 11 0, v00000264a258e150_0;  alias, 1 drivers
v00000264a2579670_0 .net "PC_src", 2 0, L_00000264a25a02f0;  alias, 1 drivers
v00000264a25793f0_0 .net "Wrong_prediction", 0 0, L_00000264a25bd440;  alias, 1 drivers
L_00000264a25c03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000264a257b1f0_0 .net/2u *"_ivl_0", 2 0, L_00000264a25c03e8;  1 drivers
v00000264a257b010_0 .net *"_ivl_10", 0 0, L_00000264a25a0110;  1 drivers
L_00000264a25c0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000264a2579490_0 .net/2u *"_ivl_12", 2 0, L_00000264a25c0508;  1 drivers
L_00000264a25c0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000264a257b510_0 .net/2u *"_ivl_14", 11 0, L_00000264a25c0550;  1 drivers
v00000264a25798f0_0 .net *"_ivl_16", 0 0, L_00000264a25a0c50;  1 drivers
v00000264a2579f30_0 .net *"_ivl_19", 0 0, L_00000264a25a6d20;  1 drivers
L_00000264a25c0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000264a2579710_0 .net/2u *"_ivl_2", 11 0, L_00000264a25c0430;  1 drivers
L_00000264a25c0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000264a257b3d0_0 .net/2u *"_ivl_20", 11 0, L_00000264a25c0598;  1 drivers
v00000264a257a390_0 .net *"_ivl_22", 0 0, L_00000264a259fad0;  1 drivers
v00000264a257b6f0_0 .net *"_ivl_25", 0 0, L_00000264a25a5b30;  1 drivers
L_00000264a25c05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000264a257a570_0 .net/2u *"_ivl_26", 2 0, L_00000264a25c05e0;  1 drivers
L_00000264a25c0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000264a257b5b0_0 .net/2u *"_ivl_28", 2 0, L_00000264a25c0628;  1 drivers
v00000264a257a930_0 .net *"_ivl_30", 2 0, L_00000264a25a15b0;  1 drivers
v00000264a257a110_0 .net *"_ivl_32", 2 0, L_00000264a25a07f0;  1 drivers
v00000264a257a9d0_0 .net *"_ivl_34", 2 0, L_00000264a25a1b50;  1 drivers
v00000264a257ab10_0 .net *"_ivl_4", 0 0, L_00000264a25a1c90;  1 drivers
L_00000264a25c0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000264a2579530_0 .net/2u *"_ivl_6", 2 0, L_00000264a25c0478;  1 drivers
L_00000264a25c04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000264a257a6b0_0 .net/2u *"_ivl_8", 11 0, L_00000264a25c04c0;  1 drivers
v00000264a25797b0_0 .net "clk", 0 0, L_00000264a24ddbb0;  alias, 1 drivers
v00000264a257b790_0 .net "predicted", 0 0, L_00000264a25a63f0;  alias, 1 drivers
v00000264a257af70_0 .net "predicted_to_EX", 0 0, v00000264a257a890_0;  alias, 1 drivers
v00000264a257b0b0_0 .net "rst", 0 0, v00000264a259da50_0;  alias, 1 drivers
v00000264a257acf0_0 .net "state", 1 0, v00000264a2579a30_0;  1 drivers
L_00000264a25a1c90 .cmp/eq 12, v00000264a258e150_0, L_00000264a25c0430;
L_00000264a25a0110 .cmp/eq 12, v00000264a256f8b0_0, L_00000264a25c04c0;
L_00000264a25a0c50 .cmp/eq 12, v00000264a258e150_0, L_00000264a25c0550;
L_00000264a259fad0 .cmp/eq 12, v00000264a258e150_0, L_00000264a25c0598;
L_00000264a25a15b0 .functor MUXZ 3, L_00000264a25c0628, L_00000264a25c05e0, L_00000264a25a5b30, C4<>;
L_00000264a25a07f0 .functor MUXZ 3, L_00000264a25a15b0, L_00000264a25c0508, L_00000264a25a0110, C4<>;
L_00000264a25a1b50 .functor MUXZ 3, L_00000264a25a07f0, L_00000264a25c0478, L_00000264a25a1c90, C4<>;
L_00000264a25a02f0 .functor MUXZ 3, L_00000264a25a1b50, L_00000264a25c03e8, L_00000264a25bd440, C4<>;
S_00000264a256bcc0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000264a256d5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000264a257ce00 .param/l "add" 0 9 6, C4<000000100000>;
P_00000264a257ce38 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000264a257ce70 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000264a257cea8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000264a257cee0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000264a257cf18 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000264a257cf50 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000264a257cf88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000264a257cfc0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000264a257cff8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000264a257d030 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000264a257d068 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000264a257d0a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000264a257d0d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000264a257d110 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000264a257d148 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000264a257d180 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000264a257d1b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000264a257d1f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000264a257d228 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000264a257d260 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000264a257d298 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000264a257d2d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000264a257d308 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000264a257d340 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000264a25a5740 .functor OR 1, L_00000264a25a01b0, L_00000264a25a0070, C4<0>, C4<0>;
L_00000264a25a5a50 .functor OR 1, L_00000264a259fa30, L_00000264a25a0750, C4<0>, C4<0>;
L_00000264a25a6e00 .functor AND 1, L_00000264a25a5740, L_00000264a25a5a50, C4<1>, C4<1>;
L_00000264a25a6230 .functor NOT 1, L_00000264a25a6e00, C4<0>, C4<0>, C4<0>;
L_00000264a25a6a80 .functor OR 1, v00000264a259da50_0, L_00000264a25a6230, C4<0>, C4<0>;
L_00000264a25a63f0 .functor NOT 1, L_00000264a25a6a80, C4<0>, C4<0>, C4<0>;
v00000264a25795d0_0 .net "EX_opcode", 11 0, v00000264a2571570_0;  alias, 1 drivers
v00000264a257a750_0 .net "ID_opcode", 11 0, v00000264a258e150_0;  alias, 1 drivers
v00000264a257b470_0 .net "Wrong_prediction", 0 0, L_00000264a25bd440;  alias, 1 drivers
L_00000264a25c02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000264a257ba10_0 .net/2u *"_ivl_0", 11 0, L_00000264a25c02c8;  1 drivers
L_00000264a25c0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000264a257bab0_0 .net/2u *"_ivl_10", 1 0, L_00000264a25c0358;  1 drivers
v00000264a257aed0_0 .net *"_ivl_12", 0 0, L_00000264a259fa30;  1 drivers
L_00000264a25c03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000264a257a070_0 .net/2u *"_ivl_14", 1 0, L_00000264a25c03a0;  1 drivers
v00000264a257a610_0 .net *"_ivl_16", 0 0, L_00000264a25a0750;  1 drivers
v00000264a2579b70_0 .net *"_ivl_19", 0 0, L_00000264a25a5a50;  1 drivers
v00000264a257a4d0_0 .net *"_ivl_2", 0 0, L_00000264a25a01b0;  1 drivers
v00000264a257ac50_0 .net *"_ivl_21", 0 0, L_00000264a25a6e00;  1 drivers
v00000264a257a1b0_0 .net *"_ivl_22", 0 0, L_00000264a25a6230;  1 drivers
v00000264a257a250_0 .net *"_ivl_25", 0 0, L_00000264a25a6a80;  1 drivers
L_00000264a25c0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000264a2579df0_0 .net/2u *"_ivl_4", 11 0, L_00000264a25c0310;  1 drivers
v00000264a2579990_0 .net *"_ivl_6", 0 0, L_00000264a25a0070;  1 drivers
v00000264a257b650_0 .net *"_ivl_9", 0 0, L_00000264a25a5740;  1 drivers
v00000264a2579c10_0 .net "clk", 0 0, L_00000264a24ddbb0;  alias, 1 drivers
v00000264a2579e90_0 .net "predicted", 0 0, L_00000264a25a63f0;  alias, 1 drivers
v00000264a257a890_0 .var "predicted_to_EX", 0 0;
v00000264a2579350_0 .net "rst", 0 0, v00000264a259da50_0;  alias, 1 drivers
v00000264a2579a30_0 .var "state", 1 0;
E_00000264a24fab80 .event posedge, v00000264a2579c10_0, v00000264a255fc90_0;
L_00000264a25a01b0 .cmp/eq 12, v00000264a258e150_0, L_00000264a25c02c8;
L_00000264a25a0070 .cmp/eq 12, v00000264a258e150_0, L_00000264a25c0310;
L_00000264a259fa30 .cmp/eq 2, v00000264a2579a30_0, L_00000264a25c0358;
L_00000264a25a0750 .cmp/eq 2, v00000264a2579a30_0, L_00000264a25c03a0;
S_00000264a256be50 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000264a256b9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000264a257d380 .param/l "add" 0 9 6, C4<000000100000>;
P_00000264a257d3b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000264a257d3f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000264a257d428 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000264a257d460 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000264a257d498 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000264a257d4d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000264a257d508 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000264a257d540 .param/l "j" 0 9 19, C4<000010000000>;
P_00000264a257d578 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000264a257d5b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000264a257d5e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000264a257d620 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000264a257d658 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000264a257d690 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000264a257d6c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000264a257d700 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000264a257d738 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000264a257d770 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000264a257d7a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000264a257d7e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000264a257d818 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000264a257d850 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000264a257d888 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000264a257d8c0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000264a257abb0_0 .net "EX1_memread", 0 0, v00000264a256d970_0;  alias, 1 drivers
v00000264a2579850_0 .net "EX1_rd_ind", 4 0, v00000264a256e730_0;  alias, 1 drivers
v00000264a257ad90_0 .net "EX1_rd_indzero", 0 0, v00000264a256e7d0_0;  alias, 1 drivers
v00000264a2579cb0_0 .net "EX2_memread", 0 0, v00000264a2570df0_0;  alias, 1 drivers
v00000264a257ae30_0 .net "EX2_rd_ind", 4 0, v00000264a2571610_0;  alias, 1 drivers
v00000264a257b150_0 .net "EX2_rd_indzero", 0 0, v00000264a2570530_0;  alias, 1 drivers
v00000264a257b290_0 .var "ID_EX1_flush", 0 0;
v00000264a257b970_0 .var "ID_EX2_flush", 0 0;
v00000264a2579ad0_0 .net "ID_opcode", 11 0, v00000264a258e150_0;  alias, 1 drivers
v00000264a2579d50_0 .net "ID_rs1_ind", 4 0, v00000264a258c5d0_0;  alias, 1 drivers
v00000264a2579fd0_0 .net "ID_rs2_ind", 4 0, v00000264a258d4d0_0;  alias, 1 drivers
v00000264a257bfb0_0 .var "IF_ID_Write", 0 0;
v00000264a257c0f0_0 .var "IF_ID_flush", 0 0;
v00000264a257bc90_0 .var "PC_Write", 0 0;
v00000264a257c050_0 .net "Wrong_prediction", 0 0, L_00000264a25bd440;  alias, 1 drivers
E_00000264a24fb1c0/0 .event anyedge, v00000264a2564f60_0, v00000264a256d970_0, v00000264a256e7d0_0, v00000264a256f130_0;
E_00000264a24fb1c0/1 .event anyedge, v00000264a256e730_0, v00000264a256f950_0, v00000264a2483dd0_0, v00000264a2570530_0;
E_00000264a24fb1c0/2 .event anyedge, v00000264a255f970_0, v00000264a256ef50_0;
E_00000264a24fb1c0 .event/or E_00000264a24fb1c0/0, E_00000264a24fb1c0/1, E_00000264a24fb1c0/2;
S_00000264a256bfe0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000264a256b9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000264a257d900 .param/l "add" 0 9 6, C4<000000100000>;
P_00000264a257d938 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000264a257d970 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000264a257d9a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000264a257d9e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000264a257da18 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000264a257da50 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000264a257da88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000264a257dac0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000264a257daf8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000264a257db30 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000264a257db68 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000264a257dba0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000264a257dbd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000264a257dc10 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000264a257dc48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000264a257dc80 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000264a257dcb8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000264a257dcf0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000264a257dd28 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000264a257dd60 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000264a257dd98 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000264a257ddd0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000264a257de08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000264a257de40 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000264a25a6d90 .functor OR 1, L_00000264a259fb70, L_00000264a25a09d0, C4<0>, C4<0>;
L_00000264a25a5c80 .functor OR 1, L_00000264a25a6d90, L_00000264a259fcb0, C4<0>, C4<0>;
L_00000264a25a5510 .functor OR 1, L_00000264a25a5c80, L_00000264a25a1790, C4<0>, C4<0>;
L_00000264a25a5660 .functor OR 1, L_00000264a25a5510, L_00000264a25a04d0, C4<0>, C4<0>;
L_00000264a25a5970 .functor OR 1, L_00000264a25a5660, L_00000264a25a0570, C4<0>, C4<0>;
L_00000264a25a5890 .functor OR 1, L_00000264a25a5970, L_00000264a25a0cf0, C4<0>, C4<0>;
L_00000264a25a5ba0 .functor OR 1, L_00000264a25a5890, L_00000264a25a1650, C4<0>, C4<0>;
L_00000264a25a6af0 .functor OR 1, L_00000264a25a5ba0, L_00000264a25a16f0, C4<0>, C4<0>;
L_00000264a25a5900 .functor OR 1, L_00000264a25a3270, L_00000264a25a2230, C4<0>, C4<0>;
L_00000264a25a6c40 .functor OR 1, L_00000264a25a5900, L_00000264a25a22d0, C4<0>, C4<0>;
L_00000264a25a6b60 .functor OR 1, L_00000264a25a6c40, L_00000264a25a2a50, C4<0>, C4<0>;
L_00000264a25a59e0 .functor OR 1, L_00000264a25a6b60, L_00000264a25a3770, C4<0>, C4<0>;
v00000264a257bf10_0 .net "ID_opcode", 11 0, v00000264a258e150_0;  alias, 1 drivers
L_00000264a25c0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v00000264a257bbf0_0 .net/2u *"_ivl_0", 11 0, L_00000264a25c0670;  1 drivers
L_00000264a25c0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000264a257c190_0 .net/2u *"_ivl_10", 11 0, L_00000264a25c0700;  1 drivers
L_00000264a25c0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000264a257bdd0_0 .net/2u *"_ivl_102", 11 0, L_00000264a25c0bc8;  1 drivers
L_00000264a25c0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000264a257be70_0 .net/2u *"_ivl_106", 11 0, L_00000264a25c0c10;  1 drivers
v00000264a257bd30_0 .net *"_ivl_12", 0 0, L_00000264a259fcb0;  1 drivers
v00000264a257c230_0 .net *"_ivl_15", 0 0, L_00000264a25a5c80;  1 drivers
L_00000264a25c0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000264a257bb50_0 .net/2u *"_ivl_16", 11 0, L_00000264a25c0748;  1 drivers
v00000264a2575e30_0 .net *"_ivl_18", 0 0, L_00000264a25a1790;  1 drivers
v00000264a25743f0_0 .net *"_ivl_2", 0 0, L_00000264a259fb70;  1 drivers
v00000264a2575070_0 .net *"_ivl_21", 0 0, L_00000264a25a5510;  1 drivers
L_00000264a25c0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000264a25761f0_0 .net/2u *"_ivl_22", 11 0, L_00000264a25c0790;  1 drivers
v00000264a2576010_0 .net *"_ivl_24", 0 0, L_00000264a25a04d0;  1 drivers
v00000264a2576a10_0 .net *"_ivl_27", 0 0, L_00000264a25a5660;  1 drivers
L_00000264a25c07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000264a2576510_0 .net/2u *"_ivl_28", 11 0, L_00000264a25c07d8;  1 drivers
v00000264a25756b0_0 .net *"_ivl_30", 0 0, L_00000264a25a0570;  1 drivers
v00000264a25748f0_0 .net *"_ivl_33", 0 0, L_00000264a25a5970;  1 drivers
L_00000264a25c0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000264a2574a30_0 .net/2u *"_ivl_34", 11 0, L_00000264a25c0820;  1 drivers
v00000264a2576330_0 .net *"_ivl_36", 0 0, L_00000264a25a0cf0;  1 drivers
v00000264a25745d0_0 .net *"_ivl_39", 0 0, L_00000264a25a5890;  1 drivers
L_00000264a25c06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v00000264a25752f0_0 .net/2u *"_ivl_4", 11 0, L_00000264a25c06b8;  1 drivers
L_00000264a25c0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000264a2574f30_0 .net/2u *"_ivl_40", 11 0, L_00000264a25c0868;  1 drivers
v00000264a2575110_0 .net *"_ivl_42", 0 0, L_00000264a25a1650;  1 drivers
v00000264a2576970_0 .net *"_ivl_45", 0 0, L_00000264a25a5ba0;  1 drivers
L_00000264a25c08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000264a2576ab0_0 .net/2u *"_ivl_46", 11 0, L_00000264a25c08b0;  1 drivers
v00000264a25751b0_0 .net *"_ivl_48", 0 0, L_00000264a25a16f0;  1 drivers
L_00000264a25c08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000264a2576470_0 .net/2u *"_ivl_52", 11 0, L_00000264a25c08f8;  1 drivers
L_00000264a25c0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000264a2575ed0_0 .net/2u *"_ivl_56", 11 0, L_00000264a25c0940;  1 drivers
v00000264a2574350_0 .net *"_ivl_6", 0 0, L_00000264a25a09d0;  1 drivers
L_00000264a25c0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000264a2574490_0 .net/2u *"_ivl_60", 11 0, L_00000264a25c0988;  1 drivers
L_00000264a25c09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000264a2576290_0 .net/2u *"_ivl_64", 11 0, L_00000264a25c09d0;  1 drivers
L_00000264a25c0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000264a25760b0_0 .net/2u *"_ivl_68", 11 0, L_00000264a25c0a18;  1 drivers
L_00000264a25c0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000264a2574ad0_0 .net/2u *"_ivl_72", 11 0, L_00000264a25c0a60;  1 drivers
v00000264a25765b0_0 .net *"_ivl_74", 0 0, L_00000264a25a3270;  1 drivers
L_00000264a25c0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000264a2576150_0 .net/2u *"_ivl_76", 11 0, L_00000264a25c0aa8;  1 drivers
v00000264a2574fd0_0 .net *"_ivl_78", 0 0, L_00000264a25a2230;  1 drivers
v00000264a2574670_0 .net *"_ivl_81", 0 0, L_00000264a25a5900;  1 drivers
L_00000264a25c0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000264a25763d0_0 .net/2u *"_ivl_82", 11 0, L_00000264a25c0af0;  1 drivers
v00000264a2575250_0 .net *"_ivl_84", 0 0, L_00000264a25a22d0;  1 drivers
v00000264a2576650_0 .net *"_ivl_87", 0 0, L_00000264a25a6c40;  1 drivers
L_00000264a25c0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000264a2575390_0 .net/2u *"_ivl_88", 11 0, L_00000264a25c0b38;  1 drivers
v00000264a2575430_0 .net *"_ivl_9", 0 0, L_00000264a25a6d90;  1 drivers
v00000264a2574530_0 .net *"_ivl_90", 0 0, L_00000264a25a2a50;  1 drivers
v00000264a25766f0_0 .net *"_ivl_93", 0 0, L_00000264a25a6b60;  1 drivers
L_00000264a25c0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000264a2575750_0 .net/2u *"_ivl_94", 11 0, L_00000264a25c0b80;  1 drivers
v00000264a2575610_0 .net *"_ivl_96", 0 0, L_00000264a25a3770;  1 drivers
v00000264a2575930_0 .net *"_ivl_99", 0 0, L_00000264a25a59e0;  1 drivers
v00000264a2574710_0 .net "is_beq", 0 0, L_00000264a25a1830;  alias, 1 drivers
v00000264a2575b10_0 .net "is_bne", 0 0, L_00000264a25a1970;  alias, 1 drivers
v00000264a25747b0_0 .net "is_j", 0 0, L_00000264a25a2d70;  alias, 1 drivers
v00000264a25754d0_0 .net "is_jal", 0 0, L_00000264a25a2eb0;  alias, 1 drivers
v00000264a2575570_0 .net "is_jr", 0 0, L_00000264a25a1bf0;  alias, 1 drivers
v00000264a2576790_0 .net "is_oper2_immed", 0 0, L_00000264a25a6af0;  alias, 1 drivers
v00000264a25757f0_0 .net "memread", 0 0, L_00000264a25a38b0;  alias, 1 drivers
v00000264a2575890_0 .net "memwrite", 0 0, L_00000264a25a25f0;  alias, 1 drivers
v00000264a2575c50_0 .net "regwrite", 0 0, L_00000264a25a2ff0;  alias, 1 drivers
L_00000264a259fb70 .cmp/eq 12, v00000264a258e150_0, L_00000264a25c0670;
L_00000264a25a09d0 .cmp/eq 12, v00000264a258e150_0, L_00000264a25c06b8;
L_00000264a259fcb0 .cmp/eq 12, v00000264a258e150_0, L_00000264a25c0700;
L_00000264a25a1790 .cmp/eq 12, v00000264a258e150_0, L_00000264a25c0748;
L_00000264a25a04d0 .cmp/eq 12, v00000264a258e150_0, L_00000264a25c0790;
L_00000264a25a0570 .cmp/eq 12, v00000264a258e150_0, L_00000264a25c07d8;
L_00000264a25a0cf0 .cmp/eq 12, v00000264a258e150_0, L_00000264a25c0820;
L_00000264a25a1650 .cmp/eq 12, v00000264a258e150_0, L_00000264a25c0868;
L_00000264a25a16f0 .cmp/eq 12, v00000264a258e150_0, L_00000264a25c08b0;
L_00000264a25a1830 .cmp/eq 12, v00000264a258e150_0, L_00000264a25c08f8;
L_00000264a25a1970 .cmp/eq 12, v00000264a258e150_0, L_00000264a25c0940;
L_00000264a25a1bf0 .cmp/eq 12, v00000264a258e150_0, L_00000264a25c0988;
L_00000264a25a2eb0 .cmp/eq 12, v00000264a258e150_0, L_00000264a25c09d0;
L_00000264a25a2d70 .cmp/eq 12, v00000264a258e150_0, L_00000264a25c0a18;
L_00000264a25a3270 .cmp/eq 12, v00000264a258e150_0, L_00000264a25c0a60;
L_00000264a25a2230 .cmp/eq 12, v00000264a258e150_0, L_00000264a25c0aa8;
L_00000264a25a22d0 .cmp/eq 12, v00000264a258e150_0, L_00000264a25c0af0;
L_00000264a25a2a50 .cmp/eq 12, v00000264a258e150_0, L_00000264a25c0b38;
L_00000264a25a3770 .cmp/eq 12, v00000264a258e150_0, L_00000264a25c0b80;
L_00000264a25a2ff0 .reduce/nor L_00000264a25a59e0;
L_00000264a25a38b0 .cmp/eq 12, v00000264a258e150_0, L_00000264a25c0bc8;
L_00000264a25a25f0 .cmp/eq 12, v00000264a258e150_0, L_00000264a25c0c10;
S_00000264a256c300 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000264a256b9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000264a2585e90 .param/l "add" 0 9 6, C4<000000100000>;
P_00000264a2585ec8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000264a2585f00 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000264a2585f38 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000264a2585f70 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000264a2585fa8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000264a2585fe0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000264a2586018 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000264a2586050 .param/l "j" 0 9 19, C4<000010000000>;
P_00000264a2586088 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000264a25860c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000264a25860f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000264a2586130 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000264a2586168 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000264a25861a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000264a25861d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000264a2586210 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000264a2586248 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000264a2586280 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000264a25862b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000264a25862f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000264a2586328 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000264a2586360 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000264a2586398 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000264a25863d0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000264a25759d0_0 .var "Immed", 31 0;
v00000264a2574cb0_0 .net "Inst", 31 0, v00000264a2577550_0;  alias, 1 drivers
v00000264a2576830_0 .net "opcode", 11 0, v00000264a258e150_0;  alias, 1 drivers
E_00000264a24faf40 .event anyedge, v00000264a256ef50_0, v00000264a2574cb0_0;
S_00000264a256d110 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000264a256b9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000264a25768d0_0 .var "Read_data1", 31 0;
v00000264a2575f70_0 .var "Read_data2", 31 0;
v00000264a2574b70_0 .net "Read_reg1", 4 0, v00000264a258c5d0_0;  alias, 1 drivers
v00000264a2575bb0_0 .net "Read_reg2", 4 0, v00000264a258d4d0_0;  alias, 1 drivers
v00000264a2575cf0_0 .net "Write_data", 31 0, L_00000264a2620780;  alias, 1 drivers
v00000264a2574850_0 .net "Write_en", 0 0, v00000264a25869f0_0;  alias, 1 drivers
v00000264a2574c10_0 .net "Write_reg", 4 0, v00000264a25889d0_0;  alias, 1 drivers
v00000264a2575d90_0 .net "clk", 0 0, L_00000264a24ddbb0;  alias, 1 drivers
v00000264a2574d50_0 .var/i "i", 31 0;
v00000264a2574df0 .array "reg_file", 0 31, 31 0;
v00000264a2574e90_0 .net "rst", 0 0, v00000264a259da50_0;  alias, 1 drivers
E_00000264a24faf80 .event posedge, v00000264a2579c10_0;
S_00000264a256c490 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_00000264a256d110;
 .timescale 0 0;
v00000264a2575a70_0 .var/i "i", 31 0;
S_00000264a256c620 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000264a224d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000264a2586410 .param/l "add" 0 9 6, C4<000000100000>;
P_00000264a2586448 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000264a2586480 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000264a25864b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000264a25864f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000264a2586528 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000264a2586560 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000264a2586598 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000264a25865d0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000264a2586608 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000264a2586640 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000264a2586678 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000264a25866b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000264a25866e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000264a2586720 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000264a2586758 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000264a2586790 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000264a25867c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000264a2586800 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000264a2586838 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000264a2586870 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000264a25868a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000264a25868e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000264a2586918 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000264a2586950 .param/l "xori" 0 9 12, C4<001110000000>;
v00000264a2577550_0 .var "ID_INST", 31 0;
v00000264a25777d0_0 .var "ID_PC", 31 0;
v00000264a258e150_0 .var "ID_opcode", 11 0;
v00000264a258cfd0_0 .var "ID_rd_ind", 4 0;
v00000264a258c5d0_0 .var "ID_rs1_ind", 4 0;
v00000264a258d4d0_0 .var "ID_rs2_ind", 4 0;
v00000264a258e0b0_0 .net "IF_FLUSH", 0 0, v00000264a257c0f0_0;  alias, 1 drivers
v00000264a258bbd0_0 .net "IF_INST", 31 0, L_00000264a25a6a10;  alias, 1 drivers
v00000264a258c670_0 .net "IF_PC", 31 0, v00000264a258df70_0;  alias, 1 drivers
v00000264a258b9f0_0 .net "clk", 0 0, L_00000264a25a67e0;  1 drivers
v00000264a258c490_0 .net "if_id_Write", 0 0, v00000264a257bfb0_0;  alias, 1 drivers
v00000264a258ba90_0 .net "rst", 0 0, v00000264a259da50_0;  alias, 1 drivers
E_00000264a24fb380 .event posedge, v00000264a255fc90_0, v00000264a258b9f0_0;
S_00000264a256c940 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000264a224d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000264a2586c70_0 .net "EX1_PFC", 31 0, L_00000264a25a45d0;  alias, 1 drivers
v00000264a2586bd0_0 .net "EX2_PFC", 31 0, v00000264a2571110_0;  alias, 1 drivers
v00000264a2588a70_0 .net "ID_PFC", 31 0, L_00000264a25a1510;  alias, 1 drivers
v00000264a2587d50_0 .net "PC_src", 2 0, L_00000264a25a02f0;  alias, 1 drivers
v00000264a2588570_0 .net "PC_write", 0 0, v00000264a257bc90_0;  alias, 1 drivers
L_00000264a25c0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000264a2588f70_0 .net/2u *"_ivl_0", 31 0, L_00000264a25c0088;  1 drivers
v00000264a2588610_0 .net "clk", 0 0, L_00000264a24ddbb0;  alias, 1 drivers
v00000264a25881b0_0 .net "inst", 31 0, L_00000264a25a6a10;  alias, 1 drivers
v00000264a25875d0_0 .net "inst_mem_in", 31 0, v00000264a258df70_0;  alias, 1 drivers
v00000264a2587710_0 .net "pc_reg_in", 31 0, L_00000264a25a6cb0;  1 drivers
v00000264a2586d10_0 .net "rst", 0 0, v00000264a259da50_0;  alias, 1 drivers
L_00000264a259f850 .arith/sum 32, v00000264a258df70_0, L_00000264a25c0088;
S_00000264a256cad0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000264a256c940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000264a25a6a10 .functor BUFZ 32, L_00000264a25a1150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000264a258bb30_0 .net "Data_Out", 31 0, L_00000264a25a6a10;  alias, 1 drivers
v00000264a258d2f0 .array "InstMem", 2047 0, 31 0;
v00000264a258dc50_0 .net *"_ivl_0", 31 0, L_00000264a25a1150;  1 drivers
v00000264a258c850_0 .net *"_ivl_3", 10 0, L_00000264a25a1290;  1 drivers
v00000264a258cb70_0 .net *"_ivl_4", 12 0, L_00000264a25a18d0;  1 drivers
L_00000264a25c01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000264a258dcf0_0 .net *"_ivl_7", 1 0, L_00000264a25c01a8;  1 drivers
v00000264a258cc10_0 .net "addr", 31 0, v00000264a258df70_0;  alias, 1 drivers
v00000264a258be50_0 .net "clk", 0 0, L_00000264a24ddbb0;  alias, 1 drivers
v00000264a258d890_0 .var/i "i", 31 0;
L_00000264a25a1150 .array/port v00000264a258d2f0, L_00000264a25a18d0;
L_00000264a25a1290 .part v00000264a258df70_0, 0, 11;
L_00000264a25a18d0 .concat [ 11 2 0 0], L_00000264a25a1290, L_00000264a25c01a8;
S_00000264a256cc60 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000264a256c940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000264a24fafc0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000264a258cad0_0 .net "DataIn", 31 0, L_00000264a25a6cb0;  alias, 1 drivers
v00000264a258df70_0 .var "DataOut", 31 0;
v00000264a258c710_0 .net "PC_Write", 0 0, v00000264a257bc90_0;  alias, 1 drivers
v00000264a258bc70_0 .net "clk", 0 0, L_00000264a24ddbb0;  alias, 1 drivers
v00000264a258ded0_0 .net "rst", 0 0, v00000264a259da50_0;  alias, 1 drivers
S_00000264a256cdf0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000264a256c940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000264a24fb680 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000264a24de630 .functor NOT 1, L_00000264a25a1d30, C4<0>, C4<0>, C4<0>;
L_00000264a24de6a0 .functor NOT 1, L_00000264a25a0a70, C4<0>, C4<0>, C4<0>;
L_00000264a24de710 .functor AND 1, L_00000264a24de630, L_00000264a24de6a0, C4<1>, C4<1>;
L_00000264a247d020 .functor NOT 1, L_00000264a25a0250, C4<0>, C4<0>, C4<0>;
L_00000264a247c760 .functor AND 1, L_00000264a24de710, L_00000264a247d020, C4<1>, C4<1>;
L_00000264a247c5a0 .functor AND 32, L_00000264a25a1e70, L_00000264a259f850, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000264a247c610 .functor NOT 1, L_00000264a25a1dd0, C4<0>, C4<0>, C4<0>;
L_00000264a25a5e40 .functor NOT 1, L_00000264a25a11f0, C4<0>, C4<0>, C4<0>;
L_00000264a25a5d60 .functor AND 1, L_00000264a247c610, L_00000264a25a5e40, C4<1>, C4<1>;
L_00000264a25a5580 .functor AND 1, L_00000264a25a5d60, L_00000264a25a0f70, C4<1>, C4<1>;
L_00000264a25a5eb0 .functor AND 32, L_00000264a259fe90, L_00000264a25a1510, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000264a25a5cf0 .functor OR 32, L_00000264a247c5a0, L_00000264a25a5eb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000264a25a60e0 .functor NOT 1, L_00000264a25a0bb0, C4<0>, C4<0>, C4<0>;
L_00000264a25a6e70 .functor AND 1, L_00000264a25a60e0, L_00000264a25a1010, C4<1>, C4<1>;
L_00000264a25a5820 .functor NOT 1, L_00000264a25a10b0, C4<0>, C4<0>, C4<0>;
L_00000264a25a5dd0 .functor AND 1, L_00000264a25a6e70, L_00000264a25a5820, C4<1>, C4<1>;
L_00000264a25a6150 .functor AND 32, L_00000264a25a1f10, v00000264a258df70_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000264a25a6770 .functor OR 32, L_00000264a25a5cf0, L_00000264a25a6150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000264a25a65b0 .functor NOT 1, L_00000264a25a0390, C4<0>, C4<0>, C4<0>;
L_00000264a25a5f20 .functor AND 1, L_00000264a25a65b0, L_00000264a259f7b0, C4<1>, C4<1>;
L_00000264a25a5f90 .functor AND 1, L_00000264a25a5f20, L_00000264a259fc10, C4<1>, C4<1>;
L_00000264a25a6000 .functor AND 32, L_00000264a259fdf0, L_00000264a25a45d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000264a25a6930 .functor OR 32, L_00000264a25a6770, L_00000264a25a6000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000264a25a55f0 .functor NOT 1, L_00000264a25a0930, C4<0>, C4<0>, C4<0>;
L_00000264a25a6070 .functor AND 1, L_00000264a25a0610, L_00000264a25a55f0, C4<1>, C4<1>;
L_00000264a25a57b0 .functor NOT 1, L_00000264a25a1ab0, C4<0>, C4<0>, C4<0>;
L_00000264a25a62a0 .functor AND 1, L_00000264a25a6070, L_00000264a25a57b0, C4<1>, C4<1>;
L_00000264a25a61c0 .functor AND 32, L_00000264a25a0d90, v00000264a2571110_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000264a25a6cb0 .functor OR 32, L_00000264a25a6930, L_00000264a25a61c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000264a258d570_0 .net *"_ivl_1", 0 0, L_00000264a25a1d30;  1 drivers
v00000264a258c0d0_0 .net *"_ivl_11", 0 0, L_00000264a25a0250;  1 drivers
v00000264a258bef0_0 .net *"_ivl_12", 0 0, L_00000264a247d020;  1 drivers
v00000264a258c210_0 .net *"_ivl_14", 0 0, L_00000264a247c760;  1 drivers
v00000264a258ccb0_0 .net *"_ivl_16", 31 0, L_00000264a25a1e70;  1 drivers
v00000264a258c8f0_0 .net *"_ivl_18", 31 0, L_00000264a247c5a0;  1 drivers
v00000264a258c990_0 .net *"_ivl_2", 0 0, L_00000264a24de630;  1 drivers
v00000264a258c350_0 .net *"_ivl_21", 0 0, L_00000264a25a1dd0;  1 drivers
v00000264a258cd50_0 .net *"_ivl_22", 0 0, L_00000264a247c610;  1 drivers
v00000264a258bf90_0 .net *"_ivl_25", 0 0, L_00000264a25a11f0;  1 drivers
v00000264a258da70_0 .net *"_ivl_26", 0 0, L_00000264a25a5e40;  1 drivers
v00000264a258bd10_0 .net *"_ivl_28", 0 0, L_00000264a25a5d60;  1 drivers
v00000264a258d070_0 .net *"_ivl_31", 0 0, L_00000264a25a0f70;  1 drivers
v00000264a258dd90_0 .net *"_ivl_32", 0 0, L_00000264a25a5580;  1 drivers
v00000264a258c530_0 .net *"_ivl_34", 31 0, L_00000264a259fe90;  1 drivers
v00000264a258d1b0_0 .net *"_ivl_36", 31 0, L_00000264a25a5eb0;  1 drivers
v00000264a258e010_0 .net *"_ivl_38", 31 0, L_00000264a25a5cf0;  1 drivers
v00000264a258c030_0 .net *"_ivl_41", 0 0, L_00000264a25a0bb0;  1 drivers
v00000264a258d610_0 .net *"_ivl_42", 0 0, L_00000264a25a60e0;  1 drivers
v00000264a258bdb0_0 .net *"_ivl_45", 0 0, L_00000264a25a1010;  1 drivers
v00000264a258c7b0_0 .net *"_ivl_46", 0 0, L_00000264a25a6e70;  1 drivers
v00000264a258c170_0 .net *"_ivl_49", 0 0, L_00000264a25a10b0;  1 drivers
v00000264a258c2b0_0 .net *"_ivl_5", 0 0, L_00000264a25a0a70;  1 drivers
v00000264a258dbb0_0 .net *"_ivl_50", 0 0, L_00000264a25a5820;  1 drivers
v00000264a258cdf0_0 .net *"_ivl_52", 0 0, L_00000264a25a5dd0;  1 drivers
v00000264a258d390_0 .net *"_ivl_54", 31 0, L_00000264a25a1f10;  1 drivers
v00000264a258c3f0_0 .net *"_ivl_56", 31 0, L_00000264a25a6150;  1 drivers
v00000264a258d9d0_0 .net *"_ivl_58", 31 0, L_00000264a25a6770;  1 drivers
v00000264a258ca30_0 .net *"_ivl_6", 0 0, L_00000264a24de6a0;  1 drivers
v00000264a258ce90_0 .net *"_ivl_61", 0 0, L_00000264a25a0390;  1 drivers
v00000264a258cf30_0 .net *"_ivl_62", 0 0, L_00000264a25a65b0;  1 drivers
v00000264a258d250_0 .net *"_ivl_65", 0 0, L_00000264a259f7b0;  1 drivers
v00000264a258d430_0 .net *"_ivl_66", 0 0, L_00000264a25a5f20;  1 drivers
v00000264a258d6b0_0 .net *"_ivl_69", 0 0, L_00000264a259fc10;  1 drivers
v00000264a258d750_0 .net *"_ivl_70", 0 0, L_00000264a25a5f90;  1 drivers
v00000264a258d7f0_0 .net *"_ivl_72", 31 0, L_00000264a259fdf0;  1 drivers
v00000264a258d930_0 .net *"_ivl_74", 31 0, L_00000264a25a6000;  1 drivers
v00000264a258db10_0 .net *"_ivl_76", 31 0, L_00000264a25a6930;  1 drivers
v00000264a258de30_0 .net *"_ivl_79", 0 0, L_00000264a25a0610;  1 drivers
v00000264a258e510_0 .net *"_ivl_8", 0 0, L_00000264a24de710;  1 drivers
v00000264a258e290_0 .net *"_ivl_81", 0 0, L_00000264a25a0930;  1 drivers
v00000264a258e470_0 .net *"_ivl_82", 0 0, L_00000264a25a55f0;  1 drivers
v00000264a258e5b0_0 .net *"_ivl_84", 0 0, L_00000264a25a6070;  1 drivers
v00000264a258e650_0 .net *"_ivl_87", 0 0, L_00000264a25a1ab0;  1 drivers
v00000264a258e830_0 .net *"_ivl_88", 0 0, L_00000264a25a57b0;  1 drivers
v00000264a258e6f0_0 .net *"_ivl_90", 0 0, L_00000264a25a62a0;  1 drivers
v00000264a258e1f0_0 .net *"_ivl_92", 31 0, L_00000264a25a0d90;  1 drivers
v00000264a258e790_0 .net *"_ivl_94", 31 0, L_00000264a25a61c0;  1 drivers
v00000264a258e8d0_0 .net "ina", 31 0, L_00000264a259f850;  1 drivers
v00000264a258e330_0 .net "inb", 31 0, L_00000264a25a1510;  alias, 1 drivers
v00000264a258e3d0_0 .net "inc", 31 0, v00000264a258df70_0;  alias, 1 drivers
v00000264a25873f0_0 .net "ind", 31 0, L_00000264a25a45d0;  alias, 1 drivers
v00000264a2588110_0 .net "ine", 31 0, v00000264a2571110_0;  alias, 1 drivers
L_00000264a25c00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264a2587530_0 .net "inf", 31 0, L_00000264a25c00d0;  1 drivers
L_00000264a25c0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264a2587b70_0 .net "ing", 31 0, L_00000264a25c0118;  1 drivers
L_00000264a25c0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264a2588cf0_0 .net "inh", 31 0, L_00000264a25c0160;  1 drivers
v00000264a25872b0_0 .net "out", 31 0, L_00000264a25a6cb0;  alias, 1 drivers
v00000264a2588ed0_0 .net "sel", 2 0, L_00000264a25a02f0;  alias, 1 drivers
L_00000264a25a1d30 .part L_00000264a25a02f0, 2, 1;
L_00000264a25a0a70 .part L_00000264a25a02f0, 1, 1;
L_00000264a25a0250 .part L_00000264a25a02f0, 0, 1;
LS_00000264a25a1e70_0_0 .concat [ 1 1 1 1], L_00000264a247c760, L_00000264a247c760, L_00000264a247c760, L_00000264a247c760;
LS_00000264a25a1e70_0_4 .concat [ 1 1 1 1], L_00000264a247c760, L_00000264a247c760, L_00000264a247c760, L_00000264a247c760;
LS_00000264a25a1e70_0_8 .concat [ 1 1 1 1], L_00000264a247c760, L_00000264a247c760, L_00000264a247c760, L_00000264a247c760;
LS_00000264a25a1e70_0_12 .concat [ 1 1 1 1], L_00000264a247c760, L_00000264a247c760, L_00000264a247c760, L_00000264a247c760;
LS_00000264a25a1e70_0_16 .concat [ 1 1 1 1], L_00000264a247c760, L_00000264a247c760, L_00000264a247c760, L_00000264a247c760;
LS_00000264a25a1e70_0_20 .concat [ 1 1 1 1], L_00000264a247c760, L_00000264a247c760, L_00000264a247c760, L_00000264a247c760;
LS_00000264a25a1e70_0_24 .concat [ 1 1 1 1], L_00000264a247c760, L_00000264a247c760, L_00000264a247c760, L_00000264a247c760;
LS_00000264a25a1e70_0_28 .concat [ 1 1 1 1], L_00000264a247c760, L_00000264a247c760, L_00000264a247c760, L_00000264a247c760;
LS_00000264a25a1e70_1_0 .concat [ 4 4 4 4], LS_00000264a25a1e70_0_0, LS_00000264a25a1e70_0_4, LS_00000264a25a1e70_0_8, LS_00000264a25a1e70_0_12;
LS_00000264a25a1e70_1_4 .concat [ 4 4 4 4], LS_00000264a25a1e70_0_16, LS_00000264a25a1e70_0_20, LS_00000264a25a1e70_0_24, LS_00000264a25a1e70_0_28;
L_00000264a25a1e70 .concat [ 16 16 0 0], LS_00000264a25a1e70_1_0, LS_00000264a25a1e70_1_4;
L_00000264a25a1dd0 .part L_00000264a25a02f0, 2, 1;
L_00000264a25a11f0 .part L_00000264a25a02f0, 1, 1;
L_00000264a25a0f70 .part L_00000264a25a02f0, 0, 1;
LS_00000264a259fe90_0_0 .concat [ 1 1 1 1], L_00000264a25a5580, L_00000264a25a5580, L_00000264a25a5580, L_00000264a25a5580;
LS_00000264a259fe90_0_4 .concat [ 1 1 1 1], L_00000264a25a5580, L_00000264a25a5580, L_00000264a25a5580, L_00000264a25a5580;
LS_00000264a259fe90_0_8 .concat [ 1 1 1 1], L_00000264a25a5580, L_00000264a25a5580, L_00000264a25a5580, L_00000264a25a5580;
LS_00000264a259fe90_0_12 .concat [ 1 1 1 1], L_00000264a25a5580, L_00000264a25a5580, L_00000264a25a5580, L_00000264a25a5580;
LS_00000264a259fe90_0_16 .concat [ 1 1 1 1], L_00000264a25a5580, L_00000264a25a5580, L_00000264a25a5580, L_00000264a25a5580;
LS_00000264a259fe90_0_20 .concat [ 1 1 1 1], L_00000264a25a5580, L_00000264a25a5580, L_00000264a25a5580, L_00000264a25a5580;
LS_00000264a259fe90_0_24 .concat [ 1 1 1 1], L_00000264a25a5580, L_00000264a25a5580, L_00000264a25a5580, L_00000264a25a5580;
LS_00000264a259fe90_0_28 .concat [ 1 1 1 1], L_00000264a25a5580, L_00000264a25a5580, L_00000264a25a5580, L_00000264a25a5580;
LS_00000264a259fe90_1_0 .concat [ 4 4 4 4], LS_00000264a259fe90_0_0, LS_00000264a259fe90_0_4, LS_00000264a259fe90_0_8, LS_00000264a259fe90_0_12;
LS_00000264a259fe90_1_4 .concat [ 4 4 4 4], LS_00000264a259fe90_0_16, LS_00000264a259fe90_0_20, LS_00000264a259fe90_0_24, LS_00000264a259fe90_0_28;
L_00000264a259fe90 .concat [ 16 16 0 0], LS_00000264a259fe90_1_0, LS_00000264a259fe90_1_4;
L_00000264a25a0bb0 .part L_00000264a25a02f0, 2, 1;
L_00000264a25a1010 .part L_00000264a25a02f0, 1, 1;
L_00000264a25a10b0 .part L_00000264a25a02f0, 0, 1;
LS_00000264a25a1f10_0_0 .concat [ 1 1 1 1], L_00000264a25a5dd0, L_00000264a25a5dd0, L_00000264a25a5dd0, L_00000264a25a5dd0;
LS_00000264a25a1f10_0_4 .concat [ 1 1 1 1], L_00000264a25a5dd0, L_00000264a25a5dd0, L_00000264a25a5dd0, L_00000264a25a5dd0;
LS_00000264a25a1f10_0_8 .concat [ 1 1 1 1], L_00000264a25a5dd0, L_00000264a25a5dd0, L_00000264a25a5dd0, L_00000264a25a5dd0;
LS_00000264a25a1f10_0_12 .concat [ 1 1 1 1], L_00000264a25a5dd0, L_00000264a25a5dd0, L_00000264a25a5dd0, L_00000264a25a5dd0;
LS_00000264a25a1f10_0_16 .concat [ 1 1 1 1], L_00000264a25a5dd0, L_00000264a25a5dd0, L_00000264a25a5dd0, L_00000264a25a5dd0;
LS_00000264a25a1f10_0_20 .concat [ 1 1 1 1], L_00000264a25a5dd0, L_00000264a25a5dd0, L_00000264a25a5dd0, L_00000264a25a5dd0;
LS_00000264a25a1f10_0_24 .concat [ 1 1 1 1], L_00000264a25a5dd0, L_00000264a25a5dd0, L_00000264a25a5dd0, L_00000264a25a5dd0;
LS_00000264a25a1f10_0_28 .concat [ 1 1 1 1], L_00000264a25a5dd0, L_00000264a25a5dd0, L_00000264a25a5dd0, L_00000264a25a5dd0;
LS_00000264a25a1f10_1_0 .concat [ 4 4 4 4], LS_00000264a25a1f10_0_0, LS_00000264a25a1f10_0_4, LS_00000264a25a1f10_0_8, LS_00000264a25a1f10_0_12;
LS_00000264a25a1f10_1_4 .concat [ 4 4 4 4], LS_00000264a25a1f10_0_16, LS_00000264a25a1f10_0_20, LS_00000264a25a1f10_0_24, LS_00000264a25a1f10_0_28;
L_00000264a25a1f10 .concat [ 16 16 0 0], LS_00000264a25a1f10_1_0, LS_00000264a25a1f10_1_4;
L_00000264a25a0390 .part L_00000264a25a02f0, 2, 1;
L_00000264a259f7b0 .part L_00000264a25a02f0, 1, 1;
L_00000264a259fc10 .part L_00000264a25a02f0, 0, 1;
LS_00000264a259fdf0_0_0 .concat [ 1 1 1 1], L_00000264a25a5f90, L_00000264a25a5f90, L_00000264a25a5f90, L_00000264a25a5f90;
LS_00000264a259fdf0_0_4 .concat [ 1 1 1 1], L_00000264a25a5f90, L_00000264a25a5f90, L_00000264a25a5f90, L_00000264a25a5f90;
LS_00000264a259fdf0_0_8 .concat [ 1 1 1 1], L_00000264a25a5f90, L_00000264a25a5f90, L_00000264a25a5f90, L_00000264a25a5f90;
LS_00000264a259fdf0_0_12 .concat [ 1 1 1 1], L_00000264a25a5f90, L_00000264a25a5f90, L_00000264a25a5f90, L_00000264a25a5f90;
LS_00000264a259fdf0_0_16 .concat [ 1 1 1 1], L_00000264a25a5f90, L_00000264a25a5f90, L_00000264a25a5f90, L_00000264a25a5f90;
LS_00000264a259fdf0_0_20 .concat [ 1 1 1 1], L_00000264a25a5f90, L_00000264a25a5f90, L_00000264a25a5f90, L_00000264a25a5f90;
LS_00000264a259fdf0_0_24 .concat [ 1 1 1 1], L_00000264a25a5f90, L_00000264a25a5f90, L_00000264a25a5f90, L_00000264a25a5f90;
LS_00000264a259fdf0_0_28 .concat [ 1 1 1 1], L_00000264a25a5f90, L_00000264a25a5f90, L_00000264a25a5f90, L_00000264a25a5f90;
LS_00000264a259fdf0_1_0 .concat [ 4 4 4 4], LS_00000264a259fdf0_0_0, LS_00000264a259fdf0_0_4, LS_00000264a259fdf0_0_8, LS_00000264a259fdf0_0_12;
LS_00000264a259fdf0_1_4 .concat [ 4 4 4 4], LS_00000264a259fdf0_0_16, LS_00000264a259fdf0_0_20, LS_00000264a259fdf0_0_24, LS_00000264a259fdf0_0_28;
L_00000264a259fdf0 .concat [ 16 16 0 0], LS_00000264a259fdf0_1_0, LS_00000264a259fdf0_1_4;
L_00000264a25a0610 .part L_00000264a25a02f0, 2, 1;
L_00000264a25a0930 .part L_00000264a25a02f0, 1, 1;
L_00000264a25a1ab0 .part L_00000264a25a02f0, 0, 1;
LS_00000264a25a0d90_0_0 .concat [ 1 1 1 1], L_00000264a25a62a0, L_00000264a25a62a0, L_00000264a25a62a0, L_00000264a25a62a0;
LS_00000264a25a0d90_0_4 .concat [ 1 1 1 1], L_00000264a25a62a0, L_00000264a25a62a0, L_00000264a25a62a0, L_00000264a25a62a0;
LS_00000264a25a0d90_0_8 .concat [ 1 1 1 1], L_00000264a25a62a0, L_00000264a25a62a0, L_00000264a25a62a0, L_00000264a25a62a0;
LS_00000264a25a0d90_0_12 .concat [ 1 1 1 1], L_00000264a25a62a0, L_00000264a25a62a0, L_00000264a25a62a0, L_00000264a25a62a0;
LS_00000264a25a0d90_0_16 .concat [ 1 1 1 1], L_00000264a25a62a0, L_00000264a25a62a0, L_00000264a25a62a0, L_00000264a25a62a0;
LS_00000264a25a0d90_0_20 .concat [ 1 1 1 1], L_00000264a25a62a0, L_00000264a25a62a0, L_00000264a25a62a0, L_00000264a25a62a0;
LS_00000264a25a0d90_0_24 .concat [ 1 1 1 1], L_00000264a25a62a0, L_00000264a25a62a0, L_00000264a25a62a0, L_00000264a25a62a0;
LS_00000264a25a0d90_0_28 .concat [ 1 1 1 1], L_00000264a25a62a0, L_00000264a25a62a0, L_00000264a25a62a0, L_00000264a25a62a0;
LS_00000264a25a0d90_1_0 .concat [ 4 4 4 4], LS_00000264a25a0d90_0_0, LS_00000264a25a0d90_0_4, LS_00000264a25a0d90_0_8, LS_00000264a25a0d90_0_12;
LS_00000264a25a0d90_1_4 .concat [ 4 4 4 4], LS_00000264a25a0d90_0_16, LS_00000264a25a0d90_0_20, LS_00000264a25a0d90_0_24, LS_00000264a25a0d90_0_28;
L_00000264a25a0d90 .concat [ 16 16 0 0], LS_00000264a25a0d90_1_0, LS_00000264a25a0d90_1_4;
S_00000264a256cf80 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_00000264a224d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000264a25884d0_0 .net "Write_Data", 31 0, v00000264a255fe70_0;  alias, 1 drivers
v00000264a25890b0_0 .net "addr", 31 0, v00000264a25602d0_0;  alias, 1 drivers
v00000264a2588890_0 .net "clk", 0 0, L_00000264a24ddbb0;  alias, 1 drivers
v00000264a2587cb0_0 .net "mem_out", 31 0, v00000264a2588b10_0;  alias, 1 drivers
v00000264a2588bb0_0 .net "mem_read", 0 0, v00000264a255ecf0_0;  alias, 1 drivers
v00000264a2587ad0_0 .net "mem_write", 0 0, v00000264a25605f0_0;  alias, 1 drivers
S_00000264a256d430 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000264a256cf80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000264a2587f30 .array "DataMem", 2047 0, 31 0;
v00000264a2587670_0 .net "Data_In", 31 0, v00000264a255fe70_0;  alias, 1 drivers
v00000264a2588b10_0 .var "Data_Out", 31 0;
v00000264a2587490_0 .net "Write_en", 0 0, v00000264a25605f0_0;  alias, 1 drivers
v00000264a2587fd0_0 .net "addr", 31 0, v00000264a25602d0_0;  alias, 1 drivers
v00000264a25877b0_0 .net "clk", 0 0, L_00000264a24ddbb0;  alias, 1 drivers
v00000264a2586b30_0 .var/i "i", 31 0;
S_00000264a256bb30 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_00000264a224d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000264a25989c0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000264a25989f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000264a2598a30 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000264a2598a68 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000264a2598aa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000264a2598ad8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000264a2598b10 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000264a2598b48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000264a2598b80 .param/l "j" 0 9 19, C4<000010000000>;
P_00000264a2598bb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000264a2598bf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000264a2598c28 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000264a2598c60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000264a2598c98 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000264a2598cd0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000264a2598d08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000264a2598d40 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000264a2598d78 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000264a2598db0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000264a2598de8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000264a2598e20 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000264a2598e58 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000264a2598e90 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000264a2598ec8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000264a2598f00 .param/l "xori" 0 9 12, C4<001110000000>;
v00000264a2589010_0 .net "MEM_ALU_OUT", 31 0, v00000264a25602d0_0;  alias, 1 drivers
v00000264a25887f0_0 .net "MEM_Data_mem_out", 31 0, v00000264a2588b10_0;  alias, 1 drivers
v00000264a2587850_0 .net "MEM_memread", 0 0, v00000264a255ecf0_0;  alias, 1 drivers
v00000264a2587030_0 .net "MEM_opcode", 11 0, v00000264a255fdd0_0;  alias, 1 drivers
v00000264a2589150_0 .net "MEM_rd_ind", 4 0, v00000264a2560050_0;  alias, 1 drivers
v00000264a2588070_0 .net "MEM_rd_indzero", 0 0, v00000264a2560410_0;  alias, 1 drivers
v00000264a25878f0_0 .net "MEM_regwrite", 0 0, v00000264a255e1b0_0;  alias, 1 drivers
v00000264a2588930_0 .var "WB_ALU_OUT", 31 0;
v00000264a2588c50_0 .var "WB_Data_mem_out", 31 0;
v00000264a2586db0_0 .var "WB_memread", 0 0;
v00000264a25889d0_0 .var "WB_rd_ind", 4 0;
v00000264a2588250_0 .var "WB_rd_indzero", 0 0;
v00000264a25869f0_0 .var "WB_regwrite", 0 0;
v00000264a2587990_0 .net "clk", 0 0, L_00000264a25bd280;  1 drivers
v00000264a2586a90_0 .var "hlt", 0 0;
v00000264a2588d90_0 .net "rst", 0 0, v00000264a259da50_0;  alias, 1 drivers
E_00000264a24fb8c0 .event posedge, v00000264a255fc90_0, v00000264a2587990_0;
S_00000264a256b810 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_00000264a224d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_00000264a25bd520 .functor AND 32, v00000264a2588c50_0, L_00000264a2612ab0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000264a25bd590 .functor NOT 1, v00000264a2586db0_0, C4<0>, C4<0>, C4<0>;
L_00000264a25bd2f0 .functor AND 32, v00000264a2588930_0, L_00000264a26135f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000264a2620780 .functor OR 32, L_00000264a25bd520, L_00000264a25bd2f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000264a2586e50_0 .net "Write_Data_RegFile", 31 0, L_00000264a2620780;  alias, 1 drivers
v00000264a2588e30_0 .net *"_ivl_0", 31 0, L_00000264a2612ab0;  1 drivers
v00000264a2586ef0_0 .net *"_ivl_2", 31 0, L_00000264a25bd520;  1 drivers
v00000264a2587a30_0 .net *"_ivl_4", 0 0, L_00000264a25bd590;  1 drivers
v00000264a2587c10_0 .net *"_ivl_6", 31 0, L_00000264a26135f0;  1 drivers
v00000264a2586f90_0 .net *"_ivl_8", 31 0, L_00000264a25bd2f0;  1 drivers
v00000264a2587df0_0 .net "alu_out", 31 0, v00000264a2588930_0;  alias, 1 drivers
v00000264a25870d0_0 .net "mem_out", 31 0, v00000264a2588c50_0;  alias, 1 drivers
v00000264a2587e90_0 .net "mem_read", 0 0, v00000264a2586db0_0;  alias, 1 drivers
LS_00000264a2612ab0_0_0 .concat [ 1 1 1 1], v00000264a2586db0_0, v00000264a2586db0_0, v00000264a2586db0_0, v00000264a2586db0_0;
LS_00000264a2612ab0_0_4 .concat [ 1 1 1 1], v00000264a2586db0_0, v00000264a2586db0_0, v00000264a2586db0_0, v00000264a2586db0_0;
LS_00000264a2612ab0_0_8 .concat [ 1 1 1 1], v00000264a2586db0_0, v00000264a2586db0_0, v00000264a2586db0_0, v00000264a2586db0_0;
LS_00000264a2612ab0_0_12 .concat [ 1 1 1 1], v00000264a2586db0_0, v00000264a2586db0_0, v00000264a2586db0_0, v00000264a2586db0_0;
LS_00000264a2612ab0_0_16 .concat [ 1 1 1 1], v00000264a2586db0_0, v00000264a2586db0_0, v00000264a2586db0_0, v00000264a2586db0_0;
LS_00000264a2612ab0_0_20 .concat [ 1 1 1 1], v00000264a2586db0_0, v00000264a2586db0_0, v00000264a2586db0_0, v00000264a2586db0_0;
LS_00000264a2612ab0_0_24 .concat [ 1 1 1 1], v00000264a2586db0_0, v00000264a2586db0_0, v00000264a2586db0_0, v00000264a2586db0_0;
LS_00000264a2612ab0_0_28 .concat [ 1 1 1 1], v00000264a2586db0_0, v00000264a2586db0_0, v00000264a2586db0_0, v00000264a2586db0_0;
LS_00000264a2612ab0_1_0 .concat [ 4 4 4 4], LS_00000264a2612ab0_0_0, LS_00000264a2612ab0_0_4, LS_00000264a2612ab0_0_8, LS_00000264a2612ab0_0_12;
LS_00000264a2612ab0_1_4 .concat [ 4 4 4 4], LS_00000264a2612ab0_0_16, LS_00000264a2612ab0_0_20, LS_00000264a2612ab0_0_24, LS_00000264a2612ab0_0_28;
L_00000264a2612ab0 .concat [ 16 16 0 0], LS_00000264a2612ab0_1_0, LS_00000264a2612ab0_1_4;
LS_00000264a26135f0_0_0 .concat [ 1 1 1 1], L_00000264a25bd590, L_00000264a25bd590, L_00000264a25bd590, L_00000264a25bd590;
LS_00000264a26135f0_0_4 .concat [ 1 1 1 1], L_00000264a25bd590, L_00000264a25bd590, L_00000264a25bd590, L_00000264a25bd590;
LS_00000264a26135f0_0_8 .concat [ 1 1 1 1], L_00000264a25bd590, L_00000264a25bd590, L_00000264a25bd590, L_00000264a25bd590;
LS_00000264a26135f0_0_12 .concat [ 1 1 1 1], L_00000264a25bd590, L_00000264a25bd590, L_00000264a25bd590, L_00000264a25bd590;
LS_00000264a26135f0_0_16 .concat [ 1 1 1 1], L_00000264a25bd590, L_00000264a25bd590, L_00000264a25bd590, L_00000264a25bd590;
LS_00000264a26135f0_0_20 .concat [ 1 1 1 1], L_00000264a25bd590, L_00000264a25bd590, L_00000264a25bd590, L_00000264a25bd590;
LS_00000264a26135f0_0_24 .concat [ 1 1 1 1], L_00000264a25bd590, L_00000264a25bd590, L_00000264a25bd590, L_00000264a25bd590;
LS_00000264a26135f0_0_28 .concat [ 1 1 1 1], L_00000264a25bd590, L_00000264a25bd590, L_00000264a25bd590, L_00000264a25bd590;
LS_00000264a26135f0_1_0 .concat [ 4 4 4 4], LS_00000264a26135f0_0_0, LS_00000264a26135f0_0_4, LS_00000264a26135f0_0_8, LS_00000264a26135f0_0_12;
LS_00000264a26135f0_1_4 .concat [ 4 4 4 4], LS_00000264a26135f0_0_16, LS_00000264a26135f0_0_20, LS_00000264a26135f0_0_24, LS_00000264a26135f0_0_28;
L_00000264a26135f0 .concat [ 16 16 0 0], LS_00000264a26135f0_1_0, LS_00000264a26135f0_1_4;
    .scope S_00000264a256cc60;
T_0 ;
    %wait E_00000264a24fab80;
    %load/vec4 v00000264a258ded0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000264a258df70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000264a258c710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000264a258cad0_0;
    %assign/vec4 v00000264a258df70_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000264a256cad0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000264a258d890_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000264a258d890_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000264a258d890_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264a258d2f0, 0, 4;
    %load/vec4 v00000264a258d890_0;
    %addi 1, 0, 32;
    %store/vec4 v00000264a258d890_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 941096965, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264a258d2f0, 0, 4;
    %pushi/vec4 941162499, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264a258d2f0, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264a258d2f0, 0, 4;
    %pushi/vec4 134217739, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264a258d2f0, 0, 4;
    %pushi/vec4 806813696, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264a258d2f0, 0, 4;
    %pushi/vec4 590807039, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264a258d2f0, 0, 4;
    %pushi/vec4 49854496, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264a258d2f0, 0, 4;
    %pushi/vec4 584515583, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264a258d2f0, 0, 4;
    %pushi/vec4 46139434, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264a258d2f0, 0, 4;
    %pushi/vec4 270598141, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264a258d2f0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264a258d2f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264a258d2f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264a258d2f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264a258d2f0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264a258d2f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264a258d2f0, 0, 4;
    %end;
    .thread T_1;
    .scope S_00000264a256c620;
T_2 ;
    %wait E_00000264a24fb380;
    %load/vec4 v00000264a258ba90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000264a25777d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000264a2577550_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000264a258cfd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000264a258d4d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000264a258c5d0_0, 0;
    %assign/vec4 v00000264a258e150_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000264a258c490_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000264a258e0b0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000264a25777d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000264a2577550_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000264a258cfd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000264a258d4d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000264a258c5d0_0, 0;
    %assign/vec4 v00000264a258e150_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000264a258c490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000264a258bbd0_0;
    %assign/vec4 v00000264a2577550_0, 0;
    %load/vec4 v00000264a258c670_0;
    %assign/vec4 v00000264a25777d0_0, 0;
    %load/vec4 v00000264a258bbd0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000264a258d4d0_0, 0;
    %load/vec4 v00000264a258bbd0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000264a258e150_0, 4, 5;
    %load/vec4 v00000264a258bbd0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000264a258bbd0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000264a258e150_0, 4, 5;
    %load/vec4 v00000264a258bbd0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000264a258bbd0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000264a258bbd0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000264a258bbd0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000264a258bbd0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000264a258bbd0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000264a258c5d0_0, 0;
    %load/vec4 v00000264a258bbd0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000264a258bbd0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000264a258cfd0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000264a258bbd0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000264a258cfd0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000264a258bbd0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000264a258cfd0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000264a256d110;
T_3 ;
    %wait E_00000264a24fab80;
    %load/vec4 v00000264a2574e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000264a2574d50_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000264a2574d50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000264a2574d50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264a2574df0, 0, 4;
    %load/vec4 v00000264a2574d50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000264a2574d50_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000264a2574c10_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000264a2574850_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000264a2575cf0_0;
    %load/vec4 v00000264a2574c10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264a2574df0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264a2574df0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000264a256d110;
T_4 ;
    %wait E_00000264a24faf80;
    %load/vec4 v00000264a2574c10_0;
    %load/vec4 v00000264a2574b70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000264a2574c10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000264a2574850_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000264a2575cf0_0;
    %assign/vec4 v00000264a25768d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000264a2574b70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000264a2574df0, 4;
    %assign/vec4 v00000264a25768d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000264a256d110;
T_5 ;
    %wait E_00000264a24faf80;
    %load/vec4 v00000264a2574c10_0;
    %load/vec4 v00000264a2575bb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000264a2574c10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000264a2574850_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000264a2575cf0_0;
    %assign/vec4 v00000264a2575f70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000264a2575bb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000264a2574df0, 4;
    %assign/vec4 v00000264a2575f70_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000264a256d110;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000264a256c490;
    %jmp t_0;
    .scope S_00000264a256c490;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000264a2575a70_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000264a2575a70_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000264a2575a70_0;
    %ix/getv/s 4, v00000264a2575a70_0;
    %load/vec4a v00000264a2574df0, 4;
    %ix/getv/s 4, v00000264a2575a70_0;
    %load/vec4a v00000264a2574df0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000264a2575a70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000264a2575a70_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000264a256d110;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000264a256c300;
T_7 ;
    %wait E_00000264a24faf40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000264a25759d0_0, 0, 32;
    %load/vec4 v00000264a2576830_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000264a2576830_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000264a2574cb0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000264a25759d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000264a2576830_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000264a2576830_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000264a2576830_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000264a2574cb0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000264a25759d0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000264a2576830_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000264a2576830_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000264a2576830_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000264a2576830_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000264a2576830_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000264a2576830_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v00000264a2574cb0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000264a2574cb0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000264a25759d0_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000264a256bcc0;
T_8 ;
    %wait E_00000264a24fab80;
    %load/vec4 v00000264a2579350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000264a2579a30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000264a25795d0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000264a25795d0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000264a2579a30_0;
    %load/vec4 v00000264a257b470_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000264a2579a30_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000264a2579a30_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000264a2579a30_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000264a2579a30_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000264a2579a30_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000264a2579a30_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000264a256bcc0;
T_9 ;
    %wait E_00000264a24fab80;
    %load/vec4 v00000264a2579350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264a257a890_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000264a2579e90_0;
    %assign/vec4 v00000264a257a890_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000264a256be50;
T_10 ;
    %wait E_00000264a24fb1c0;
    %load/vec4 v00000264a257c050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264a257bc90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264a257bfb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264a257c0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264a257b290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264a257b970_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000264a257abb0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000264a257ad90_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000264a2579d50_0;
    %load/vec4 v00000264a2579850_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000264a2579fd0_0;
    %load/vec4 v00000264a2579850_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000264a2579cb0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000264a257b150_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000264a2579d50_0;
    %load/vec4 v00000264a257ae30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000264a2579fd0_0;
    %load/vec4 v00000264a257ae30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264a257bc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264a257bfb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264a257c0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264a257b290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264a257b970_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000264a2579ad0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264a257bc90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264a257bfb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264a257c0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264a257b290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264a257b970_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264a257bc90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264a257bfb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264a257c0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264a257b290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264a257b970_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000264a256d2a0;
T_11 ;
    %wait E_00000264a24fac80;
    %load/vec4 v00000264a256e230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000264a256e7d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000264a256dc90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a256ddd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a256e2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a256fb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a256df10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a256ed70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a256fbd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000264a256e690_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a256ee10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a256d970_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a256da10_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000264a256f630_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000264a256e870_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000264a256ea50_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000264a256e730_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000264a256e910_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000264a256dfb0_0, 0;
    %assign/vec4 v00000264a256f8b0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000264a256eaf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000264a256ef50_0;
    %assign/vec4 v00000264a256f8b0_0, 0;
    %load/vec4 v00000264a256f130_0;
    %assign/vec4 v00000264a256dfb0_0, 0;
    %load/vec4 v00000264a256f950_0;
    %assign/vec4 v00000264a256e910_0, 0;
    %load/vec4 v00000264a256e0f0_0;
    %assign/vec4 v00000264a256e730_0, 0;
    %load/vec4 v00000264a256f6d0_0;
    %assign/vec4 v00000264a256ea50_0, 0;
    %load/vec4 v00000264a256f090_0;
    %assign/vec4 v00000264a256e870_0, 0;
    %load/vec4 v00000264a256e190_0;
    %assign/vec4 v00000264a256f630_0, 0;
    %load/vec4 v00000264a256f810_0;
    %assign/vec4 v00000264a256da10_0, 0;
    %load/vec4 v00000264a256fc70_0;
    %assign/vec4 v00000264a256d970_0, 0;
    %load/vec4 v00000264a256ec30_0;
    %assign/vec4 v00000264a256ee10_0, 0;
    %load/vec4 v00000264a256f4f0_0;
    %assign/vec4 v00000264a256e690_0, 0;
    %load/vec4 v00000264a256ecd0_0;
    %assign/vec4 v00000264a256fbd0_0, 0;
    %load/vec4 v00000264a256e050_0;
    %assign/vec4 v00000264a256ed70_0, 0;
    %load/vec4 v00000264a256e410_0;
    %assign/vec4 v00000264a256df10_0, 0;
    %load/vec4 v00000264a256eeb0_0;
    %assign/vec4 v00000264a256fb30_0, 0;
    %load/vec4 v00000264a256e370_0;
    %assign/vec4 v00000264a256e2d0_0, 0;
    %load/vec4 v00000264a256dd30_0;
    %assign/vec4 v00000264a256ddd0_0, 0;
    %load/vec4 v00000264a256db50_0;
    %assign/vec4 v00000264a256dc90_0, 0;
    %load/vec4 v00000264a256f770_0;
    %assign/vec4 v00000264a256e7d0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000264a256e7d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000264a256dc90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a256ddd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a256e2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a256fb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a256df10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a256ed70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a256fbd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000264a256e690_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a256ee10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a256d970_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a256da10_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000264a256f630_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000264a256e870_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000264a256ea50_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000264a256e730_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000264a256e910_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000264a256dfb0_0, 0;
    %assign/vec4 v00000264a256f8b0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000264a256c170;
T_12 ;
    %wait E_00000264a24faf00;
    %load/vec4 v00000264a257b8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000264a2570530_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000264a2571110_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000264a2570e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a25705d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a25711b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a25712f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a2570fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a2570d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a2571430_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a2570f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a2570df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a2570170_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000264a25702b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000264a25703f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000264a2570cb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000264a2571610_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000264a2570210_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000264a2570490_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000264a2571570_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000264a25700d0_0, 0;
    %assign/vec4 v00000264a2570ad0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000264a257a430_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000264a256fdb0_0;
    %assign/vec4 v00000264a2570ad0_0, 0;
    %load/vec4 v00000264a256e4b0_0;
    %assign/vec4 v00000264a25700d0_0, 0;
    %load/vec4 v00000264a2571070_0;
    %assign/vec4 v00000264a2571570_0, 0;
    %load/vec4 v00000264a25714d0_0;
    %assign/vec4 v00000264a2570490_0, 0;
    %load/vec4 v00000264a25716b0_0;
    %assign/vec4 v00000264a2570210_0, 0;
    %load/vec4 v00000264a25708f0_0;
    %assign/vec4 v00000264a2571610_0, 0;
    %load/vec4 v00000264a256f1d0_0;
    %assign/vec4 v00000264a2570cb0_0, 0;
    %load/vec4 v00000264a2570a30_0;
    %assign/vec4 v00000264a25703f0_0, 0;
    %load/vec4 v00000264a2570030_0;
    %assign/vec4 v00000264a25702b0_0, 0;
    %load/vec4 v00000264a2570c10_0;
    %assign/vec4 v00000264a2570170_0, 0;
    %load/vec4 v00000264a2571250_0;
    %assign/vec4 v00000264a2570df0_0, 0;
    %load/vec4 v00000264a25707b0_0;
    %assign/vec4 v00000264a2570f30_0, 0;
    %load/vec4 v00000264a2570990_0;
    %assign/vec4 v00000264a2571430_0, 0;
    %load/vec4 v00000264a2570850_0;
    %assign/vec4 v00000264a2570d50_0, 0;
    %load/vec4 v00000264a2571390_0;
    %assign/vec4 v00000264a2570fd0_0, 0;
    %load/vec4 v00000264a2570b70_0;
    %assign/vec4 v00000264a25712f0_0, 0;
    %load/vec4 v00000264a2570670_0;
    %assign/vec4 v00000264a25711b0_0, 0;
    %load/vec4 v00000264a2570350_0;
    %assign/vec4 v00000264a25705d0_0, 0;
    %load/vec4 v00000264a256f3b0_0;
    %assign/vec4 v00000264a2570e90_0, 0;
    %load/vec4 v00000264a256f310_0;
    %assign/vec4 v00000264a2571110_0, 0;
    %load/vec4 v00000264a2570710_0;
    %assign/vec4 v00000264a2570530_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000264a2570530_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000264a2571110_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000264a2570e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a25705d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a25711b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a25712f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a2570fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a2570d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a2571430_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a2570f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a2570df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a2570170_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000264a25702b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000264a25703f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000264a2570cb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000264a2571610_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000264a2570210_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000264a2570490_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000264a2571570_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000264a25700d0_0, 0;
    %assign/vec4 v00000264a2570ad0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000264a2328450;
T_13 ;
    %wait E_00000264a24f9b00;
    %load/vec4 v00000264a2562940_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000264a25629e0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000264a25629e0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000264a25629e0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000264a25629e0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000264a25629e0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000264a25629e0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000264a25629e0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000264a25629e0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000264a25629e0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000264a25629e0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000264a25629e0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000264a25629e0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000264a25629e0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000264a25629e0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000264a25629e0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000264a25629e0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000264a25629e0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000264a25629e0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000264a25629e0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000264a25629e0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000264a25629e0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000264a25629e0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000264a23282c0;
T_14 ;
    %wait E_00000264a24fa840;
    %load/vec4 v00000264a2564420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000264a2563840_0;
    %pad/u 33;
    %load/vec4 v00000264a2563b60_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000264a2563de0_0, 0;
    %assign/vec4 v00000264a25624e0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000264a2563840_0;
    %pad/u 33;
    %load/vec4 v00000264a2563b60_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000264a2563de0_0, 0;
    %assign/vec4 v00000264a25624e0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000264a2563840_0;
    %pad/u 33;
    %load/vec4 v00000264a2563b60_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000264a2563de0_0, 0;
    %assign/vec4 v00000264a25624e0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000264a2563840_0;
    %pad/u 33;
    %load/vec4 v00000264a2563b60_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000264a2563de0_0, 0;
    %assign/vec4 v00000264a25624e0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000264a2563840_0;
    %pad/u 33;
    %load/vec4 v00000264a2563b60_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000264a2563de0_0, 0;
    %assign/vec4 v00000264a25624e0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000264a2563840_0;
    %pad/u 33;
    %load/vec4 v00000264a2563b60_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000264a2563de0_0, 0;
    %assign/vec4 v00000264a25624e0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000264a2563b60_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000264a25624e0_0;
    %load/vec4 v00000264a2563b60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000264a2563840_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000264a2563b60_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000264a2563b60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000264a25624e0_0, 0;
    %load/vec4 v00000264a2563840_0;
    %ix/getv 4, v00000264a2563b60_0;
    %shiftl 4;
    %assign/vec4 v00000264a2563de0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000264a2563b60_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000264a25624e0_0;
    %load/vec4 v00000264a2563b60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000264a2563840_0;
    %load/vec4 v00000264a2563b60_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000264a2563b60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000264a25624e0_0, 0;
    %load/vec4 v00000264a2563840_0;
    %ix/getv 4, v00000264a2563b60_0;
    %shiftr 4;
    %assign/vec4 v00000264a2563de0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264a25624e0_0, 0;
    %load/vec4 v00000264a2563840_0;
    %load/vec4 v00000264a2563b60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000264a2563de0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264a25624e0_0, 0;
    %load/vec4 v00000264a2563b60_0;
    %load/vec4 v00000264a2563840_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000264a2563de0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000264a2329b60;
T_15 ;
    %wait E_00000264a24fa700;
    %load/vec4 v00000264a255fc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000264a2560410_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a255e1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a25605f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a255ecf0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000264a255fdd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000264a2560050_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000264a255fe70_0, 0;
    %assign/vec4 v00000264a25602d0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000264a2483830_0;
    %assign/vec4 v00000264a25602d0_0, 0;
    %load/vec4 v00000264a255ed90_0;
    %assign/vec4 v00000264a255fe70_0, 0;
    %load/vec4 v00000264a255f970_0;
    %assign/vec4 v00000264a2560050_0, 0;
    %load/vec4 v00000264a246dec0_0;
    %assign/vec4 v00000264a255fdd0_0, 0;
    %load/vec4 v00000264a2483dd0_0;
    %assign/vec4 v00000264a255ecf0_0, 0;
    %load/vec4 v00000264a246de20_0;
    %assign/vec4 v00000264a25605f0_0, 0;
    %load/vec4 v00000264a255ffb0_0;
    %assign/vec4 v00000264a255e1b0_0, 0;
    %load/vec4 v00000264a255ee30_0;
    %assign/vec4 v00000264a2560410_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000264a256d430;
T_16 ;
    %wait E_00000264a24faf80;
    %load/vec4 v00000264a2587490_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000264a2587670_0;
    %load/vec4 v00000264a2587fd0_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264a2587f30, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000264a256d430;
T_17 ;
    %wait E_00000264a24faf80;
    %load/vec4 v00000264a2587fd0_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v00000264a2587f30, 4;
    %assign/vec4 v00000264a2588b10_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000264a256d430;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000264a2586b30_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000264a2586b30_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000264a2586b30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264a2587f30, 0, 4;
    %load/vec4 v00000264a2586b30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000264a2586b30_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_00000264a256d430;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000264a2586b30_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000264a2586b30_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000264a2586b30_0;
    %load/vec4a v00000264a2587f30, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000264a2586b30_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000264a2586b30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000264a2586b30_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_00000264a256bb30;
T_20 ;
    %wait E_00000264a24fb8c0;
    %load/vec4 v00000264a2588d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000264a2588250_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a2586a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a25869f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264a2586db0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000264a25889d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000264a2588c50_0, 0;
    %assign/vec4 v00000264a2588930_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000264a2589010_0;
    %assign/vec4 v00000264a2588930_0, 0;
    %load/vec4 v00000264a25887f0_0;
    %assign/vec4 v00000264a2588c50_0, 0;
    %load/vec4 v00000264a2587850_0;
    %assign/vec4 v00000264a2586db0_0, 0;
    %load/vec4 v00000264a2589150_0;
    %assign/vec4 v00000264a25889d0_0, 0;
    %load/vec4 v00000264a25878f0_0;
    %assign/vec4 v00000264a25869f0_0, 0;
    %load/vec4 v00000264a2588070_0;
    %assign/vec4 v00000264a2588250_0, 0;
    %load/vec4 v00000264a2587030_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000264a2586a90_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000264a224d800;
T_21 ;
    %wait E_00000264a24f9d40;
    %load/vec4 v00000264a259f490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000264a259e590_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000264a259e590_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000264a259e590_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000264a233a010;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264a259d550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264a259da50_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000264a233a010;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000264a259d550_0;
    %inv;
    %assign/vec4 v00000264a259d550_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000264a233a010;
T_24 ;
    %vpi_call 2 63 "$dumpfile", "./MultiplicationUsingAddition/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264a259da50_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264a259da50_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000264a259d0f0_0;
    %addi 1, 0, 32;
    %vpi_call 2 78 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
