{
  "module_name": "tegra114.c",
  "hash_id": "8180d530fda607dc824fcbbaacb78bd1d9a52924a33b9db0248486aa95e529fa",
  "original_prompt": "Ingested from linux-6.6.14/drivers/memory/tegra/tegra114.c",
  "human_readable_source": "\n \n\n#include <linux/of.h>\n#include <linux/mm.h>\n\n#include <dt-bindings/memory/tegra114-mc.h>\n\n#include \"mc.h\"\n\nstatic const struct tegra_mc_client tegra114_mc_clients[] = {\n\t{\n\t\t.id = 0x00,\n\t\t.name = \"ptcr\",\n\t\t.swgroup = TEGRA_SWGROUP_PTC,\n\t\t.regs = {\n\t\t\t.la = {\n\t\t\t\t.reg = 0x34c,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x0,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x01,\n\t\t.name = \"display0a\",\n\t\t.swgroup = TEGRA_SWGROUP_DC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 1,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2e8,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x4e,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x02,\n\t\t.name = \"display0ab\",\n\t\t.swgroup = TEGRA_SWGROUP_DCB,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 2,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2f4,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x4e,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x03,\n\t\t.name = \"display0b\",\n\t\t.swgroup = TEGRA_SWGROUP_DC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 3,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2e8,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x4e,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x04,\n\t\t.name = \"display0bb\",\n\t\t.swgroup = TEGRA_SWGROUP_DCB,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 4,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2f4,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x4e,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x05,\n\t\t.name = \"display0c\",\n\t\t.swgroup = TEGRA_SWGROUP_DC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 5,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2ec,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x4e,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x06,\n\t\t.name = \"display0cb\",\n\t\t.swgroup = TEGRA_SWGROUP_DCB,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 6,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2f8,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x4e,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x09,\n\t\t.name = \"eppup\",\n\t\t.swgroup = TEGRA_SWGROUP_EPP,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 9,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x300,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x33,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x0a,\n\t\t.name = \"g2pr\",\n\t\t.swgroup = TEGRA_SWGROUP_G2,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 10,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x308,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x09,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x0b,\n\t\t.name = \"g2sr\",\n\t\t.swgroup = TEGRA_SWGROUP_G2,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 11,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x308,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x09,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x0f,\n\t\t.name = \"avpcarm7r\",\n\t\t.swgroup = TEGRA_SWGROUP_AVPC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 15,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2e4,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x04,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x10,\n\t\t.name = \"displayhc\",\n\t\t.swgroup = TEGRA_SWGROUP_DC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 16,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2f0,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x68,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x11,\n\t\t.name = \"displayhcb\",\n\t\t.swgroup = TEGRA_SWGROUP_DCB,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 17,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2fc,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x68,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x12,\n\t\t.name = \"fdcdrd\",\n\t\t.swgroup = TEGRA_SWGROUP_NV,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 18,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x334,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x0c,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x13,\n\t\t.name = \"fdcdrd2\",\n\t\t.swgroup = TEGRA_SWGROUP_NV,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 19,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x33c,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x0c,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x14,\n\t\t.name = \"g2dr\",\n\t\t.swgroup = TEGRA_SWGROUP_G2,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 20,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x30c,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x0a,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x15,\n\t\t.name = \"hdar\",\n\t\t.swgroup = TEGRA_SWGROUP_HDA,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 21,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x318,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0xff,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x16,\n\t\t.name = \"host1xdmar\",\n\t\t.swgroup = TEGRA_SWGROUP_HC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 22,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x310,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x10,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x17,\n\t\t.name = \"host1xr\",\n\t\t.swgroup = TEGRA_SWGROUP_HC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 23,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x310,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0xa5,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x18,\n\t\t.name = \"idxsrd\",\n\t\t.swgroup = TEGRA_SWGROUP_NV,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 24,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x334,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x0b,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x1c,\n\t\t.name = \"msencsrd\",\n\t\t.swgroup = TEGRA_SWGROUP_MSENC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 28,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x328,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x1d,\n\t\t.name = \"ppcsahbdmar\",\n\t\t.swgroup = TEGRA_SWGROUP_PPCS,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 29,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x344,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x50,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x1e,\n\t\t.name = \"ppcsahbslvr\",\n\t\t.swgroup = TEGRA_SWGROUP_PPCS,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 30,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x344,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0xe8,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x20,\n\t\t.name = \"texl2srd\",\n\t\t.swgroup = TEGRA_SWGROUP_NV,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 0,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x338,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x0c,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x22,\n\t\t.name = \"vdebsevr\",\n\t\t.swgroup = TEGRA_SWGROUP_VDE,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 2,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x354,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0xff,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x23,\n\t\t.name = \"vdember\",\n\t\t.swgroup = TEGRA_SWGROUP_VDE,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 3,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x354,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0xff,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x24,\n\t\t.name = \"vdemcer\",\n\t\t.swgroup = TEGRA_SWGROUP_VDE,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 4,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x358,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0xb8,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x25,\n\t\t.name = \"vdetper\",\n\t\t.swgroup = TEGRA_SWGROUP_VDE,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 5,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x358,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0xee,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x26,\n\t\t.name = \"mpcorelpr\",\n\t\t.swgroup = TEGRA_SWGROUP_MPCORELP,\n\t\t.regs = {\n\t\t\t.la = {\n\t\t\t\t.reg = 0x324,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x04,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x27,\n\t\t.name = \"mpcorer\",\n\t\t.swgroup = TEGRA_SWGROUP_MPCORE,\n\t\t.regs = {\n\t\t\t.la = {\n\t\t\t\t.reg = 0x320,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x04,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x28,\n\t\t.name = \"eppu\",\n\t\t.swgroup = TEGRA_SWGROUP_EPP,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 8,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x300,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x33,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x29,\n\t\t.name = \"eppv\",\n\t\t.swgroup = TEGRA_SWGROUP_EPP,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 9,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x304,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x6c,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x2a,\n\t\t.name = \"eppy\",\n\t\t.swgroup = TEGRA_SWGROUP_EPP,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 10,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x304,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x6c,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x2b,\n\t\t.name = \"msencswr\",\n\t\t.swgroup = TEGRA_SWGROUP_MSENC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 11,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x328,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x2c,\n\t\t.name = \"viwsb\",\n\t\t.swgroup = TEGRA_SWGROUP_VI,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 12,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x364,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x47,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x2d,\n\t\t.name = \"viwu\",\n\t\t.swgroup = TEGRA_SWGROUP_VI,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 13,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x368,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0xff,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x2e,\n\t\t.name = \"viwv\",\n\t\t.swgroup = TEGRA_SWGROUP_VI,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 14,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x368,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0xff,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x2f,\n\t\t.name = \"viwy\",\n\t\t.swgroup = TEGRA_SWGROUP_VI,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 15,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x36c,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x47,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x30,\n\t\t.name = \"g2dw\",\n\t\t.swgroup = TEGRA_SWGROUP_G2,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 16,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x30c,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x9,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x32,\n\t\t.name = \"avpcarm7w\",\n\t\t.swgroup = TEGRA_SWGROUP_AVPC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 18,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2e4,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x0e,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x33,\n\t\t.name = \"fdcdwr\",\n\t\t.swgroup = TEGRA_SWGROUP_NV,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 19,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x338,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x10,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x34,\n\t\t.name = \"fdcdwr2\",\n\t\t.swgroup = TEGRA_SWGROUP_NV,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 20,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x340,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x10,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x35,\n\t\t.name = \"hdaw\",\n\t\t.swgroup = TEGRA_SWGROUP_HDA,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 21,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x318,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0xff,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x36,\n\t\t.name = \"host1xw\",\n\t\t.swgroup = TEGRA_SWGROUP_HC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 22,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x314,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x25,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x37,\n\t\t.name = \"ispw\",\n\t\t.swgroup = TEGRA_SWGROUP_ISP,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 23,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x31c,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0xff,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x38,\n\t\t.name = \"mpcorelpw\",\n\t\t.swgroup = TEGRA_SWGROUP_MPCORELP,\n\t\t.regs = {\n\t\t\t.la = {\n\t\t\t\t.reg = 0x324,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x39,\n\t\t.name = \"mpcorew\",\n\t\t.swgroup = TEGRA_SWGROUP_MPCORE,\n\t\t.regs = {\n\t\t\t.la = {\n\t\t\t\t.reg = 0x320,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x0e,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x3b,\n\t\t.name = \"ppcsahbdmaw\",\n\t\t.swgroup = TEGRA_SWGROUP_PPCS,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 27,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x348,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0xa5,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x3c,\n\t\t.name = \"ppcsahbslvw\",\n\t\t.swgroup = TEGRA_SWGROUP_PPCS,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 28,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x348,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0xe8,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x3e,\n\t\t.name = \"vdebsevw\",\n\t\t.swgroup = TEGRA_SWGROUP_VDE,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 30,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x35c,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0xff,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x3f,\n\t\t.name = \"vdedbgw\",\n\t\t.swgroup = TEGRA_SWGROUP_VDE,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 31,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x35c,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0xff,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x40,\n\t\t.name = \"vdembew\",\n\t\t.swgroup = TEGRA_SWGROUP_VDE,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 0,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x360,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x89,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x41,\n\t\t.name = \"vdetpmw\",\n\t\t.swgroup = TEGRA_SWGROUP_VDE,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 1,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x360,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x59,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x4a,\n\t\t.name = \"xusb_hostr\",\n\t\t.swgroup = TEGRA_SWGROUP_XUSB_HOST,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 10,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x37c,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0xa5,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x4b,\n\t\t.name = \"xusb_hostw\",\n\t\t.swgroup = TEGRA_SWGROUP_XUSB_HOST,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 11,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x37c,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0xa5,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x4c,\n\t\t.name = \"xusb_devr\",\n\t\t.swgroup = TEGRA_SWGROUP_XUSB_DEV,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 12,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x380,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0xa5,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x4d,\n\t\t.name = \"xusb_devw\",\n\t\t.swgroup = TEGRA_SWGROUP_XUSB_DEV,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 13,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x380,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0xa5,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x4e,\n\t\t.name = \"fdcdwr3\",\n\t\t.swgroup = TEGRA_SWGROUP_NV,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 14,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x388,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x10,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x4f,\n\t\t.name = \"fdcdrd3\",\n\t\t.swgroup = TEGRA_SWGROUP_NV,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 15,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x384,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x0c,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x50,\n\t\t.name = \"fdcwr4\",\n\t\t.swgroup = TEGRA_SWGROUP_NV,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 16,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x388,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x10,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x51,\n\t\t.name = \"fdcrd4\",\n\t\t.swgroup = TEGRA_SWGROUP_NV,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 17,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x384,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x0c,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x52,\n\t\t.name = \"emucifr\",\n\t\t.swgroup = TEGRA_SWGROUP_EMUCIF,\n\t\t.regs = {\n\t\t\t.la = {\n\t\t\t\t.reg = 0x38c,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x04,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x53,\n\t\t.name = \"emucifw\",\n\t\t.swgroup = TEGRA_SWGROUP_EMUCIF,\n\t\t.regs = {\n\t\t\t.la = {\n\t\t\t\t.reg = 0x38c,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x0e,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x54,\n\t\t.name = \"tsecsrd\",\n\t\t.swgroup = TEGRA_SWGROUP_TSEC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 20,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x390,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x50,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x55,\n\t\t.name = \"tsecswr\",\n\t\t.swgroup = TEGRA_SWGROUP_TSEC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 21,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x390,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x50,\n\t\t\t},\n\t\t},\n\t},\n};\n\nstatic const struct tegra_smmu_swgroup tegra114_swgroups[] = {\n\t{ .name = \"dc\",        .swgroup = TEGRA_SWGROUP_DC,        .reg = 0x240 },\n\t{ .name = \"dcb\",       .swgroup = TEGRA_SWGROUP_DCB,       .reg = 0x244 },\n\t{ .name = \"epp\",       .swgroup = TEGRA_SWGROUP_EPP,       .reg = 0x248 },\n\t{ .name = \"g2\",        .swgroup = TEGRA_SWGROUP_G2,        .reg = 0x24c },\n\t{ .name = \"avpc\",      .swgroup = TEGRA_SWGROUP_AVPC,      .reg = 0x23c },\n\t{ .name = \"nv\",        .swgroup = TEGRA_SWGROUP_NV,        .reg = 0x268 },\n\t{ .name = \"hda\",       .swgroup = TEGRA_SWGROUP_HDA,       .reg = 0x254 },\n\t{ .name = \"hc\",        .swgroup = TEGRA_SWGROUP_HC,        .reg = 0x250 },\n\t{ .name = \"msenc\",     .swgroup = TEGRA_SWGROUP_MSENC,     .reg = 0x264 },\n\t{ .name = \"ppcs\",      .swgroup = TEGRA_SWGROUP_PPCS,      .reg = 0x270 },\n\t{ .name = \"vde\",       .swgroup = TEGRA_SWGROUP_VDE,       .reg = 0x27c },\n\t{ .name = \"vi\",        .swgroup = TEGRA_SWGROUP_VI,        .reg = 0x280 },\n\t{ .name = \"isp\",       .swgroup = TEGRA_SWGROUP_ISP,       .reg = 0x258 },\n\t{ .name = \"xusb_host\", .swgroup = TEGRA_SWGROUP_XUSB_HOST, .reg = 0x288 },\n\t{ .name = \"xusb_dev\",  .swgroup = TEGRA_SWGROUP_XUSB_DEV,  .reg = 0x28c },\n\t{ .name = \"tsec\",      .swgroup = TEGRA_SWGROUP_TSEC,      .reg = 0x294 },\n};\n\nstatic const unsigned int tegra114_group_drm[] = {\n\tTEGRA_SWGROUP_DC,\n\tTEGRA_SWGROUP_DCB,\n\tTEGRA_SWGROUP_G2,\n\tTEGRA_SWGROUP_NV,\n};\n\nstatic const struct tegra_smmu_group_soc tegra114_groups[] = {\n\t{\n\t\t.name = \"drm\",\n\t\t.swgroups = tegra114_group_drm,\n\t\t.num_swgroups = ARRAY_SIZE(tegra114_group_drm),\n\t},\n};\n\nstatic const struct tegra_smmu_soc tegra114_smmu_soc = {\n\t.clients = tegra114_mc_clients,\n\t.num_clients = ARRAY_SIZE(tegra114_mc_clients),\n\t.swgroups = tegra114_swgroups,\n\t.num_swgroups = ARRAY_SIZE(tegra114_swgroups),\n\t.groups = tegra114_groups,\n\t.num_groups = ARRAY_SIZE(tegra114_groups),\n\t.supports_round_robin_arbitration = false,\n\t.supports_request_limit = false,\n\t.num_tlb_lines = 32,\n\t.num_asids = 4,\n};\n\n#define TEGRA114_MC_RESET(_name, _control, _status, _bit)\t\\\n\t{\t\t\t\t\t\t\t\\\n\t\t.name = #_name,\t\t\t\t\t\\\n\t\t.id = TEGRA114_MC_RESET_##_name,\t\t\\\n\t\t.control = _control,\t\t\t\t\\\n\t\t.status = _status,\t\t\t\t\\\n\t\t.bit = _bit,\t\t\t\t\t\\\n\t}\n\nstatic const struct tegra_mc_reset tegra114_mc_resets[] = {\n\tTEGRA114_MC_RESET(AVPC,     0x200, 0x204,  1),\n\tTEGRA114_MC_RESET(DC,       0x200, 0x204,  2),\n\tTEGRA114_MC_RESET(DCB,      0x200, 0x204,  3),\n\tTEGRA114_MC_RESET(EPP,      0x200, 0x204,  4),\n\tTEGRA114_MC_RESET(2D,       0x200, 0x204,  5),\n\tTEGRA114_MC_RESET(HC,       0x200, 0x204,  6),\n\tTEGRA114_MC_RESET(HDA,      0x200, 0x204,  7),\n\tTEGRA114_MC_RESET(ISP,      0x200, 0x204,  8),\n\tTEGRA114_MC_RESET(MPCORE,   0x200, 0x204,  9),\n\tTEGRA114_MC_RESET(MPCORELP, 0x200, 0x204, 10),\n\tTEGRA114_MC_RESET(MPE,      0x200, 0x204, 11),\n\tTEGRA114_MC_RESET(3D,       0x200, 0x204, 12),\n\tTEGRA114_MC_RESET(3D2,      0x200, 0x204, 13),\n\tTEGRA114_MC_RESET(PPCS,     0x200, 0x204, 14),\n\tTEGRA114_MC_RESET(VDE,      0x200, 0x204, 16),\n\tTEGRA114_MC_RESET(VI,       0x200, 0x204, 17),\n};\n\nconst struct tegra_mc_soc tegra114_mc_soc = {\n\t.clients = tegra114_mc_clients,\n\t.num_clients = ARRAY_SIZE(tegra114_mc_clients),\n\t.num_address_bits = 32,\n\t.atom_size = 32,\n\t.client_id_mask = 0x7f,\n\t.smmu = &tegra114_smmu_soc,\n\t.intmask = MC_INT_INVALID_SMMU_PAGE | MC_INT_SECURITY_VIOLATION |\n\t\t   MC_INT_DECERR_EMEM,\n\t.reset_ops = &tegra_mc_reset_ops_common,\n\t.resets = tegra114_mc_resets,\n\t.num_resets = ARRAY_SIZE(tegra114_mc_resets),\n\t.ops = &tegra30_mc_ops,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}