#Poker_in_Verilog

Written to be ran on De1-SoC through Quartus Prime Lite

Download all files
Open project in Quartus Prime
You may have to change bindings with configuration file (DE1_SoC.qsf)
Upload into De1_SoC
Sidenotes:

1. There is likely support on other boards, because after all it is VHDL code. You may have to find the correct qsf file
2. Requires VGA supported monitor
3. For controls, check controls.txt
