
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.37

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.39 source latency bit_count[2]$_DFFE_PN0P_/CLK ^
  -0.39 target latency spi_mosi$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net26 (net)
                  0.10    0.00    1.09 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.25    0.22    1.32 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.25    0.00    1.32 ^ spi_cs_n$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.32   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     8    0.07    0.19    0.22    0.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_2__leaf_clk (net)
                  0.19    0.00    0.39 ^ spi_cs_n$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.39   clock reconvergence pessimism
                          0.09    0.48   library removal time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.84   slack (MET)


Startpoint: spi_miso (input port clocked by core_clock)
Endpoint: rx_shift_reg[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v spi_miso (in)
                                         spi_miso (net)
                  0.00    0.00    0.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     5    0.04    0.17    0.18    0.38 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net3 (net)
                  0.17    0.00    0.38 v _180_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.22    0.61 v _180_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _016_ (net)
                  0.07    0.00    0.61 v rx_shift_reg[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.61   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.07    0.19    0.22    0.39 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_1__leaf_clk (net)
                  0.19    0.00    0.39 ^ rx_shift_reg[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.39   clock reconvergence pessimism
                          0.07    0.46   library hold time
                                  0.46   data required time
-----------------------------------------------------------------------------
                                  0.46   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net26 (net)
                  0.10    0.00    1.09 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.25    0.22    1.32 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.25    0.00    1.32 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    32    0.39    0.26    0.24    1.56 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.26    0.00    1.56 ^ state[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.56   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     8    0.07    0.19    0.22   10.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_2__leaf_clk (net)
                  0.19    0.00   10.39 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.39   clock reconvergence pessimism
                          0.11   10.49   library recovery time
                                 10.49   data required time
-----------------------------------------------------------------------------
                                 10.49   data required time
                                 -1.56   data arrival time
-----------------------------------------------------------------------------
                                  8.93   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     8    0.07    0.19    0.22    0.39 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_clk (net)
                  0.19    0.00    0.39 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.29    0.59    0.98 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.29    0.00    0.98 ^ _123_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.05    0.23    0.19    1.17 v _123_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _097_ (net)
                  0.23    0.00    1.17 v _125_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.02    0.12    0.31    1.48 v _125_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _101_ (net)
                  0.12    0.00    1.48 v _126_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.07    0.20    1.68 v _126_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _116_ (net)
                  0.07    0.00    1.68 v _229_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.19    0.38    2.05 ^ _229_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _118_ (net)
                  0.19    0.00    2.05 ^ _164_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.03    0.16    0.13    2.18 v _164_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _059_ (net)
                  0.16    0.00    2.18 v _172_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.02    0.11    0.27    2.45 v _172_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _066_ (net)
                  0.11    0.00    2.45 v _173_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.02    0.10    0.24    2.70 v _173_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _067_ (net)
                  0.10    0.00    2.70 v _174_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.06    0.22    2.92 ^ _174_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _014_ (net)
                  0.06    0.00    2.92 ^ rx_shift_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.92   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.07    0.19    0.22   10.39 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_1__leaf_clk (net)
                  0.19    0.00   10.39 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -2.92   data arrival time
-----------------------------------------------------------------------------
                                  7.37   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net26 (net)
                  0.10    0.00    1.09 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.25    0.22    1.32 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.25    0.00    1.32 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    32    0.39    0.26    0.24    1.56 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.26    0.00    1.56 ^ state[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.56   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     8    0.07    0.19    0.22   10.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_2__leaf_clk (net)
                  0.19    0.00   10.39 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.39   clock reconvergence pessimism
                          0.11   10.49   library recovery time
                                 10.49   data required time
-----------------------------------------------------------------------------
                                 10.49   data required time
                                 -1.56   data arrival time
-----------------------------------------------------------------------------
                                  8.93   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     8    0.07    0.19    0.22    0.39 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_clk (net)
                  0.19    0.00    0.39 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.29    0.59    0.98 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.29    0.00    0.98 ^ _123_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.05    0.23    0.19    1.17 v _123_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _097_ (net)
                  0.23    0.00    1.17 v _125_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.02    0.12    0.31    1.48 v _125_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _101_ (net)
                  0.12    0.00    1.48 v _126_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.07    0.20    1.68 v _126_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _116_ (net)
                  0.07    0.00    1.68 v _229_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.19    0.38    2.05 ^ _229_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _118_ (net)
                  0.19    0.00    2.05 ^ _164_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.03    0.16    0.13    2.18 v _164_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _059_ (net)
                  0.16    0.00    2.18 v _172_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.02    0.11    0.27    2.45 v _172_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _066_ (net)
                  0.11    0.00    2.45 v _173_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.02    0.10    0.24    2.70 v _173_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _067_ (net)
                  0.10    0.00    2.70 v _174_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.06    0.22    2.92 ^ _174_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _014_ (net)
                  0.06    0.00    2.92 ^ rx_shift_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.92   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.07    0.19    0.22   10.39 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_1__leaf_clk (net)
                  0.19    0.00   10.39 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -2.92   data arrival time
-----------------------------------------------------------------------------
                                  7.37   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.2970383167266846

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8204

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.2644554376602173

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9809

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.22    0.39 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.39 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.59    0.98 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.19    1.17 v _123_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.31    1.48 v _125_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.20    1.68 v _126_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.38    2.05 ^ _229_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.13    2.18 v _164_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.27    2.45 v _172_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.24    2.70 v _173_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.22    2.92 ^ _174_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    2.92 ^ rx_shift_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.92   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.22   10.39 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00   10.39 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.39   clock reconvergence pessimism
  -0.10   10.29   library setup time
          10.29   data required time
---------------------------------------------------------
          10.29   data required time
          -2.92   data arrival time
---------------------------------------------------------
           7.37   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rx_shift_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.22    0.39 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.39 ^ rx_shift_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.41    0.80 v rx_shift_reg[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.07    0.87 ^ _170_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.92 v _171_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
   0.00    0.92 v rx_shift_reg[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.92   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.22    0.39 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.39 ^ rx_shift_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.39   clock reconvergence pessimism
   0.07    0.46   library hold time
           0.46   data required time
---------------------------------------------------------
           0.46   data required time
          -0.92   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3881

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3881

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.9186

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.3674

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
252.429247

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.51e-03   1.87e-06   2.01e-08   3.51e-03  64.0%
Combinational          1.73e-04   1.01e-04   3.09e-08   2.74e-04   5.0%
Clock                  7.03e-04   1.00e-03   5.55e-09   1.71e-03  31.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.39e-03   1.11e-03   5.66e-08   5.49e-03 100.0%
                          79.9%      20.1%       0.0%
