 
****************************************
Report : net
        -connections
        -verbose
Design : FFT_PAD
Version: L-2016.03-SP5-5
Date   : Sun Nov 22 19:57:53 2020
****************************************


net 'net421':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01348    max:0.01348
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01348    max:0.01348
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net421':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C59/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad3/CLTCH          Input Pin (pvhbcudtart)
                                            0.01348

net 'net420':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01348    max:0.01348
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01348    max:0.01348
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net420':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C58/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad10/CLTCH         Input Pin (pvhbcudtart)
                                            0.01348

net 'net419':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net419':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C57/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad16/CLTCH         Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net418':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net418':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C56/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad17/CLTCH         Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net417':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net417':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C55/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad22/CLTCH         Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net416':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net416':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C54/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad23/CLTCH         Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net415':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net415':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C53/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad28/CLTCH         Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net414':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net414':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C52/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad29/CLTCH         Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net413':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net413':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C51/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad35/CLTCH         Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net412':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net412':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C50/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad36/CLTCH         Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net411':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net411':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C49/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad41/CLTCH         Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net410':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net410':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C48/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad42/CLTCH         Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net409':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net409':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C47/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad47/CLTCH         Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net408':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net408':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C46/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad48/CLTCH         Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net407':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net407':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C45/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad55/CLTCH         Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net406':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net406':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C44/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad56/CLTCH         Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net405':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net405':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C43/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad61/CLTCH         Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net404':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net404':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C42/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad62/CLTCH         Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net403':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net403':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C41/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad67/CLTCH         Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net402':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net402':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C40/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad68/CLTCH         Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net401':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net401':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C39/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad73/CLTCH         Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net400':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net400':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C38/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad74/CLTCH         Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net399':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net399':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C37/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad79/CLTCH         Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net398':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net398':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C36/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad80/CLTCH         Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net397':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net397':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C35/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad85/CLTCH         Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net396':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net396':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C34/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad86/CLTCH         Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net395':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net395':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C33/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad108/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net394':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net394':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C32/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad109/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net393':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net393':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C31/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad115/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net392':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net392':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C30/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad116/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net391':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net391':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C29/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad121/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net390':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net390':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C28/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad122/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net389':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net389':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C27/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad127/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net388':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net388':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C26/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad128/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net387':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net387':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C25/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad133/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net386':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net386':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C24/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad134/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net385':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net385':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C23/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad139/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net384':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net384':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C22/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad140/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net383':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net383':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C21/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad145/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net382':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net382':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C20/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad146/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net381':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net381':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C19/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad151/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net380':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net380':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C18/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad152/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net379':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net379':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C17/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad159/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net378':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net378':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C16/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad160/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net377':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net377':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C15/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad165/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net376':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net376':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C14/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad166/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net375':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net375':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C13/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad171/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net374':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net374':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C12/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad172/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net373':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net373':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C11/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad177/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net372':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net372':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C10/**logic_0**     Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad178/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net371':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net371':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C9/**logic_0**      Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad183/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net370':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net370':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C8/**logic_0**      Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad184/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net369':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net369':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C7/**logic_0**      Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad189/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net368':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net368':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C6/**logic_0**      Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad190/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net367':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net367':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C5/**logic_0**      Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad195/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net366':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net366':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C4/**logic_0**      Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad196/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net365':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net365':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C3/**logic_0**      Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad201/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net364':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01347    max:0.01347
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01347    max:0.01347
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net364':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C2/**logic_0**      Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad202/CLTCH        Input Pin (pvhbcudtbrt)
                                            0.01347

net 'net363':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01348    max:0.01348
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01348    max:0.01348
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net363':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C1/**logic_0**      Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad205/CLTCH        Input Pin (pvhbcudtart)
                                            0.01348

net 'net362':
    dont_touch:         FALSE               
    pin capacitance:    min:0.01348    max:0.01348
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.01348    max:0.01348
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     1

Connections for net 'net362':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    C0/**logic_0**      Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad207/CLTCH        Input Pin (pvhbsudtbrt)
                                            0.01348

net 'w_rstn_p':
    dont_touch:         FALSE               
    pin capacitance:    min:0.49867    max:0.51169
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.49867    max:0.51169
    wire resistance:    NA
    number of drivers:  1
    number of loads:    248
    number of pins:     249

Connections for net 'w_rstn_p':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad207/Y            Output Pin (pvhbsudtbrt)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/result_r_reg[30][4]/RN
                        Input Pin (DFFRX2MTH)
                                            0.00186105
    FFT/result_r_reg[31][4]/RN
                        Input Pin (DFFRX2MTH)
                                            0.00186105
    FFT/result_r_reg[30][3]/RN
                        Input Pin (DFFRX2MTH)
                                            0.00186105
    FFT/result_i_reg[27][7]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_i_reg[8][7]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_i_reg[9][7]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_i_reg[9][9]/RN
                        Input Pin (DFFRHQX2MTH)
                                            0.0012806
    FFT/result_i_reg[10][11]/RN
                        Input Pin (DFFRHQX2MTH)
                                            0.0012806
    FFT/result_i_reg[9][10]/RN
                        Input Pin (DFFRHQX2MTH)
                                            0.0012806
    FFT/result_i_reg[9][11]/RN
                        Input Pin (DFFRHQX2MTH)
                                            0.0012806
    FFT/result_i_reg[27][11]/RN
                        Input Pin (DFFRHQX2MTH)
                                            0.0012806
    FFT/result_i_reg[9][3]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_i_reg[9][0]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_i_reg[26][3]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_i_reg[26][0]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_i_reg[27][5]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_i_reg[27][3]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[21][5]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[21][2]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[21][1]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[22][2]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[22][1]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[23][5]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[23][2]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[23][1]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[25][5]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[25][2]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[25][1]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[26][5]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[26][2]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[29][5]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[29][2]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[31][5]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[31][2]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[31][1]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_i_reg[8][3]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_i_reg[8][0]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[19][5]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[19][2]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[19][1]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[20][5]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[20][2]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[20][1]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[24][5]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[24][2]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[24][1]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[30][5]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[30][2]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[30][1]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[21][0]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[22][0]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[29][0]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[19][0]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[20][0]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[23][0]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[24][0]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[30][0]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/result_r_reg[31][0]/RN
                        Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/y_1_delay_reg[0]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/y_1_delay_reg[3]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/y_1_delay_reg[4]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/y_1_delay_reg[1]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/y_1_delay_reg[2]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/r4_valid_reg/RN Input Pin (DFFRQX2MTH)
                                            0.0018601
    FFT/count_y_reg[2]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/count_y_reg[3]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/count_y_reg[4]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/din_i_reg_reg[19]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/din_r_reg_reg[19]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/din_i_reg_reg[18]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/din_r_reg_reg[18]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/din_i_reg_reg[16]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/din_r_reg_reg[17]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/din_i_reg_reg[15]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/din_i_reg_reg[14]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/din_r_reg_reg[16]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/din_r_reg_reg[15]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/din_i_reg_reg[13]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/din_r_reg_reg[14]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/din_i_reg_reg[12]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/din_i_reg_reg[11]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/din_r_reg_reg[13]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/din_r_reg_reg[12]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/din_i_reg_reg[10]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/din_r_reg_reg[11]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/din_i_reg_reg[9]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/din_r_reg_reg[10]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/din_i_reg_reg[8]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/din_r_reg_reg[9]/RN
                        Input Pin (DFFRHQX1MTH)
                                            0.00122835
    FFT/din_r_reg_reg[8]/RN
                        Input Pin (DFFRHQX1MTH)
                                            0.00122835
    FFT/U485/A          Input Pin (BUFX20MTR)
                                            0.0046044
    FFT/U486/A          Input Pin (BUFX16MTR)
                                            0.0038799
    FFT/U795/A          Input Pin (BUFX8MTR)
                                            0.0019323
    FFT/U810/A          Input Pin (BUFX6MTR)
                                            0.0016407
    FFT/U811/A          Input Pin (BUFX6MTR)
                                            0.0016407
    FFT/U812/A          Input Pin (BUFX8MTR)
                                            0.0019323
    FFT/result_r_reg[21][4]/RN
                        Input Pin (DFFRX1MTH)
                                            0.00189145
    FFT/result_r_reg[31][3]/RN
                        Input Pin (DFFRX1MTH)
                                            0.00189145
    FFT/result_i_reg[26][4]/RN
                        Input Pin (DFFRQX1MTH)
                                            0.0018753
    FFT/result_r_reg[19][6]/RN
                        Input Pin (DFFRQX1MTH)
                                            0.0018753
    FFT/result_r_reg[25][8]/RN
                        Input Pin (DFFRQX1MTH)
                                            0.0018753
    FFT/result_r_reg[24][9]/RN
                        Input Pin (DFFRQX1MTH)
                                            0.0018753
    FFT/result_r_reg[22][5]/RN
                        Input Pin (DFFRQX1MTH)
                                            0.0018753
    FFT/result_r_reg[25][0]/RN
                        Input Pin (DFFRQX1MTH)
                                            0.0018753
    FFT/result_r_reg[29][1]/RN
                        Input Pin (DFFRQX1MTH)
                                            0.0018753
    FFT/count_y_reg[5]/RN
                        Input Pin (DFFRQX1MTH)
                                            0.0018753
    FFT/din_i_reg_reg[17]/RN
                        Input Pin (DFFRQX1MTH)
                                            0.0018753
    FFT/result_r_reg[23][15]/RN
                        Input Pin (DFFRHQX8MTH)
                                            0.0029868
    FFT/result_r_reg[22][15]/RN
                        Input Pin (DFFRHQX8MTH)
                                            0.0029868
    FFT/result_r_reg[24][11]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_r_reg[31][11]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_r_reg[23][11]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_r_reg[26][11]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_r_reg[20][11]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_r_reg[25][11]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_r_reg[30][11]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_r_reg[21][11]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_r_reg[22][11]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_r_reg[26][15]/RN
                        Input Pin (DFFRHQX8MTH)
                                            0.0029868
    FFT/result_r_reg[26][14]/RN
                        Input Pin (DFFRHQX8MTH)
                                            0.0029868
    FFT/result_r_reg[24][15]/RN
                        Input Pin (DFFRHQX8MTH)
                                            0.0029868
    FFT/result_r_reg[31][10]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[21][10]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[20][10]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[19][10]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[22][10]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[26][10]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[25][10]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[24][10]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[23][10]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[30][10]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_i_reg[10][9]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_r_reg[31][9]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[20][9]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[19][9]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[26][9]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[25][9]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[23][9]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_i_reg[8][8]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[21][9]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_i_reg[27][8]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[22][9]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[30][9]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[17][9]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_r_reg[21][6]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[22][6]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[30][6]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[31][7]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[20][7]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[19][7]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[26][7]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[25][7]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[24][7]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[23][7]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[21][7]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[22][7]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[30][7]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_i_reg[26][6]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_i_reg[8][6]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[13][6]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_i_reg[8][4]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_i_reg[27][4]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_i_reg[9][4]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[31][6]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[20][6]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[26][6]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[25][6]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[24][6]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[23][6]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[19][4]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_r_reg[20][4]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_r_reg[22][4]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_r_reg[23][4]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_r_reg[24][4]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_r_reg[25][4]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_r_reg[26][4]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_r_reg[29][4]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_i_reg[8][2]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_i_reg[9][2]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_i_reg[26][2]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_i_reg[27][2]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_r_reg[19][3]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_r_reg[20][3]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_r_reg[21][3]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_r_reg[22][3]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_r_reg[23][3]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_r_reg[24][3]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_r_reg[25][3]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_r_reg[26][3]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_r_reg[29][3]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_i_reg[8][1]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_i_reg[9][1]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_i_reg[26][1]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_i_reg[9][5]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_i_reg[8][5]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_i_reg[26][5]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_i_reg[9][8]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/result_i_reg[13][5]/RN
                        Input Pin (DFFRX4MTH)
                                            0.0022857
    FFT/over_reg/RN     Input Pin (DFFRQX1MTH)
                                            0.0018753
    FFT/count_y_reg[0]/RN
                        Input Pin (DFFRQX1MTH)
                                            0.0018753
    FFT/count_y_reg[1]/RN
                        Input Pin (DFFRQX1MTH)
                                            0.0018753
    FFT/s5_count_reg/RN Input Pin (DFFRQX1MTH)
                                            0.0018753
    FFT/result_r_reg[21][15]/RN
                        Input Pin (DFFRHQX8MTH)
                                            0.0029868
    FFT/result_i_reg[0][9]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_i_reg[8][9]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_i_reg[27][9]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_r_reg[22][12]/RN
                        Input Pin (DFFRHQX8MTH)
                                            0.0029868
    FFT/result_r_reg[30][14]/RN
                        Input Pin (DFFRHQX8MTH)
                                            0.0029868
    FFT/result_r_reg[20][14]/RN
                        Input Pin (DFFRHQX8MTH)
                                            0.0029868
    FFT/result_r_reg[31][14]/RN
                        Input Pin (DFFRHQX8MTH)
                                            0.0029868
    FFT/result_r_reg[23][14]/RN
                        Input Pin (DFFRHQX8MTH)
                                            0.0029868
    FFT/result_r_reg[24][14]/RN
                        Input Pin (DFFRHQX8MTH)
                                            0.0029868
    FFT/result_r_reg[25][14]/RN
                        Input Pin (DFFRHQX8MTH)
                                            0.0029868
    FFT/result_r_reg[21][14]/RN
                        Input Pin (DFFRHQX8MTH)
                                            0.0029868
    FFT/result_r_reg[22][14]/RN
                        Input Pin (DFFRHQX8MTH)
                                            0.0029868
    FFT/result_r_reg[30][15]/RN
                        Input Pin (DFFRHQX8MTH)
                                            0.0029868
    FFT/result_r_reg[20][15]/RN
                        Input Pin (DFFRHQX8MTH)
                                            0.0029868
    FFT/result_r_reg[31][15]/RN
                        Input Pin (DFFRHQX8MTH)
                                            0.0029868
    FFT/result_r_reg[25][15]/RN
                        Input Pin (DFFRHQX8MTH)
                                            0.0029868
    FFT/result_r_reg[31][12]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_r_reg[20][12]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_r_reg[21][12]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_i_reg[9][6]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_i_reg[27][6]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[23][12]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_r_reg[24][12]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_r_reg[25][12]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_r_reg[26][12]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_r_reg[30][12]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_r_reg[30][13]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_r_reg[19][8]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[20][8]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[21][8]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[22][8]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[23][8]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[24][8]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[26][8]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[30][8]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[31][8]/RN
                        Input Pin (DFFRQX4MTH)
                                            0.00199405
    FFT/result_r_reg[20][13]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_r_reg[31][13]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_r_reg[21][13]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_r_reg[22][13]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_r_reg[23][13]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_r_reg[24][13]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_r_reg[25][13]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_r_reg[26][13]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115
    FFT/result_i_reg[27][10]/RN
                        Input Pin (DFFRHQX4MTH)
                                            0.00201115

net 'w_o_valid_p':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0084372    max:0.0084426
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0084372    max:0.0084426
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     3

Connections for net 'w_o_valid_p':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/assign_out_reg/Q
                        Output Pin (DFFRQX2MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1156/B         Input Pin (NOR2X2MTR)
                                            0.0010026
    pad205/A            Input Pin (pvhbcudtart)
                                            0.00744

net 'w_o_data_imag_p[0]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0079872    max:0.0080518
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0079872    max:0.0080518
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     3

Connections for net 'w_o_data_imag_p[0]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_i_reg[0]/Q Output Pin (DFFRQX2MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1153/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad202/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_o_data_imag_p[1]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0079872    max:0.0080518
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0079872    max:0.0080518
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     3

Connections for net 'w_o_data_imag_p[1]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_i_reg[1]/Q Output Pin (DFFRQX2MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1152/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad201/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_o_data_imag_p[2]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0079872    max:0.0080518
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0079872    max:0.0080518
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     3

Connections for net 'w_o_data_imag_p[2]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_i_reg[2]/Q Output Pin (DFFRQX2MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1151/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad196/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_o_data_imag_p[3]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0079872    max:0.0080518
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0079872    max:0.0080518
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     3

Connections for net 'w_o_data_imag_p[3]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_i_reg[3]/Q Output Pin (DFFRQX2MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1150/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad195/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_o_data_imag_p[4]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0079872    max:0.0080518
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0079872    max:0.0080518
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     3

Connections for net 'w_o_data_imag_p[4]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_i_reg[4]/Q Output Pin (DFFRQX2MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1149/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad190/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_o_data_imag_p[5]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0079872    max:0.0080518
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0079872    max:0.0080518
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     3

Connections for net 'w_o_data_imag_p[5]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_i_reg[5]/Q Output Pin (DFFRQX2MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1148/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad189/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_o_data_imag_p[6]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0079872    max:0.0080518
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0079872    max:0.0080518
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     3

Connections for net 'w_o_data_imag_p[6]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_i_reg[6]/Q Output Pin (DFFRQX2MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1147/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad184/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_o_data_imag_p[7]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0079872    max:0.0080518
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0079872    max:0.0080518
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     3

Connections for net 'w_o_data_imag_p[7]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_i_reg[7]/Q Output Pin (DFFRQX2MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1146/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad183/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_o_data_imag_p[8]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0079872    max:0.0080518
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0079872    max:0.0080518
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     3

Connections for net 'w_o_data_imag_p[8]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_i_reg[8]/Q Output Pin (DFFRQX2MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1145/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad178/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_o_data_imag_p[9]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0079872    max:0.0080518
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0079872    max:0.0080518
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     3

Connections for net 'w_o_data_imag_p[9]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_i_reg[9]/Q Output Pin (DFFRQX2MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1144/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad177/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_o_data_imag_p[10]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0228672    max:0.0229318
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0228672    max:0.0229318
    wire resistance:    NA
    number of drivers:  1
    number of loads:    4
    number of pins:     5

Connections for net 'w_o_data_imag_p[10]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_i_reg[10]/Q
                        Output Pin (DFFRQX4MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1143/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad172/A            Input Pin (pvhbcudtbrt)
                                            0.00744
    pad166/A            Input Pin (pvhbcudtbrt)
                                            0.00744
    pad160/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_o_data_imag_p[11]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0228672    max:0.0229318
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0228672    max:0.0229318
    wire resistance:    NA
    number of drivers:  1
    number of loads:    4
    number of pins:     5

Connections for net 'w_o_data_imag_p[11]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_i_reg[11]/Q
                        Output Pin (DFFRQX4MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1142/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad171/A            Input Pin (pvhbcudtbrt)
                                            0.00744
    pad165/A            Input Pin (pvhbcudtbrt)
                                            0.00744
    pad159/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_o_data_real_p[0]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0079872    max:0.0080518
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0079872    max:0.0080518
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     3

Connections for net 'w_o_data_real_p[0]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_r_reg[0]/Q Output Pin (DFFRQX1MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1123/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad152/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_o_data_real_p[1]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0079872    max:0.0080518
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0079872    max:0.0080518
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     3

Connections for net 'w_o_data_real_p[1]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_r_reg[1]/Q Output Pin (DFFRQX2MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1124/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad151/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_o_data_real_p[2]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0079872    max:0.0080518
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0079872    max:0.0080518
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     3

Connections for net 'w_o_data_real_p[2]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_r_reg[2]/Q Output Pin (DFFRQX2MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1125/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad146/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_o_data_real_p[3]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0079872    max:0.0080518
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0079872    max:0.0080518
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     3

Connections for net 'w_o_data_real_p[3]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_r_reg[3]/Q Output Pin (DFFRQX2MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1126/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad145/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_o_data_real_p[4]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0079872    max:0.0080518
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0079872    max:0.0080518
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     3

Connections for net 'w_o_data_real_p[4]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_r_reg[4]/Q Output Pin (DFFRQX2MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1127/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad140/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_o_data_real_p[5]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0079872    max:0.0080518
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0079872    max:0.0080518
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     3

Connections for net 'w_o_data_real_p[5]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_r_reg[5]/Q Output Pin (DFFRQX2MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1128/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad139/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_o_data_real_p[6]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0079872    max:0.0080518
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0079872    max:0.0080518
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     3

Connections for net 'w_o_data_real_p[6]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_r_reg[6]/Q Output Pin (DFFRQX2MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1129/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad134/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_o_data_real_p[7]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0079872    max:0.0080518
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0079872    max:0.0080518
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     3

Connections for net 'w_o_data_real_p[7]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_r_reg[7]/Q Output Pin (DFFRQX2MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1130/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad133/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_o_data_real_p[8]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0079872    max:0.0080518
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0079872    max:0.0080518
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     3

Connections for net 'w_o_data_real_p[8]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_r_reg[8]/Q Output Pin (DFFRQX2MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1131/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad128/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_o_data_real_p[9]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0079872    max:0.0080518
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0079872    max:0.0080518
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     3

Connections for net 'w_o_data_real_p[9]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_r_reg[9]/Q Output Pin (DFFRQX2MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1132/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad127/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_o_data_real_p[10]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0079872    max:0.0080518
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0079872    max:0.0080518
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     3

Connections for net 'w_o_data_real_p[10]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_r_reg[10]/Q
                        Output Pin (DFFRQX2MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1133/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad122/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_o_data_real_p[11]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0079872    max:0.0080518
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0079872    max:0.0080518
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     3

Connections for net 'w_o_data_real_p[11]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_r_reg[11]/Q
                        Output Pin (DFFRQX2MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1134/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad121/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_o_data_real_p[12]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0079872    max:0.0080518
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0079872    max:0.0080518
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     3

Connections for net 'w_o_data_real_p[12]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_r_reg[12]/Q
                        Output Pin (DFFRQX2MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1135/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad116/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_o_data_real_p[13]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0079872    max:0.0080518
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0079872    max:0.0080518
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     3

Connections for net 'w_o_data_real_p[13]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_r_reg[13]/Q
                        Output Pin (DFFRQX2MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1136/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad115/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_o_data_real_p[14]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0079872    max:0.0080518
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0079872    max:0.0080518
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     3

Connections for net 'w_o_data_real_p[14]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_r_reg[14]/Q
                        Output Pin (DFFRQX2MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1137/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad109/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_o_data_real_p[15]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.0079872    max:0.0080518
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.0079872    max:0.0080518
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     3

Connections for net 'w_o_data_real_p[15]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    FFT/dout_r_reg[15]/Q
                        Output Pin (DFFRQX1MTH)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/U1138/A1        Input Pin (AO22X1MTH)
                                            0.0006118
    pad108/A            Input Pin (pvhbcudtbrt)
                                            0.00744

net 'w_i_data_imag_p[0]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.00050445    max:0.0005168
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.00050445    max:0.0005168
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     2

Connections for net 'w_i_data_imag_p[0]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad86/Y             Output Pin (pvhbcudtbrt)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/din_i_reg_reg[8]/D
                        Input Pin (DFFRQX4MTH)
                                            0.0005168

net 'w_i_data_imag_p[1]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.00050445    max:0.0005168
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.00050445    max:0.0005168
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     2

Connections for net 'w_i_data_imag_p[1]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad85/Y             Output Pin (pvhbcudtbrt)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/din_i_reg_reg[9]/D
                        Input Pin (DFFRQX4MTH)
                                            0.0005168

net 'w_i_data_imag_p[2]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.00050445    max:0.0005168
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.00050445    max:0.0005168
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     2

Connections for net 'w_i_data_imag_p[2]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad80/Y             Output Pin (pvhbcudtbrt)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/din_i_reg_reg[10]/D
                        Input Pin (DFFRQX4MTH)
                                            0.0005168

net 'w_i_data_imag_p[3]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.00050445    max:0.0005168
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.00050445    max:0.0005168
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     2

Connections for net 'w_i_data_imag_p[3]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad79/Y             Output Pin (pvhbcudtbrt)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/din_i_reg_reg[11]/D
                        Input Pin (DFFRQX4MTH)
                                            0.0005168

net 'w_i_data_imag_p[4]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.00050445    max:0.0005168
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.00050445    max:0.0005168
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     2

Connections for net 'w_i_data_imag_p[4]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad74/Y             Output Pin (pvhbcudtbrt)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/din_i_reg_reg[12]/D
                        Input Pin (DFFRQX4MTH)
                                            0.0005168

net 'w_i_data_imag_p[5]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.00050445    max:0.0005168
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.00050445    max:0.0005168
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     2

Connections for net 'w_i_data_imag_p[5]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad73/Y             Output Pin (pvhbcudtbrt)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/din_i_reg_reg[13]/D
                        Input Pin (DFFRQX4MTH)
                                            0.0005168

net 'w_i_data_imag_p[6]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.00050445    max:0.0005168
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.00050445    max:0.0005168
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     2

Connections for net 'w_i_data_imag_p[6]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad68/Y             Output Pin (pvhbcudtbrt)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/din_i_reg_reg[14]/D
                        Input Pin (DFFRQX4MTH)
                                            0.0005168

net 'w_i_data_imag_p[7]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.00050445    max:0.0005168
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.00050445    max:0.0005168
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     2

Connections for net 'w_i_data_imag_p[7]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad67/Y             Output Pin (pvhbcudtbrt)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/din_i_reg_reg[15]/D
                        Input Pin (DFFRQX4MTH)
                                            0.0005168

net 'w_i_data_imag_p[8]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.00050445    max:0.0005168
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.00050445    max:0.0005168
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     2

Connections for net 'w_i_data_imag_p[8]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad62/Y             Output Pin (pvhbcudtbrt)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/din_i_reg_reg[16]/D
                        Input Pin (DFFRQX4MTH)
                                            0.0005168

net 'w_i_data_imag_p[9]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.00046645    max:0.000475
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.00046645    max:0.000475
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     2

Connections for net 'w_i_data_imag_p[9]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad61/Y             Output Pin (pvhbcudtbrt)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/din_i_reg_reg[17]/D
                        Input Pin (DFFRQX1MTH)
                                            0.000475

net 'w_i_data_imag_p[10]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.00050445    max:0.0005168
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.00050445    max:0.0005168
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     2

Connections for net 'w_i_data_imag_p[10]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad56/Y             Output Pin (pvhbcudtbrt)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/din_i_reg_reg[18]/D
                        Input Pin (DFFRQX4MTH)
                                            0.0005168

net 'w_i_data_imag_p[11]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.00050445    max:0.0005168
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.00050445    max:0.0005168
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     2

Connections for net 'w_i_data_imag_p[11]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad55/Y             Output Pin (pvhbcudtbrt)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/din_i_reg_reg[19]/D
                        Input Pin (DFFRQX4MTH)
                                            0.0005168

net 'w_i_data_real_p[0]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.00073245    max:0.00076
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.00073245    max:0.00076
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     2

Connections for net 'w_i_data_real_p[0]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad48/Y             Output Pin (pvhbcudtbrt)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/din_r_reg_reg[8]/D
                        Input Pin (DFFRHQX1MTH)
                                            0.00076

net 'w_i_data_real_p[1]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.00073245    max:0.00076
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.00073245    max:0.00076
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     2

Connections for net 'w_i_data_real_p[1]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad47/Y             Output Pin (pvhbcudtbrt)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/din_r_reg_reg[9]/D
                        Input Pin (DFFRHQX1MTH)
                                            0.00076

net 'w_i_data_real_p[2]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.00050445    max:0.0005168
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.00050445    max:0.0005168
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     2

Connections for net 'w_i_data_real_p[2]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad42/Y             Output Pin (pvhbcudtbrt)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/din_r_reg_reg[10]/D
                        Input Pin (DFFRQX4MTH)
                                            0.0005168

net 'w_i_data_real_p[3]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.00050445    max:0.0005168
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.00050445    max:0.0005168
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     2

Connections for net 'w_i_data_real_p[3]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad41/Y             Output Pin (pvhbcudtbrt)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/din_r_reg_reg[11]/D
                        Input Pin (DFFRQX4MTH)
                                            0.0005168

net 'w_i_data_real_p[4]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.00050445    max:0.0005168
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.00050445    max:0.0005168
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     2

Connections for net 'w_i_data_real_p[4]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad36/Y             Output Pin (pvhbcudtbrt)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/din_r_reg_reg[12]/D
                        Input Pin (DFFRQX4MTH)
                                            0.0005168

net 'w_i_data_real_p[5]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.00050445    max:0.0005168
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.00050445    max:0.0005168
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     2

Connections for net 'w_i_data_real_p[5]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad35/Y             Output Pin (pvhbcudtbrt)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/din_r_reg_reg[13]/D
                        Input Pin (DFFRQX4MTH)
                                            0.0005168

net 'w_i_data_real_p[6]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.00050445    max:0.0005168
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.00050445    max:0.0005168
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     2

Connections for net 'w_i_data_real_p[6]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad29/Y             Output Pin (pvhbcudtbrt)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/din_r_reg_reg[14]/D
                        Input Pin (DFFRQX4MTH)
                                            0.0005168

net 'w_i_data_real_p[7]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.00050445    max:0.0005168
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.00050445    max:0.0005168
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     2

Connections for net 'w_i_data_real_p[7]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad28/Y             Output Pin (pvhbcudtbrt)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/din_r_reg_reg[15]/D
                        Input Pin (DFFRQX4MTH)
                                            0.0005168

net 'w_i_data_real_p[8]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.00050445    max:0.0005168
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.00050445    max:0.0005168
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     2

Connections for net 'w_i_data_real_p[8]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad23/Y             Output Pin (pvhbcudtbrt)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/din_r_reg_reg[16]/D
                        Input Pin (DFFRQX4MTH)
                                            0.0005168

net 'w_i_data_real_p[9]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.00050445    max:0.0005168
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.00050445    max:0.0005168
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     2

Connections for net 'w_i_data_real_p[9]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad22/Y             Output Pin (pvhbcudtbrt)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/din_r_reg_reg[17]/D
                        Input Pin (DFFRQX4MTH)
                                            0.0005168

net 'w_i_data_real_p[10]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.00050445    max:0.0005168
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.00050445    max:0.0005168
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     2

Connections for net 'w_i_data_real_p[10]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad17/Y             Output Pin (pvhbcudtbrt)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/din_r_reg_reg[18]/D
                        Input Pin (DFFRQX4MTH)
                                            0.0005168

net 'w_i_data_real_p[11]':
    dont_touch:         FALSE               
    pin capacitance:    min:0.00050445    max:0.0005168
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.00050445    max:0.0005168
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     2

Connections for net 'w_i_data_real_p[11]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad16/Y             Output Pin (pvhbcudtbrt)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/din_r_reg_reg[19]/D
                        Input Pin (DFFRQX4MTH)
                                            0.0005168

net 'w_i_valid_p':
    dont_touch:         FALSE               
    pin capacitance:    min:0.00050445    max:0.0005168
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.00050445    max:0.0005168
    wire resistance:    NA
    number of drivers:  1
    number of loads:    1
    number of pins:     2

Connections for net 'w_i_valid_p':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad10/Y             Output Pin (pvhbcudtart)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/in_valid_reg_reg/D
                        Input Pin (DFFRQX4MTH)
                                            0.0005168
Warning: Net 'w_clk_p' exceeds the high-fanout threshold. Using a fanout number of 1000 to calculate net delay and load. (TIM-135)

net 'w_clk_p':
    dont_touch:         FALSE               
    pin capacitance:    min:1001    max:1001
    wire capacitance:   min:0    max:0
    total capacitance:  min:1001    max:1001
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2235
    number of pins:     2236

Connections for net 'w_clk_p':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad3/Y              Output Pin (pvhbcudtart)
                                            0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    FFT/shift_1/valid_reg/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_1/shift_reg_r_reg[22]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_1/shift_reg_r_reg[21]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_1/shift_reg_r_reg[20]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_1/shift_reg_r_reg[19]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_1/shift_reg_r_reg[15]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/shift_1/shift_reg_i_reg[20]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_1/shift_reg_i_reg[19]/CK
                        Input Pin (DFFRHQX2MTH)
                                            0.00127395
    FFT/shift_1/shift_reg_r_reg[13]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_1/shift_reg_r_reg[11]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_1/shift_reg_i_reg[15]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/shift_1/shift_reg_r_reg[10]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_1/shift_reg_i_reg[14]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_1/shift_reg_i_reg[12]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_1/shift_reg_i_reg[13]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_1/shift_reg_i_reg[9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_1/shift_reg_r_reg[9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_1/shift_reg_i_reg[11]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_1/shift_reg_r_reg[8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_1/shift_reg_i_reg[7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_1/shift_reg_i_reg[8]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_1/shift_reg_r_reg[6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_1/shift_reg_i_reg[6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_1/shift_reg_r_reg[4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_1/shift_reg_i_reg[4]/CK
                        Input Pin (DFFRHQX4MTR)
                                            0.0013806
    FFT/shift_1/shift_reg_r_reg[3]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/shift_1/shift_reg_i_reg[3]/CK
                        Input Pin (DFFRHQX1MTR)
                                            0.0012717
    FFT/shift_1/shift_reg_r_reg[0]/CK
                        Input Pin (DFFRHQX4MTR)
                                            0.0013806
    FFT/shift_1/shift_reg_i_reg[0]/CK
                        Input Pin (DFFRHQX2MTR)
                                            0.0012681
    FFT/shift_1/shift_reg_r_reg[2]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_1/shift_reg_i_reg[10]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_1/shift_reg_r_reg[23]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/shift_1/shift_reg_r_reg[12]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_1/shift_reg_r_reg[14]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_1/shift_reg_i_reg[16]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_1/shift_reg_r_reg[17]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_1/shift_reg_r_reg[16]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_1/shift_reg_i_reg[17]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_1/shift_reg_i_reg[18]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_1/shift_reg_r_reg[7]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_1/shift_reg_r_reg[5]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_1/shift_reg_r_reg[18]/CK
                        Input Pin (DFFRHQX4MTR)
                                            0.0013806
    FFT/shift_1/shift_reg_i_reg[2]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_1/shift_reg_i_reg[1]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_1/shift_reg_r_reg[1]/CK
                        Input Pin (DFFRHQX4MTR)
                                            0.0013806
    FFT/shift_1/shift_reg_i_reg[5]/CK
                        Input Pin (DFFRHQX4MTR)
                                            0.0013806
    FFT/shift_1/shift_reg_i_reg[23]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/shift_1/shift_reg_i_reg[21]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/shift_1/shift_reg_i_reg[22]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/rom2/count_reg[0]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/rom2/count_reg[1]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/rom2/count_reg[2]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/rom2/count_reg[3]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/rom2/count_reg[4]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/rom2/count_reg[5]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/rom2/s_count_reg[1]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/rom2/s_count_reg[0]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_2/valid_reg/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_2/shift_reg_r_reg[46]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_2/shift_reg_r_reg[45]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_2/shift_reg_r_reg[42]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_2/shift_reg_r_reg[40]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_2/shift_reg_r_reg[38]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_2/shift_reg_r_reg[37]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_2/shift_reg_r_reg[35]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_2/shift_reg_i_reg[41]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_2/shift_reg_r_reg[34]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_2/shift_reg_i_reg[36]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_r_reg[33]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_2/shift_reg_i_reg[35]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_2/shift_reg_r_reg[30]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_i_reg[32]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_2/shift_reg_i_reg[31]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_2/shift_reg_r_reg[28]/CK
                        Input Pin (DFFRHQX2MTH)
                                            0.00127395
    FFT/shift_2/shift_reg_i_reg[30]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_2/shift_reg_r_reg[27]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_2/shift_reg_i_reg[27]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_2/shift_reg_i_reg[28]/CK
                        Input Pin (DFFRHQX4MTR)
                                            0.0013806
    FFT/shift_2/shift_reg_r_reg[24]/CK
                        Input Pin (DFFRHQX1MTR)
                                            0.0012717
    FFT/shift_2/shift_reg_r_reg[32]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_2/shift_reg_r_reg[6]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_2/shift_reg_i_reg[17]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_2/shift_reg_i_reg[2]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_2/shift_reg_r_reg[44]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_2/shift_reg_r_reg[41]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_2/shift_reg_r_reg[39]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_2/shift_reg_i_reg[45]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_2/shift_reg_i_reg[44]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_i_reg[22]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/shift_2/shift_reg_i_reg[46]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_r_reg[43]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_2/shift_reg_r_reg[36]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_2/shift_reg_i_reg[33]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_2/shift_reg_i_reg[19]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_r_reg[25]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_2/shift_reg_i_reg[29]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_2/shift_reg_i_reg[37]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_2/shift_reg_i_reg[34]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_2/shift_reg_i_reg[24]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_2/shift_reg_i_reg[16]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_r_reg[18]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_i_reg[14]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_i_reg[13]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_r_reg[15]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_i_reg[15]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_r_reg[14]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_r_reg[17]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_r_reg[16]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_r_reg[21]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/shift_2/shift_reg_i_reg[21]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/shift_2/shift_reg_i_reg[47]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_i_reg[39]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_2/shift_reg_i_reg[43]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_2/shift_reg_r_reg[31]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_2/shift_reg_r_reg[47]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_2/shift_reg_r_reg[29]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_2/shift_reg_r_reg[26]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_2/shift_reg_i_reg[23]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/shift_2/shift_reg_r_reg[22]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/shift_2/shift_reg_i_reg[25]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_2/shift_reg_r_reg[23]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/shift_2/shift_reg_i_reg[26]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_2/shift_reg_r_reg[20]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_r_reg[19]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_r_reg[13]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_r_reg[12]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_r_reg[11]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_r_reg[10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_r_reg[9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_r_reg[8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_r_reg[7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_r_reg[5]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_r_reg[4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_r_reg[3]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_r_reg[2]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_r_reg[1]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_r_reg[0]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_i_reg[42]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_i_reg[40]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_i_reg[38]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_i_reg[20]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_i_reg[18]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_i_reg[12]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_i_reg[11]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_i_reg[10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_i_reg[9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_i_reg[8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_i_reg[7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_i_reg[6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_i_reg[5]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_i_reg[4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_i_reg[3]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_i_reg[1]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_2/shift_reg_i_reg[0]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/rom4/count_reg[0]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/rom4/count_reg[1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/rom4/count_reg[2]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/rom4/count_reg[3]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/rom4/count_reg[4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/rom4/count_reg[5]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/rom4/s_count_reg[0]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/rom4/s_count_reg[1]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/rom4/s_count_reg[2]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_i_reg[20]/CK
                        Input Pin (DFFRHQX1MTH)
                                            0.0012863
    FFT/shift_4/shift_reg_r_reg[21]/CK
                        Input Pin (DFFRHQX1MTH)
                                            0.0012863
    FFT/shift_4/shift_reg_i_reg[21]/CK
                        Input Pin (DFFRHQX2MTH)
                                            0.00127395
    FFT/shift_4/shift_reg_r_reg[20]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_r_reg[19]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_r_reg[18]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_r_reg[17]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_r_reg[16]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_r_reg[15]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_r_reg[14]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_r_reg[13]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_r_reg[12]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_i_reg[19]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_i_reg[18]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_i_reg[17]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_i_reg[16]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_i_reg[15]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_i_reg[14]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_i_reg[13]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_r_reg[10]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_r_reg[9]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_r_reg[8]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_r_reg[7]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_r_reg[5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_r_reg[4]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_r_reg[3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_r_reg[2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_r_reg[1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_r_reg[0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_i_reg[12]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_i_reg[11]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_i_reg[10]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_i_reg[8]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_i_reg[7]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_i_reg[6]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_i_reg[5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_i_reg[4]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_i_reg[3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_i_reg[2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_i_reg[1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_i_reg[0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/valid_reg/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_4/shift_reg_r_reg[95]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_r_reg[92]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_r_reg[91]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_4/shift_reg_r_reg[90]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_4/shift_reg_r_reg[89]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_4/shift_reg_r_reg[88]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_r_reg[87]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_4/shift_reg_r_reg[86]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_r_reg[85]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_r_reg[84]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_4/shift_reg_r_reg[83]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_r_reg[82]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_4/shift_reg_r_reg[81]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_4/shift_reg_r_reg[80]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_4/shift_reg_r_reg[79]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_r_reg[78]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/shift_4/shift_reg_r_reg[77]/CK
                        Input Pin (DFFRHQX4MTR)
                                            0.0013806
    FFT/shift_4/shift_reg_r_reg[11]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[9]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[94]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_4/shift_reg_i_reg[22]/CK
                        Input Pin (DFFRX4MTR)
                                            0.0008856
    FFT/shift_4/shift_reg_r_reg[93]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_4/shift_reg_r_reg[6]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/shift_4/shift_reg_r_reg[22]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_4/shift_reg_i_reg[23]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/shift_4/shift_reg_i_reg[24]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[25]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[26]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[27]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[28]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[29]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[30]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[31]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[32]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[33]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[34]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[35]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[36]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[37]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[38]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[39]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[40]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[41]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[42]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[43]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[44]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[45]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[46]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[47]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[48]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[49]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[50]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[51]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[52]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[53]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[54]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[55]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[56]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[57]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[58]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[59]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[60]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[61]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[62]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[63]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[64]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[65]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[66]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[67]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[68]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[69]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[70]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[71]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[24]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[25]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[26]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[27]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[28]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[29]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[30]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[31]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[32]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[33]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[34]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[35]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[36]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[37]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[38]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[39]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[40]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[41]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[42]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[43]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[44]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[45]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[46]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[47]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[48]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[49]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[50]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[51]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[52]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[53]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[54]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[55]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[56]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[57]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[58]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[59]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[60]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[61]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[62]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[63]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[64]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[65]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[66]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[67]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[68]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[69]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[70]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_r_reg[71]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_4/shift_reg_i_reg[94]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_i_reg[75]/CK
                        Input Pin (DFFRHQX4MTR)
                                            0.0013806
    FFT/shift_4/shift_reg_r_reg[23]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/shift_4/shift_reg_r_reg[76]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_r_reg[75]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_r_reg[74]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_r_reg[73]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_r_reg[72]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_i_reg[95]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_i_reg[93]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_i_reg[92]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_i_reg[91]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_i_reg[90]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_i_reg[89]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_i_reg[88]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_i_reg[87]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_i_reg[86]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_i_reg[85]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_i_reg[84]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_i_reg[83]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_i_reg[82]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_i_reg[81]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_i_reg[80]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_i_reg[79]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_i_reg[78]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_i_reg[77]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_i_reg[76]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_i_reg[74]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_i_reg[73]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_4/shift_reg_i_reg[72]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/rom8/count_reg[2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/rom8/count_reg[0]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/rom8/count_reg[1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/rom8/count_reg[3]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/rom8/count_reg[4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/rom8/count_reg[5]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/rom8/s_count_reg[2]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/rom8/s_count_reg[1]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/rom8/s_count_reg[0]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/rom8/s_count_reg[3]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_i_reg[20]/CK
                        Input Pin (DFFRHQX1MTH)
                                            0.0012863
    FFT/shift_8/shift_reg_i_reg[22]/CK
                        Input Pin (DFFRHQX2MTH)
                                            0.00127395
    FFT/shift_8/shift_reg_i_reg[17]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_i_reg[15]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[9]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[7]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[6]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[4]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_i_reg[14]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_i_reg[13]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_i_reg[12]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_i_reg[11]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_i_reg[10]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_i_reg[9]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_i_reg[5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_i_reg[4]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_i_reg[3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_i_reg[8]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_i_reg[7]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_i_reg[6]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[167]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[166]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[165]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[164]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[163]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[160]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[159]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[157]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[156]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[155]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[151]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[149]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[148]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[147]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[145]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[144]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[143]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[142]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[141]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[140]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[139]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[138]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[136]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[135]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[134]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[133]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[132]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[130]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[129]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[128]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[127]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[126]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[125]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[124]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[123]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[121]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[120]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[119]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[118]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[117]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[115]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[114]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[113]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[112]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[111]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[110]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[109]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[108]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[106]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[105]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[104]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[103]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[102]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[100]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[99]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[98]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[97]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[96]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[95]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[94]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[93]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[91]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[90]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[89]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[88]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[87]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[85]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[84]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[83]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[82]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[81]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[80]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[79]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[78]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[76]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[75]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[48]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[46]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[45]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[44]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[43]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[42]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[40]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[39]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[38]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[37]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[36]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[162]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[158]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[154]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[153]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[152]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[150]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[137]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[122]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[107]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[92]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[77]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[47]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_i_reg[132]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_i_reg[130]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_i_reg[128]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_i_reg[126]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_i_reg[124]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_i_reg[123]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_i_reg[122]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[21]/CK
                        Input Pin (DFFRHQX1MTH)
                                            0.0012863
    FFT/shift_8/shift_reg_r_reg[19]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[18]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[16]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[17]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[15]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[14]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[13]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[12]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[11]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[10]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_i_reg[133]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_i_reg[131]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_i_reg[129]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_i_reg[127]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_i_reg[125]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[74]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[73]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[72]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[70]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[69]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[68]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[67]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[66]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[65]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[64]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[63]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[61]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[60]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[59]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[58]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[57]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[55]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[54]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[53]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[52]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[51]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[50]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[49]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[62]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[35]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[34]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[33]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[31]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[30]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[29]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[28]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[27]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[25]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[24]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[32]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_8/shift_reg_r_reg[191]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_r_reg[190]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_r_reg[189]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_r_reg[188]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_r_reg[187]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_r_reg[186]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_8/shift_reg_r_reg[185]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_r_reg[184]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_r_reg[183]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_r_reg[182]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_8/shift_reg_r_reg[181]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_r_reg[180]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_r_reg[178]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_8/shift_reg_r_reg[179]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_r_reg[177]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_8/shift_reg_r_reg[176]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_8/shift_reg_r_reg[175]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_r_reg[174]/CK
                        Input Pin (DFFRHQX4MTR)
                                            0.0013806
    FFT/shift_8/shift_reg_i_reg[175]/CK
                        Input Pin (DFFRHQX4MTR)
                                            0.0013806
    FFT/shift_8/shift_reg_i_reg[174]/CK
                        Input Pin (DFFRHQX4MTR)
                                            0.0013806
    FFT/shift_8/shift_reg_r_reg[173]/CK
                        Input Pin (DFFRHQX2MTR)
                                            0.0012681
    FFT/shift_8/shift_reg_r_reg[161]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_r_reg[146]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_r_reg[131]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_r_reg[116]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_r_reg[101]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_r_reg[86]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_r_reg[71]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_r_reg[56]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_r_reg[41]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_r_reg[26]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_r_reg[8]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[18]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[2]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_r_reg[22]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/shift_8/shift_reg_i_reg[21]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/shift_8/shift_reg_i_reg[19]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/shift_8/shift_reg_r_reg[20]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/shift_8/shift_reg_r_reg[23]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/shift_8/shift_reg_i_reg[16]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[134]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[135]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[136]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[137]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[138]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[139]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[140]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[141]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[142]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[143]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[144]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[145]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_r_reg[1]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[146]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[147]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[148]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[149]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[150]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[151]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[152]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[153]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[154]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[155]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[156]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[157]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[158]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[159]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[160]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[161]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[162]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[163]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[164]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[165]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[166]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[167]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_r_reg[0]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[45]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[46]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[47]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[48]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[49]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[50]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[51]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[52]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[53]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[54]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[55]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[56]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[57]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[58]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[59]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[60]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[61]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[62]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[63]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[64]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[65]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[66]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[67]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[68]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[69]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[70]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[71]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[72]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[73]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[74]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[75]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[76]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[77]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[78]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[79]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[80]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[81]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[82]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[83]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[84]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[85]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[86]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[87]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[88]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[89]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[90]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[91]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[92]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[93]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[94]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[95]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[96]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[97]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[98]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[99]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[100]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[101]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[102]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[103]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[104]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[105]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[106]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[107]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[108]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[109]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[110]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[111]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[112]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[113]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[114]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[115]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[116]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[117]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[118]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[119]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[120]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[121]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/valid_reg/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[1]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[0]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[24]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[25]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[26]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[27]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[28]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[29]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[30]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[31]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[32]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[33]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[34]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[35]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[36]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[37]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[38]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[39]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[40]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[41]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[42]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[43]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[44]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_8/shift_reg_i_reg[188]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_i_reg[23]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/shift_8/shift_reg_r_reg[172]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_r_reg[171]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_r_reg[170]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_r_reg[169]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_r_reg[168]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_i_reg[191]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_i_reg[190]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_i_reg[189]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_i_reg[187]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_i_reg[186]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_i_reg[185]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_i_reg[184]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_i_reg[183]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_i_reg[182]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_i_reg[181]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_i_reg[180]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_i_reg[179]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_i_reg[178]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_i_reg[177]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_i_reg[176]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_i_reg[173]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_i_reg[172]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_i_reg[171]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_i_reg[170]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_i_reg[169]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_8/shift_reg_i_reg[168]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/rom16/valid_reg/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/rom16/count_reg[3]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/rom16/count_reg[1]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/rom16/count_reg[4]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/rom16/count_reg[5]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/rom16/count_reg[2]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/rom16/count_reg[0]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_i_reg[335]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[334]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[333]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[332]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[331]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[328]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[327]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[326]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[325]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[324]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[323]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[322]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[321]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[320]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[311]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[310]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[309]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[308]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[329]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[306]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[137]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[136]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[135]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[134]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[133]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[132]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[129]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[128]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[119]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[118]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[130]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[344]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[356]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[355]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[354]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[350]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[349]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[348]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[347]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[346]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[345]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[358]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[357]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[352]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[351]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[16]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[113]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[112]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[111]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[110]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[109]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[305]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[304]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[303]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[302]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[301]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[300]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[299]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[298]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[297]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[296]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[287]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[286]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[285]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[282]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[106]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[105]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[104]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[95]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[94]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[283]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[107]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[259]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[258]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[257]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[256]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[255]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[254]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[253]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[252]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[251]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[250]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[249]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[248]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[239]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[236]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[235]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[234]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[233]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[232]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[231]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[230]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[229]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[228]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[227]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[142]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[141]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[140]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[139]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[138]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[117]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[116]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[115]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[114]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[307]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[284]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[177]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[260]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[237]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[57]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[56]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[47]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[46]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[45]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[44]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[43]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[42]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[41]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[38]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[281]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[280]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[279]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[278]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[277]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[276]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[275]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[274]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[273]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[272]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[263]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[262]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[226]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[225]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[224]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[213]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[212]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[211]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[210]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[209]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[208]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[207]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[206]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[205]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[204]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[203]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[202]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[201]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[190]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[189]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[188]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[187]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[186]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[185]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[184]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[183]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[182]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[181]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[180]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[179]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[178]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[167]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[166]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[165]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[164]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[163]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[162]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[161]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[160]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[159]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[158]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[157]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[156]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[155]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[152]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[143]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[93]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[92]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[91]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[90]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[89]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[88]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[87]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[86]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[83]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[82]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[81]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[80]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[71]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[70]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[69]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[68]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[67]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[66]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[65]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[64]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[63]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[60]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[59]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[58]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[57]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[56]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[47]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[46]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[45]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[44]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[43]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[42]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[41]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[40]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[37]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[36]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[35]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[34]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[33]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[348]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[349]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[335]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[334]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[333]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[332]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[330]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[261]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[238]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[215]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[200]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[154]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[131]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[108]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[85]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[62]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[39]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[214]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[191]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[176]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[153]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[84]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[61]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[38]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[37]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[36]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[35]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[34]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[33]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[32]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[15]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[14]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[13]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[12]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[11]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[10]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[9]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[8]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[359]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[15]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[351]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[353]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[352]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_r_reg[350]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[32]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[14]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[13]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[12]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[11]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[10]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[9]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[8]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/valid_reg/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/shift_16/shift_reg_i_reg[382]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_16/shift_reg_i_reg[381]/CK
                        Input Pin (DFFRHQX4MTR)
                                            0.0013806
    FFT/shift_16/shift_reg_r_reg[376]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/shift_16/shift_reg_r_reg[375]/CK
                        Input Pin (DFFRHQX1MTH)
                                            0.0012863
    FFT/shift_16/shift_reg_r_reg[374]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_16/shift_reg_i_reg[375]/CK
                        Input Pin (DFFRHQX4MTR)
                                            0.0013806
    FFT/shift_16/shift_reg_r_reg[373]/CK
                        Input Pin (DFFRQX4MTR)
                                            0.0006795
    FFT/shift_16/shift_reg_r_reg[331]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[308]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[285]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[262]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[239]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[224]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[201]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[178]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[155]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[132]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[109]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[86]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[63]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[40]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[17]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_i_reg[353]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_i_reg[330]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_i_reg[307]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_i_reg[284]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_i_reg[261]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_i_reg[238]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_i_reg[215]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_i_reg[200]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_i_reg[177]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_i_reg[154]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_i_reg[131]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_i_reg[108]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_i_reg[85]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_i_reg[62]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_i_reg[39]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_i_reg[16]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[378]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[372]/CK
                        Input Pin (DFFRHQX4MTR)
                                            0.0013806
    FFT/shift_16/shift_reg_i_reg[376]/CK
                        Input Pin (DFFRHQX4MTR)
                                            0.0013806
    FFT/shift_16/shift_reg_r_reg[377]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[354]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[355]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[356]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[357]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[358]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[359]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[379]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[380]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[381]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[382]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[383]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/shift_16/shift_reg_r_reg[371]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[370]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[369]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[368]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[347]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[346]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[345]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[344]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[329]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[328]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[327]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[326]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[325]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[324]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[323]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[322]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[321]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[320]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[311]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[310]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[309]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[306]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[305]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[304]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[303]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[302]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[301]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[300]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[299]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[298]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[297]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[296]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[287]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[286]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[283]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[282]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[281]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[280]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[279]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[278]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[277]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[276]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[275]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[274]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[273]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[272]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[263]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[260]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[259]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[258]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[257]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[256]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[255]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[254]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[253]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[252]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[251]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[250]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[249]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[248]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[237]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[236]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[235]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[234]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[233]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[232]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[231]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[230]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[229]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[228]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[227]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[226]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[225]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[214]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[213]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[212]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[211]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[210]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[209]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[208]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[207]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[206]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[205]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[204]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[203]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[202]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[191]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[190]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[189]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[188]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[187]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[186]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[185]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[184]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[183]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[182]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[181]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[180]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[179]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[176]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[167]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[166]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[165]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[164]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[163]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[162]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[161]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[160]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[159]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[158]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[157]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[156]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[153]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[152]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[143]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[142]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[141]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[140]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[139]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[138]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[137]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[136]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[135]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[134]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[133]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[130]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[129]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[128]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[119]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[118]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[117]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[116]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[115]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[114]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[113]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[112]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[111]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[110]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[107]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[106]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[105]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[104]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[95]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[94]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[93]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[92]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[91]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[90]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[89]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[88]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[87]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[84]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[83]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[82]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[81]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[80]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[71]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[70]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[69]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[68]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[67]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[66]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[65]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[64]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[61]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[60]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[59]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[58]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[23]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[22]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[21]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[20]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[19]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_r_reg[18]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_i_reg[383]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_i_reg[380]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_i_reg[379]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_i_reg[378]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_i_reg[377]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_i_reg[374]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_i_reg[373]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_i_reg[372]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_i_reg[371]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_i_reg[370]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_i_reg[369]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_i_reg[368]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_i_reg[23]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_i_reg[22]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_i_reg[21]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_i_reg[20]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_i_reg[19]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_i_reg[18]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/shift_16/shift_reg_i_reg[17]/CK
                        Input Pin (DFFRHQX8MTR)
                                            0.0024867
    FFT/dout_r_reg[2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/dout_r_reg[3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/dout_r_reg[4]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/dout_r_reg[5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/dout_r_reg[6]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/dout_r_reg[7]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/dout_r_reg[8]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/dout_r_reg[9]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/dout_r_reg[10]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/dout_r_reg[11]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/dout_r_reg[12]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/dout_r_reg[13]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/dout_r_reg[14]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/dout_r_reg[1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/dout_i_reg[9]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/dout_i_reg[8]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/dout_i_reg[7]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/dout_i_reg[6]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/dout_i_reg[5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/dout_i_reg[4]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/dout_i_reg[3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/dout_i_reg[2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/dout_i_reg[1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/dout_i_reg[0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/dout_i_reg[11]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/dout_i_reg[10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/assign_out_reg/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[14][2]/CK
                        Input Pin (DFFRX1MTH)
                                            0.00086735
    FFT/result_i_reg[15][2]/CK
                        Input Pin (DFFRX1MTH)
                                            0.00086735
    FFT/result_i_reg[14][1]/CK
                        Input Pin (DFFRX1MTH)
                                            0.00086735
    FFT/result_i_reg[15][1]/CK
                        Input Pin (DFFRX1MTH)
                                            0.00086735
    FFT/result_r_reg[14][4]/CK
                        Input Pin (DFFRX1MTH)
                                            0.00086735
    FFT/result_i_reg[23][5]/CK
                        Input Pin (DFFRX1MTH)
                                            0.00086735
    FFT/result_r_reg[15][4]/CK
                        Input Pin (DFFRX1MTH)
                                            0.00086735
    FFT/result_r_reg[14][3]/CK
                        Input Pin (DFFRX1MTH)
                                            0.00086735
    FFT/result_r_reg[15][3]/CK
                        Input Pin (DFFRX1MTH)
                                            0.00086735
    FFT/result_i_reg[30][2]/CK
                        Input Pin (DFFRX1MTH)
                                            0.00086735
    FFT/result_i_reg[31][2]/CK
                        Input Pin (DFFRX1MTH)
                                            0.00086735
    FFT/result_i_reg[30][1]/CK
                        Input Pin (DFFRX1MTH)
                                            0.00086735
    FFT/result_i_reg[31][1]/CK
                        Input Pin (DFFRX1MTH)
                                            0.00086735
    FFT/result_i_reg[30][5]/CK
                        Input Pin (DFFRX1MTH)
                                            0.00086735
    FFT/result_r_reg[30][4]/CK
                        Input Pin (DFFRX2MTH)
                                            0.0008664
    FFT/result_r_reg[31][4]/CK
                        Input Pin (DFFRX2MTH)
                                            0.0008664
    FFT/result_r_reg[30][3]/CK
                        Input Pin (DFFRX2MTH)
                                            0.0008664
    FFT/result_i_reg[14][7]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[13][7]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[17][7]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_i_reg[16][7]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_i_reg[15][7]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_i_reg[0][7]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[11][7]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[12][7]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[18][7]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[21][7]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[7][7]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_i_reg[5][7]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_i_reg[4][7]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_i_reg[3][7]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_i_reg[2][7]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_i_reg[27][7]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[8][7]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[9][7]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[14][11]/CK
                        Input Pin (DFFRHQX2MTH)
                                            0.00127395
    FFT/result_i_reg[13][11]/CK
                        Input Pin (DFFRHQX2MTH)
                                            0.00127395
    FFT/result_i_reg[10][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[10][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[11][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[11][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[12][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[13][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[13][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[14][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[14][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[14][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[15][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[15][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[15][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[16][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[16][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[16][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[17][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[17][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[26][11]/CK
                        Input Pin (DFFRHQX2MTH)
                                            0.00127395
    FFT/result_i_reg[25][11]/CK
                        Input Pin (DFFRHQX2MTH)
                                            0.00127395
    FFT/result_i_reg[23][11]/CK
                        Input Pin (DFFRHQX2MTH)
                                            0.00127395
    FFT/result_i_reg[24][11]/CK
                        Input Pin (DFFRHQX2MTH)
                                            0.00127395
    FFT/result_i_reg[21][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[21][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[22][7]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[22][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[22][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[23][7]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[23][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[23][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[25][7]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[25][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[26][7]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[18][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[18][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[18][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[19][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[19][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[19][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[20][7]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[20][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[20][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[20][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[24][7]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[24][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[24][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[3][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[3][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[12][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[3][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[11][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[9][10]/CK
                        Input Pin (DFFRHQX1MTH)
                                            0.0012863
    FFT/result_r_reg[10][12]/CK
                        Input Pin (DFFRHQX2MTH)
                                            0.00127395
    FFT/result_r_reg[9][12]/CK
                        Input Pin (DFFRHQX2MTH)
                                            0.00127395
    FFT/result_i_reg[28][11]/CK
                        Input Pin (DFFRHQX2MTH)
                                            0.00127395
    FFT/result_i_reg[7][11]/CK
                        Input Pin (DFFRHQX2MTH)
                                            0.00127395
    FFT/result_i_reg[8][11]/CK
                        Input Pin (DFFRHQX2MTH)
                                            0.00127395
    FFT/result_r_reg[10][8]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[10][7]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[10][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[10][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[10][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[0][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[1][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[1][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[2][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[2][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[3][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[3][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[4][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[4][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[5][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[5][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[6][7]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[6][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[6][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[7][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[27][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[7][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[7][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[8][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[8][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[9][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[9][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[9][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[11][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[11][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[11][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[12][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[12][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[13][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[13][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[13][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[14][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[14][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[15][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[15][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[26][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[27][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[27][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[27][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[28][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[28][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[28][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[9][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[26][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[7][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[8][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[12][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[13][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[14][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[27][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[28][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[30][11]/CK
                        Input Pin (DFFRHQX2MTH)
                                            0.00127395
    FFT/result_i_reg[29][11]/CK
                        Input Pin (DFFRHQX2MTH)
                                            0.00127395
    FFT/result_r_reg[4][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[4][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[5][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[5][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[5][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[6][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[6][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[6][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[7][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[15][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[16][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[16][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[16][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[17][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[17][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[17][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[18][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[18][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[28][7]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[28][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[28][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[28][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[29][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[29][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[29][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[30][7]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[30][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[30][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[31][7]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[31][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[31][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[31][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[0][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[0][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[0][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[1][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[1][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[1][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[2][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[2][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[2][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[3][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[6][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[4][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[5][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[15][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[16][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[17][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[18][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[1][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[2][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[9][9]/CK
                        Input Pin (DFFRHQX2MTH)
                                            0.00127395
    FFT/result_i_reg[10][11]/CK
                        Input Pin (DFFRHQX2MTH)
                                            0.00127395
    FFT/result_i_reg[9][10]/CK
                        Input Pin (DFFRHQX2MTH)
                                            0.00127395
    FFT/result_i_reg[9][11]/CK
                        Input Pin (DFFRHQX2MTH)
                                            0.00127395
    FFT/result_i_reg[27][11]/CK
                        Input Pin (DFFRHQX2MTH)
                                            0.00127395
    FFT/in_valid_reg_reg/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[9][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[9][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[26][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[26][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[27][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[27][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[21][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[21][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[21][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[22][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[22][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[23][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[23][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[23][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[25][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[25][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[25][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[26][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[26][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[29][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[29][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[31][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[31][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[31][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[8][3]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_i_reg[8][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[19][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[19][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[19][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[20][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[20][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[20][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[24][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[24][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[24][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[30][5]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[30][2]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[30][1]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[21][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[22][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[29][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[19][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[20][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[23][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[24][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[30][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/result_r_reg[31][0]/CK
                        Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/y_1_delay_reg[0]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/y_1_delay_reg[3]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/y_1_delay_reg[4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/y_1_delay_reg[1]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/y_1_delay_reg[2]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/r4_valid_reg/CK Input Pin (DFFRQX2MTH)
                                            0.0006745
    FFT/count_y_reg[2]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/count_y_reg[3]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/count_y_reg[4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/din_i_reg_reg[19]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/din_r_reg_reg[19]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/din_i_reg_reg[18]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/din_r_reg_reg[18]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/din_i_reg_reg[16]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/din_r_reg_reg[17]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/din_i_reg_reg[15]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/din_i_reg_reg[14]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/din_r_reg_reg[16]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/din_r_reg_reg[15]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/din_i_reg_reg[13]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/din_r_reg_reg[14]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/din_i_reg_reg[12]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/din_i_reg_reg[11]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/din_r_reg_reg[13]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/din_r_reg_reg[12]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/din_i_reg_reg[10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/din_r_reg_reg[11]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/din_i_reg_reg[9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/din_r_reg_reg[10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/din_i_reg_reg[8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/din_r_reg_reg[9]/CK
                        Input Pin (DFFRHQX1MTH)
                                            0.0012863
    FFT/din_r_reg_reg[8]/CK
                        Input Pin (DFFRHQX1MTH)
                                            0.0012863
    FFT/result_i_reg[19][7]/CK
                        Input Pin (DFFRHQX1MTH)
                                            0.0012863
    FFT/result_i_reg[1][7]/CK
                        Input Pin (DFFRHQX1MTH)
                                            0.0012863
    FFT/result_r_reg[6][4]/CK
                        Input Pin (DFFRX1MTH)
                                            0.00086735
    FFT/result_r_reg[21][4]/CK
                        Input Pin (DFFRX1MTH)
                                            0.00086735
    FFT/result_i_reg[4][2]/CK
                        Input Pin (DFFRX1MTH)
                                            0.00086735
    FFT/result_i_reg[19][2]/CK
                        Input Pin (DFFRX1MTH)
                                            0.00086735
    FFT/result_r_reg[1][3]/CK
                        Input Pin (DFFRX1MTH)
                                            0.00086735
    FFT/result_r_reg[16][3]/CK
                        Input Pin (DFFRX1MTH)
                                            0.00086735
    FFT/result_r_reg[31][3]/CK
                        Input Pin (DFFRX1MTH)
                                            0.00086735
    FFT/result_i_reg[13][1]/CK
                        Input Pin (DFFRX1MTH)
                                            0.00086735
    FFT/result_i_reg[28][1]/CK
                        Input Pin (DFFRX1MTH)
                                            0.00086735
    FFT/result_i_reg[22][5]/CK
                        Input Pin (DFFRX1MTH)
                                            0.00086735
    FFT/result_i_reg[26][4]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_i_reg[15][4]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_r_reg[19][6]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_r_reg[5][6]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_r_reg[29][6]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_r_reg[0][7]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_r_reg[16][7]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_i_reg[5][6]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_i_reg[22][6]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_r_reg[25][8]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_r_reg[12][8]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_r_reg[24][9]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_r_reg[13][9]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/dout_r_reg[0]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/dout_r_reg[15]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_i_reg[0][0]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_i_reg[7][3]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_i_reg[12][3]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_i_reg[17][5]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_i_reg[21][0]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_i_reg[25][0]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_i_reg[29][7]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_r_reg[0][0]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_r_reg[4][1]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_r_reg[8][2]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_r_reg[10][0]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_r_reg[14][1]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_r_reg[18][2]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_r_reg[22][5]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_r_reg[25][0]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_r_reg[29][1]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/count_y_reg[5]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/din_i_reg_reg[17]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_r_reg[16][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[17][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[1][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[2][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[23][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[4][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[0][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[22][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[9][13]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[10][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[10][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[9][11]/CK
                        Input Pin (DFFRX1MTR)
                                            0.0008829
    FFT/result_r_reg[4][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[0][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[3][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[19][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[11][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[12][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[24][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[15][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[16][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[17][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[8][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[31][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[18][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[7][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[2][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[6][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[1][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[5][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[23][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[29][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[14][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[27][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[26][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[12][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[20][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[28][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[13][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[25][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[30][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[28][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[13][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[14][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[27][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[29][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[21][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[22][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[22][9]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[26][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[26][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[11][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[24][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[7][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[8][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[31][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[29][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[28][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[27][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[21][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[20][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[19][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[18][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[17][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[16][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[15][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[14][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[13][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[6][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[5][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[4][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[3][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[2][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[1][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[0][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[11][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[22][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[26][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[25][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[24][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[23][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[8][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[7][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[10][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[30][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[12][10]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[10][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[17][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[0][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[4][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[5][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[1][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[3][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[31][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[18][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[16][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[15][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[6][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[2][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[0][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[4][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[20][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[19][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[5][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[1][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[3][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[31][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[18][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[16][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[15][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[6][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[2][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[20][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[19][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[26][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[25][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[23][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[8][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[7][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[11][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[29][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[28][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[27][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[14][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[26][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[25][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[24][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[23][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[8][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[7][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[21][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[11][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[10][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[29][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[28][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[27][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[14][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[13][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[21][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[10][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[22][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[22][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[30][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[12][9]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[30][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[12][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[17][9]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[21][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[9][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[10][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[22][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[30][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[12][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[10][5]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[17][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[4][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[5][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[1][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[3][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[31][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[18][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[15][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[6][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[2][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[20][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[19][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[26][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[25][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[24][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[23][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[8][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[7][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[11][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[29][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[28][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[27][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[14][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[13][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[21][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[9][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[22][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[30][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[12][7]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[17][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[4][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[1][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[0][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[3][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[31][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[18][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[16][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[15][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[6][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[2][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[20][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[19][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[26][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[25][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[24][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[23][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[8][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[7][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[11][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[29][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[28][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[13][6]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[17][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[0][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[4][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[5][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[1][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[3][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[31][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[18][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[16][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[6][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[2][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[20][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[19][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[25][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[24][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[23][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[8][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[7][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[11][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[29][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[28][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[27][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[14][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[13][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[21][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[9][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[10][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[22][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[30][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[12][4]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[17][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[0][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[4][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[1][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[3][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[31][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[18][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[16][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[15][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[6][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[2][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[20][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[26][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[25][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[24][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[23][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[8][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[7][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[11][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[28][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[27][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[14][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[0][4]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[1][4]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[2][4]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[3][4]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[4][4]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[5][4]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[7][4]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[8][4]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[9][4]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[10][4]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[11][4]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[12][4]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[13][4]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[16][4]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[17][4]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[18][4]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[19][4]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[20][4]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[22][4]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[23][4]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[24][4]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[25][4]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[26][4]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[27][4]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[28][4]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[29][4]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[0][2]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[1][2]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[2][2]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[3][2]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[5][2]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[6][2]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[7][2]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[8][2]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[9][2]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[10][2]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[11][2]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[12][2]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[13][2]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[16][2]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[17][2]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[18][2]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[20][2]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[21][2]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[22][2]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[23][2]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[24][2]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[25][2]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[26][2]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[27][2]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[28][2]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[29][2]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[9][9]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[0][3]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[2][3]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[3][3]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[4][3]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[5][3]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[6][3]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[7][3]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[8][3]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[9][3]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[10][3]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[11][3]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[12][3]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[13][3]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[17][3]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[18][3]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[19][3]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[20][3]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[21][3]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[22][3]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[23][3]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[24][3]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[25][3]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[26][3]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[27][3]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[28][3]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_r_reg[29][3]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[10][7]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[0][1]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[1][1]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[2][1]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[3][1]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[4][1]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[5][1]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[6][1]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[7][1]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[8][1]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[9][1]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[10][1]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[11][1]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[12][1]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[16][1]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[17][1]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[18][1]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[19][1]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[20][1]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[21][1]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[22][1]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[23][1]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[24][1]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[25][1]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[26][1]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[27][1]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[29][1]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[12][5]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[9][5]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[7][5]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[8][5]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[24][5]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[25][5]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[26][5]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[9][8]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[11][5]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[0][5]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[1][5]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[2][5]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[3][5]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[4][5]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[5][5]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[6][5]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/result_i_reg[13][5]/CK
                        Input Pin (DFFRX4MTH)
                                            0.0008702
    FFT/over_reg/CK     Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/count_y_reg[0]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/count_y_reg[1]/CK
                        Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/s5_count_reg/CK Input Pin (DFFRQX1MTH)
                                            0.0006783
    FFT/result_r_reg[21][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_i_reg[19][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[20][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[15][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[16][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[31][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[0][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[4][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[3][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[17][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[11][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[18][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[2][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[6][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[1][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[5][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[21][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[8][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[7][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[23][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[24][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[25][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[26][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[30][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[28][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[29][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[27][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[13][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[14][9]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[22][12]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[30][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[12][12]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[5][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[6][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[20][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[19][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[3][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[1][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[2][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[17][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[11][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[18][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[15][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[16][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[31][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[4][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[0][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[23][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[24][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[25][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[7][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[8][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[21][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[22][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[13][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[14][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[27][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[28][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[29][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[12][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[30][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[9][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[5][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[6][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[20][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[3][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[19][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[18][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[15][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[31][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[25][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[9][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[3][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[4][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[0][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[31][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[15][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[16][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[5][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[1][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[18][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[6][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[17][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[20][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[19][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[2][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[21][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[10][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[9][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[27][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[12][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[13][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[14][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[21][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_i_reg[30][6]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[23][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[24][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[25][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[26][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[7][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[8][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[13][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[14][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[27][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[28][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[29][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[11][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[30][12]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[10][14]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[12][15]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[30][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[19][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[20][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[21][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[22][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[23][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[24][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[26][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[30][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[31][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[0][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[1][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[2][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[3][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[4][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[5][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[6][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[7][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[8][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[9][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[11][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[13][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[14][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[15][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[16][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[17][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[18][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[27][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[28][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[29][8]/CK
                        Input Pin (DFFRQX4MTH)
                                            0.0006612
    FFT/result_r_reg[10][15]/CK
                        Input Pin (DFFRHQX8MTH)
                                            0.00250705
    FFT/result_r_reg[3][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[0][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[4][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[20][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[19][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[31][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[15][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[16][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[17][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[1][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[2][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[5][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[6][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[18][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[21][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[22][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[11][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[12][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[23][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[24][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[25][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[26][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[7][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[8][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[13][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[14][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[27][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[28][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_r_reg[29][13]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[10][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[30][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[28][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[29][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[7][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[8][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[23][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[24][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[25][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[26][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[27][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[13][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[14][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[11][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[12][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[22][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[21][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[17][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[18][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[1][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[2][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[5][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[6][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[15][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[16][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[31][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[0][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[3][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[4][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[19][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[20][10]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[11][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[12][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[22][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[21][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[17][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[18][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[1][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[2][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[5][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[6][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[15][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[16][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[31][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[0][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[3][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[4][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[19][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605
    FFT/result_i_reg[20][11]/CK
                        Input Pin (DFFRHQX4MTH)
                                            0.00138605

net 'o_DATA_IMAG[0]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     2

Connections for net 'o_DATA_IMAG[0]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad202/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_IMAG[0]      Output Port         0
    pad202/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_DATA_IMAG[1]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     2

Connections for net 'o_DATA_IMAG[1]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad201/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_IMAG[1]      Output Port         0
    pad201/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_DATA_IMAG[2]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     2

Connections for net 'o_DATA_IMAG[2]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad196/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_IMAG[2]      Output Port         0
    pad196/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_DATA_IMAG[3]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     2

Connections for net 'o_DATA_IMAG[3]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad195/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_IMAG[3]      Output Port         0
    pad195/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_DATA_IMAG[4]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     2

Connections for net 'o_DATA_IMAG[4]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad190/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_IMAG[4]      Output Port         0
    pad190/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_DATA_IMAG[5]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     2

Connections for net 'o_DATA_IMAG[5]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad189/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_IMAG[5]      Output Port         0
    pad189/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_DATA_IMAG[6]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     2

Connections for net 'o_DATA_IMAG[6]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad184/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_IMAG[6]      Output Port         0
    pad184/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_DATA_IMAG[7]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     2

Connections for net 'o_DATA_IMAG[7]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad183/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_IMAG[7]      Output Port         0
    pad183/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_DATA_IMAG[8]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     2

Connections for net 'o_DATA_IMAG[8]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad178/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_IMAG[8]      Output Port         0
    pad178/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_DATA_IMAG[9]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     2

Connections for net 'o_DATA_IMAG[9]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad177/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_IMAG[9]      Output Port         0
    pad177/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_DATA_IMAG[10]':
    dont_touch:         TRUE                
    pin capacitance:    min:6.3798    max:6.3798
    wire capacitance:   min:0    max:0
    total capacitance:  min:6.3798    max:6.3798
    wire resistance:    NA
    number of drivers:  3
    number of loads:    4
    number of pins:     4

Connections for net 'o_DATA_IMAG[10]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad172/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266
    pad166/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266
    pad160/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_IMAG[10]     Output Port         0
    pad172/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266
    pad166/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266
    pad160/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_DATA_IMAG[11]':
    dont_touch:         TRUE                
    pin capacitance:    min:6.3798    max:6.3798
    wire capacitance:   min:0    max:0
    total capacitance:  min:6.3798    max:6.3798
    wire resistance:    NA
    number of drivers:  3
    number of loads:    4
    number of pins:     4

Connections for net 'o_DATA_IMAG[11]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad171/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266
    pad165/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266
    pad159/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_IMAG[11]     Output Port         0
    pad171/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266
    pad165/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266
    pad159/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_DATA_REAL[0]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     2

Connections for net 'o_DATA_REAL[0]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad152/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_REAL[0]      Output Port         0
    pad152/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_DATA_REAL[1]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     2

Connections for net 'o_DATA_REAL[1]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad151/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_REAL[1]      Output Port         0
    pad151/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_DATA_REAL[2]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     2

Connections for net 'o_DATA_REAL[2]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad146/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_REAL[2]      Output Port         0
    pad146/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_DATA_REAL[3]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     2

Connections for net 'o_DATA_REAL[3]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad145/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_REAL[3]      Output Port         0
    pad145/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_DATA_REAL[4]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     2

Connections for net 'o_DATA_REAL[4]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad140/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_REAL[4]      Output Port         0
    pad140/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_DATA_REAL[5]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     2

Connections for net 'o_DATA_REAL[5]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad139/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_REAL[5]      Output Port         0
    pad139/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_DATA_REAL[6]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     2

Connections for net 'o_DATA_REAL[6]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad134/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_REAL[6]      Output Port         0
    pad134/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_DATA_REAL[7]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     2

Connections for net 'o_DATA_REAL[7]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad133/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_REAL[7]      Output Port         0
    pad133/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_DATA_REAL[8]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     2

Connections for net 'o_DATA_REAL[8]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad128/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_REAL[8]      Output Port         0
    pad128/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_DATA_REAL[9]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     2

Connections for net 'o_DATA_REAL[9]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad127/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_REAL[9]      Output Port         0
    pad127/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_DATA_REAL[10]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     2

Connections for net 'o_DATA_REAL[10]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad122/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_REAL[10]     Output Port         0
    pad122/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_DATA_REAL[11]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     2

Connections for net 'o_DATA_REAL[11]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad121/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_REAL[11]     Output Port         0
    pad121/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_DATA_REAL[12]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     2

Connections for net 'o_DATA_REAL[12]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad116/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_REAL[12]     Output Port         0
    pad116/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_DATA_REAL[13]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     2

Connections for net 'o_DATA_REAL[13]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad115/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_REAL[13]     Output Port         0
    pad115/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_DATA_REAL[14]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     2

Connections for net 'o_DATA_REAL[14]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad109/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_REAL[14]     Output Port         0
    pad109/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_DATA_REAL[15]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     2

Connections for net 'o_DATA_REAL[15]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad108/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_DATA_REAL[15]     Output Port         0
    pad108/PAD          Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'o_VALID':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1285    max:2.1285
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1285    max:2.1285
    wire resistance:    NA
    number of drivers:  1
    number of loads:    2
    number of pins:     2

Connections for net 'o_VALID':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    pad205/PAD          Inout Pin (pvhbcudtart)
                                            2.1285

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    o_VALID             Output Port         0
    pad205/PAD          Inout Pin (pvhbcudtart)
                                            2.1285

net 'i_DATA_IMAG[0]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  2
    number of loads:    1
    number of pins:     2

Connections for net 'i_DATA_IMAG[0]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    i_DATA_IMAG[0]      Input Port          0
    pad86/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad86/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'i_DATA_IMAG[1]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  2
    number of loads:    1
    number of pins:     2

Connections for net 'i_DATA_IMAG[1]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    i_DATA_IMAG[1]      Input Port          0
    pad85/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad85/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'i_DATA_IMAG[2]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  2
    number of loads:    1
    number of pins:     2

Connections for net 'i_DATA_IMAG[2]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    i_DATA_IMAG[2]      Input Port          0
    pad80/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad80/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'i_DATA_IMAG[3]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  2
    number of loads:    1
    number of pins:     2

Connections for net 'i_DATA_IMAG[3]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    i_DATA_IMAG[3]      Input Port          0
    pad79/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad79/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'i_DATA_IMAG[4]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  2
    number of loads:    1
    number of pins:     2

Connections for net 'i_DATA_IMAG[4]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    i_DATA_IMAG[4]      Input Port          0
    pad74/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad74/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'i_DATA_IMAG[5]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  2
    number of loads:    1
    number of pins:     2

Connections for net 'i_DATA_IMAG[5]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    i_DATA_IMAG[5]      Input Port          0
    pad73/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad73/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'i_DATA_IMAG[6]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  2
    number of loads:    1
    number of pins:     2

Connections for net 'i_DATA_IMAG[6]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    i_DATA_IMAG[6]      Input Port          0
    pad68/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad68/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'i_DATA_IMAG[7]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  2
    number of loads:    1
    number of pins:     2

Connections for net 'i_DATA_IMAG[7]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    i_DATA_IMAG[7]      Input Port          0
    pad67/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad67/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'i_DATA_IMAG[8]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  2
    number of loads:    1
    number of pins:     2

Connections for net 'i_DATA_IMAG[8]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    i_DATA_IMAG[8]      Input Port          0
    pad62/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad62/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'i_DATA_IMAG[9]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  2
    number of loads:    1
    number of pins:     2

Connections for net 'i_DATA_IMAG[9]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    i_DATA_IMAG[9]      Input Port          0
    pad61/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad61/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'i_DATA_IMAG[10]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  2
    number of loads:    1
    number of pins:     2

Connections for net 'i_DATA_IMAG[10]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    i_DATA_IMAG[10]     Input Port          0
    pad56/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad56/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'i_DATA_IMAG[11]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  2
    number of loads:    1
    number of pins:     2

Connections for net 'i_DATA_IMAG[11]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    i_DATA_IMAG[11]     Input Port          0
    pad55/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad55/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'i_DATA_REAL[0]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  2
    number of loads:    1
    number of pins:     2

Connections for net 'i_DATA_REAL[0]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    i_DATA_REAL[0]      Input Port          0
    pad48/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad48/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'i_DATA_REAL[1]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  2
    number of loads:    1
    number of pins:     2

Connections for net 'i_DATA_REAL[1]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    i_DATA_REAL[1]      Input Port          0
    pad47/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad47/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'i_DATA_REAL[2]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  2
    number of loads:    1
    number of pins:     2

Connections for net 'i_DATA_REAL[2]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    i_DATA_REAL[2]      Input Port          0
    pad42/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad42/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'i_DATA_REAL[3]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  2
    number of loads:    1
    number of pins:     2

Connections for net 'i_DATA_REAL[3]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    i_DATA_REAL[3]      Input Port          0
    pad41/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad41/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'i_DATA_REAL[4]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  2
    number of loads:    1
    number of pins:     2

Connections for net 'i_DATA_REAL[4]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    i_DATA_REAL[4]      Input Port          0
    pad36/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad36/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'i_DATA_REAL[5]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  2
    number of loads:    1
    number of pins:     2

Connections for net 'i_DATA_REAL[5]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    i_DATA_REAL[5]      Input Port          0
    pad35/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad35/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'i_DATA_REAL[6]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  2
    number of loads:    1
    number of pins:     2

Connections for net 'i_DATA_REAL[6]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    i_DATA_REAL[6]      Input Port          0
    pad29/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad29/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'i_DATA_REAL[7]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  2
    number of loads:    1
    number of pins:     2

Connections for net 'i_DATA_REAL[7]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    i_DATA_REAL[7]      Input Port          0
    pad28/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad28/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'i_DATA_REAL[8]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  2
    number of loads:    1
    number of pins:     2

Connections for net 'i_DATA_REAL[8]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    i_DATA_REAL[8]      Input Port          0
    pad23/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad23/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'i_DATA_REAL[9]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  2
    number of loads:    1
    number of pins:     2

Connections for net 'i_DATA_REAL[9]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    i_DATA_REAL[9]      Input Port          0
    pad22/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad22/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'i_DATA_REAL[10]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  2
    number of loads:    1
    number of pins:     2

Connections for net 'i_DATA_REAL[10]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    i_DATA_REAL[10]     Input Port          0
    pad17/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad17/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'i_DATA_REAL[11]':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1266    max:2.1266
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1266    max:2.1266
    wire resistance:    NA
    number of drivers:  2
    number of loads:    1
    number of pins:     2

Connections for net 'i_DATA_REAL[11]':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    i_DATA_REAL[11]     Input Port          0
    pad16/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad16/PAD           Inout Pin (pvhbcudtbrt)
                                            2.1266

net 'i_VALID':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1285    max:2.1285
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1285    max:2.1285
    wire resistance:    NA
    number of drivers:  2
    number of loads:    1
    number of pins:     2

Connections for net 'i_VALID':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    i_VALID             Input Port          0
    pad10/PAD           Inout Pin (pvhbcudtart)
                                            2.1285

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad10/PAD           Inout Pin (pvhbcudtart)
                                            2.1285

net 'i_RSTN':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1474    max:2.1474
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1474    max:2.1474
    wire resistance:    NA
    number of drivers:  2
    number of loads:    1
    number of pins:     2

Connections for net 'i_RSTN':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    i_RSTN              Input Port          0
    pad207/PAD          Inout Pin (pvhbsudtbrt)
                                            2.1474

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad207/PAD          Inout Pin (pvhbsudtbrt)
                                            2.1474

net 'i_CLK':
    dont_touch:         TRUE                
    pin capacitance:    min:2.1285    max:2.1285
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.1285    max:2.1285
    wire resistance:    NA
    number of drivers:  2
    number of loads:    1
    number of pins:     2

Connections for net 'i_CLK':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    i_CLK               Input Port          0
    pad3/PAD            Inout Pin (pvhbcudtart)
                                            2.1285

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad3/PAD            Inout Pin (pvhbcudtart)
                                            2.1285

net '*Logic0*':
    dont_touch:         FALSE               
    pin capacitance:    min:2.41215    max:2.41215
    wire capacitance:   min:0    max:0
    total capacitance:  min:2.41215    max:2.41215
    wire resistance:    NA
    number of drivers:  1
    number of loads:    321
    number of pins:     321

Connections for net '*Logic0*':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    U2/**logic_0**      Logic Zero          0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad207/CPU          Input Pin (pvhbsudtbrt)
                                            0.00716
    pad207/CPD          Input Pin (pvhbsudtbrt)
                                            0.00719
    pad207/CD0          Input Pin (pvhbsudtbrt)
                                            0.00729
    pad207/CD1          Input Pin (pvhbsudtbrt)
                                            0.00733
    pad207/CE           Input Pin (pvhbsudtbrt)
                                            0.00792
    pad207/A            Input Pin (pvhbsudtbrt)
                                            0.00742
    pad207/PI           Input Pin (pvhbsudtbrt)
                                            0.00835
    pad205/CI           Input Pin (pvhbcudtart)
                                            0.00728
    pad205/CPU          Input Pin (pvhbcudtart)
                                            0.00714
    pad205/CPD          Input Pin (pvhbcudtart)
                                            0.0072
    pad205/PI           Input Pin (pvhbcudtart)
                                            0.00835
    pad202/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad202/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad202/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad202/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad201/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad201/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad201/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad201/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad196/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad196/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad196/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad196/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad195/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad195/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad195/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad195/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad190/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad190/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad190/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad190/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad189/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad189/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad189/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad189/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad184/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad184/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad184/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad184/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad183/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad183/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad183/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad183/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad178/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad178/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad178/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad178/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad177/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad177/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad177/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad177/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad172/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad172/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad172/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad172/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad171/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad171/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad171/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad171/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad166/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad166/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad166/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad166/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad165/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad165/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad165/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad165/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad160/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad160/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad160/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad160/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad159/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad159/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad159/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad159/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad152/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad152/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad152/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad152/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad151/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad151/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad151/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad151/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad146/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad146/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad146/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad146/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad145/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad145/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad145/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad145/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad140/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad140/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad140/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad140/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad139/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad139/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad139/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad139/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad134/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad134/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad134/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad134/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad133/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad133/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad133/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad133/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad128/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad128/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad128/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad128/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad127/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad127/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad127/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad127/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad122/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad122/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad122/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad122/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad121/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad121/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad121/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad121/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad116/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad116/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad116/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad116/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad115/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad115/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad115/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad115/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad109/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad109/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad109/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad109/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad108/CI           Input Pin (pvhbcudtbrt)
                                            0.00728
    pad108/CPU          Input Pin (pvhbcudtbrt)
                                            0.00715
    pad108/CPD          Input Pin (pvhbcudtbrt)
                                            0.0072
    pad108/PI           Input Pin (pvhbcudtbrt)
                                            0.00835
    pad86/CPU           Input Pin (pvhbcudtbrt)
                                            0.00715
    pad86/CPD           Input Pin (pvhbcudtbrt)
                                            0.0072
    pad86/CD0           Input Pin (pvhbcudtbrt)
                                            0.00731
    pad86/CD1           Input Pin (pvhbcudtbrt)
                                            0.00733
    pad86/CE            Input Pin (pvhbcudtbrt)
                                            0.00792
    pad86/A             Input Pin (pvhbcudtbrt)
                                            0.00744
    pad86/PI            Input Pin (pvhbcudtbrt)
                                            0.00835
    pad85/CPU           Input Pin (pvhbcudtbrt)
                                            0.00715
    pad85/CPD           Input Pin (pvhbcudtbrt)
                                            0.0072
    pad85/CD0           Input Pin (pvhbcudtbrt)
                                            0.00731
    pad85/CD1           Input Pin (pvhbcudtbrt)
                                            0.00733
    pad85/CE            Input Pin (pvhbcudtbrt)
                                            0.00792
    pad85/A             Input Pin (pvhbcudtbrt)
                                            0.00744
    pad85/PI            Input Pin (pvhbcudtbrt)
                                            0.00835
    pad80/CPU           Input Pin (pvhbcudtbrt)
                                            0.00715
    pad80/CPD           Input Pin (pvhbcudtbrt)
                                            0.0072
    pad80/CD0           Input Pin (pvhbcudtbrt)
                                            0.00731
    pad80/CD1           Input Pin (pvhbcudtbrt)
                                            0.00733
    pad80/CE            Input Pin (pvhbcudtbrt)
                                            0.00792
    pad80/A             Input Pin (pvhbcudtbrt)
                                            0.00744
    pad80/PI            Input Pin (pvhbcudtbrt)
                                            0.00835
    pad79/CPU           Input Pin (pvhbcudtbrt)
                                            0.00715
    pad79/CPD           Input Pin (pvhbcudtbrt)
                                            0.0072
    pad79/CD0           Input Pin (pvhbcudtbrt)
                                            0.00731
    pad79/CD1           Input Pin (pvhbcudtbrt)
                                            0.00733
    pad79/CE            Input Pin (pvhbcudtbrt)
                                            0.00792
    pad79/A             Input Pin (pvhbcudtbrt)
                                            0.00744
    pad79/PI            Input Pin (pvhbcudtbrt)
                                            0.00835
    pad74/CPU           Input Pin (pvhbcudtbrt)
                                            0.00715
    pad74/CPD           Input Pin (pvhbcudtbrt)
                                            0.0072
    pad74/CD0           Input Pin (pvhbcudtbrt)
                                            0.00731
    pad74/CD1           Input Pin (pvhbcudtbrt)
                                            0.00733
    pad74/CE            Input Pin (pvhbcudtbrt)
                                            0.00792
    pad74/A             Input Pin (pvhbcudtbrt)
                                            0.00744
    pad74/PI            Input Pin (pvhbcudtbrt)
                                            0.00835
    pad73/CPU           Input Pin (pvhbcudtbrt)
                                            0.00715
    pad73/CPD           Input Pin (pvhbcudtbrt)
                                            0.0072
    pad73/CD0           Input Pin (pvhbcudtbrt)
                                            0.00731
    pad73/CD1           Input Pin (pvhbcudtbrt)
                                            0.00733
    pad73/CE            Input Pin (pvhbcudtbrt)
                                            0.00792
    pad73/A             Input Pin (pvhbcudtbrt)
                                            0.00744
    pad73/PI            Input Pin (pvhbcudtbrt)
                                            0.00835
    pad68/CPU           Input Pin (pvhbcudtbrt)
                                            0.00715
    pad68/CPD           Input Pin (pvhbcudtbrt)
                                            0.0072
    pad68/CD0           Input Pin (pvhbcudtbrt)
                                            0.00731
    pad68/CD1           Input Pin (pvhbcudtbrt)
                                            0.00733
    pad68/CE            Input Pin (pvhbcudtbrt)
                                            0.00792
    pad68/A             Input Pin (pvhbcudtbrt)
                                            0.00744
    pad68/PI            Input Pin (pvhbcudtbrt)
                                            0.00835
    pad67/CPU           Input Pin (pvhbcudtbrt)
                                            0.00715
    pad67/CPD           Input Pin (pvhbcudtbrt)
                                            0.0072
    pad67/CD0           Input Pin (pvhbcudtbrt)
                                            0.00731
    pad67/CD1           Input Pin (pvhbcudtbrt)
                                            0.00733
    pad67/CE            Input Pin (pvhbcudtbrt)
                                            0.00792
    pad67/A             Input Pin (pvhbcudtbrt)
                                            0.00744
    pad67/PI            Input Pin (pvhbcudtbrt)
                                            0.00835
    pad62/CPU           Input Pin (pvhbcudtbrt)
                                            0.00715
    pad62/CPD           Input Pin (pvhbcudtbrt)
                                            0.0072
    pad62/CD0           Input Pin (pvhbcudtbrt)
                                            0.00731
    pad62/CD1           Input Pin (pvhbcudtbrt)
                                            0.00733
    pad62/CE            Input Pin (pvhbcudtbrt)
                                            0.00792
    pad62/A             Input Pin (pvhbcudtbrt)
                                            0.00744
    pad62/PI            Input Pin (pvhbcudtbrt)
                                            0.00835
    pad61/CPU           Input Pin (pvhbcudtbrt)
                                            0.00715
    pad61/CPD           Input Pin (pvhbcudtbrt)
                                            0.0072
    pad61/CD0           Input Pin (pvhbcudtbrt)
                                            0.00731
    pad61/CD1           Input Pin (pvhbcudtbrt)
                                            0.00733
    pad61/CE            Input Pin (pvhbcudtbrt)
                                            0.00792
    pad61/A             Input Pin (pvhbcudtbrt)
                                            0.00744
    pad61/PI            Input Pin (pvhbcudtbrt)
                                            0.00835
    pad56/CPU           Input Pin (pvhbcudtbrt)
                                            0.00715
    pad56/CPD           Input Pin (pvhbcudtbrt)
                                            0.0072
    pad56/CD0           Input Pin (pvhbcudtbrt)
                                            0.00731
    pad56/CD1           Input Pin (pvhbcudtbrt)
                                            0.00733
    pad56/CE            Input Pin (pvhbcudtbrt)
                                            0.00792
    pad56/A             Input Pin (pvhbcudtbrt)
                                            0.00744
    pad56/PI            Input Pin (pvhbcudtbrt)
                                            0.00835
    pad55/CPU           Input Pin (pvhbcudtbrt)
                                            0.00715
    pad55/CPD           Input Pin (pvhbcudtbrt)
                                            0.0072
    pad55/CD0           Input Pin (pvhbcudtbrt)
                                            0.00731
    pad55/CD1           Input Pin (pvhbcudtbrt)
                                            0.00733
    pad55/CE            Input Pin (pvhbcudtbrt)
                                            0.00792
    pad55/A             Input Pin (pvhbcudtbrt)
                                            0.00744
    pad55/PI            Input Pin (pvhbcudtbrt)
                                            0.00835
    pad48/CPU           Input Pin (pvhbcudtbrt)
                                            0.00715
    pad48/CPD           Input Pin (pvhbcudtbrt)
                                            0.0072
    pad48/CD0           Input Pin (pvhbcudtbrt)
                                            0.00731
    pad48/CD1           Input Pin (pvhbcudtbrt)
                                            0.00733
    pad48/CE            Input Pin (pvhbcudtbrt)
                                            0.00792
    pad48/A             Input Pin (pvhbcudtbrt)
                                            0.00744
    pad48/PI            Input Pin (pvhbcudtbrt)
                                            0.00835
    pad47/CPU           Input Pin (pvhbcudtbrt)
                                            0.00715
    pad47/CPD           Input Pin (pvhbcudtbrt)
                                            0.0072
    pad47/CD0           Input Pin (pvhbcudtbrt)
                                            0.00731
    pad47/CD1           Input Pin (pvhbcudtbrt)
                                            0.00733
    pad47/CE            Input Pin (pvhbcudtbrt)
                                            0.00792
    pad47/A             Input Pin (pvhbcudtbrt)
                                            0.00744
    pad47/PI            Input Pin (pvhbcudtbrt)
                                            0.00835
    pad42/CPU           Input Pin (pvhbcudtbrt)
                                            0.00715
    pad42/CPD           Input Pin (pvhbcudtbrt)
                                            0.0072
    pad42/CD0           Input Pin (pvhbcudtbrt)
                                            0.00731
    pad42/CD1           Input Pin (pvhbcudtbrt)
                                            0.00733
    pad42/CE            Input Pin (pvhbcudtbrt)
                                            0.00792
    pad42/A             Input Pin (pvhbcudtbrt)
                                            0.00744
    pad42/PI            Input Pin (pvhbcudtbrt)
                                            0.00835
    pad41/CPU           Input Pin (pvhbcudtbrt)
                                            0.00715
    pad41/CPD           Input Pin (pvhbcudtbrt)
                                            0.0072
    pad41/CD0           Input Pin (pvhbcudtbrt)
                                            0.00731
    pad41/CD1           Input Pin (pvhbcudtbrt)
                                            0.00733
    pad41/CE            Input Pin (pvhbcudtbrt)
                                            0.00792
    pad41/A             Input Pin (pvhbcudtbrt)
                                            0.00744
    pad41/PI            Input Pin (pvhbcudtbrt)
                                            0.00835
    pad36/CPU           Input Pin (pvhbcudtbrt)
                                            0.00715
    pad36/CPD           Input Pin (pvhbcudtbrt)
                                            0.0072
    pad36/CD0           Input Pin (pvhbcudtbrt)
                                            0.00731
    pad36/CD1           Input Pin (pvhbcudtbrt)
                                            0.00733
    pad36/CE            Input Pin (pvhbcudtbrt)
                                            0.00792
    pad36/A             Input Pin (pvhbcudtbrt)
                                            0.00744
    pad36/PI            Input Pin (pvhbcudtbrt)
                                            0.00835
    pad35/CPU           Input Pin (pvhbcudtbrt)
                                            0.00715
    pad35/CPD           Input Pin (pvhbcudtbrt)
                                            0.0072
    pad35/CD0           Input Pin (pvhbcudtbrt)
                                            0.00731
    pad35/CD1           Input Pin (pvhbcudtbrt)
                                            0.00733
    pad35/CE            Input Pin (pvhbcudtbrt)
                                            0.00792
    pad35/A             Input Pin (pvhbcudtbrt)
                                            0.00744
    pad35/PI            Input Pin (pvhbcudtbrt)
                                            0.00835
    pad29/CPU           Input Pin (pvhbcudtbrt)
                                            0.00715
    pad29/CPD           Input Pin (pvhbcudtbrt)
                                            0.0072
    pad29/CD0           Input Pin (pvhbcudtbrt)
                                            0.00731
    pad29/CD1           Input Pin (pvhbcudtbrt)
                                            0.00733
    pad29/CE            Input Pin (pvhbcudtbrt)
                                            0.00792
    pad29/A             Input Pin (pvhbcudtbrt)
                                            0.00744
    pad29/PI            Input Pin (pvhbcudtbrt)
                                            0.00835
    pad28/CPU           Input Pin (pvhbcudtbrt)
                                            0.00715
    pad28/CPD           Input Pin (pvhbcudtbrt)
                                            0.0072
    pad28/CD0           Input Pin (pvhbcudtbrt)
                                            0.00731
    pad28/CD1           Input Pin (pvhbcudtbrt)
                                            0.00733
    pad28/CE            Input Pin (pvhbcudtbrt)
                                            0.00792
    pad28/A             Input Pin (pvhbcudtbrt)
                                            0.00744
    pad28/PI            Input Pin (pvhbcudtbrt)
                                            0.00835
    pad23/CPU           Input Pin (pvhbcudtbrt)
                                            0.00715
    pad23/CPD           Input Pin (pvhbcudtbrt)
                                            0.0072
    pad23/CD0           Input Pin (pvhbcudtbrt)
                                            0.00731
    pad23/CD1           Input Pin (pvhbcudtbrt)
                                            0.00733
    pad23/CE            Input Pin (pvhbcudtbrt)
                                            0.00792
    pad23/A             Input Pin (pvhbcudtbrt)
                                            0.00744
    pad23/PI            Input Pin (pvhbcudtbrt)
                                            0.00835
    pad22/CPU           Input Pin (pvhbcudtbrt)
                                            0.00715
    pad22/CPD           Input Pin (pvhbcudtbrt)
                                            0.0072
    pad22/CD0           Input Pin (pvhbcudtbrt)
                                            0.00731
    pad22/CD1           Input Pin (pvhbcudtbrt)
                                            0.00733
    pad22/CE            Input Pin (pvhbcudtbrt)
                                            0.00792
    pad22/A             Input Pin (pvhbcudtbrt)
                                            0.00744
    pad22/PI            Input Pin (pvhbcudtbrt)
                                            0.00835
    pad17/CPU           Input Pin (pvhbcudtbrt)
                                            0.00715
    pad17/CPD           Input Pin (pvhbcudtbrt)
                                            0.0072
    pad17/CD0           Input Pin (pvhbcudtbrt)
                                            0.00731
    pad17/CD1           Input Pin (pvhbcudtbrt)
                                            0.00733
    pad17/CE            Input Pin (pvhbcudtbrt)
                                            0.00792
    pad17/A             Input Pin (pvhbcudtbrt)
                                            0.00744
    pad17/PI            Input Pin (pvhbcudtbrt)
                                            0.00835
    pad16/CPU           Input Pin (pvhbcudtbrt)
                                            0.00715
    pad16/CPD           Input Pin (pvhbcudtbrt)
                                            0.0072
    pad16/CD0           Input Pin (pvhbcudtbrt)
                                            0.00731
    pad16/CD1           Input Pin (pvhbcudtbrt)
                                            0.00733
    pad16/CE            Input Pin (pvhbcudtbrt)
                                            0.00792
    pad16/A             Input Pin (pvhbcudtbrt)
                                            0.00744
    pad16/PI            Input Pin (pvhbcudtbrt)
                                            0.00835
    pad10/CPU           Input Pin (pvhbcudtart)
                                            0.00714
    pad10/CPD           Input Pin (pvhbcudtart)
                                            0.0072
    pad10/CD0           Input Pin (pvhbcudtart)
                                            0.0073
    pad10/CD1           Input Pin (pvhbcudtart)
                                            0.00734
    pad10/CE            Input Pin (pvhbcudtart)
                                            0.00791
    pad10/A             Input Pin (pvhbcudtart)
                                            0.00744
    pad10/PI            Input Pin (pvhbcudtart)
                                            0.00835
    pad3/CPU            Input Pin (pvhbcudtart)
                                            0.00714
    pad3/CPD            Input Pin (pvhbcudtart)
                                            0.0072
    pad3/CD0            Input Pin (pvhbcudtart)
                                            0.0073
    pad3/CD1            Input Pin (pvhbcudtart)
                                            0.00734
    pad3/CE             Input Pin (pvhbcudtart)
                                            0.00791
    pad3/A              Input Pin (pvhbcudtart)
                                            0.00744
    pad3/PI             Input Pin (pvhbcudtart)
                                            0.00835

net '*Logic1*':
    dont_touch:         FALSE               
    pin capacitance:    min:0.94102    max:0.94102
    wire capacitance:   min:0    max:0
    total capacitance:  min:0.94102    max:0.94102
    wire resistance:    NA
    number of drivers:  1
    number of loads:    126
    number of pins:     126

Connections for net '*Logic1*':

    Driver Pins         Type                Pin Cap
    ------------        ----------------    --------
    U1/**logic_1**      Logic One           0

    Load Pins           Type                Pin Cap
    ------------        ----------------    --------
    pad207/CI           Input Pin (pvhbsudtbrt)
                                            0.00727
    pad205/CD0          Input Pin (pvhbcudtart)
                                            0.0073
    pad205/CD1          Input Pin (pvhbcudtart)
                                            0.00734
    pad205/CE           Input Pin (pvhbcudtart)
                                            0.00791
    pad202/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad202/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad202/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad201/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad201/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad201/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad196/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad196/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad196/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad195/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad195/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad195/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad190/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad190/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad190/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad189/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad189/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad189/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad184/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad184/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad184/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad183/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad183/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad183/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad178/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad178/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad178/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad177/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad177/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad177/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad172/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad172/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad172/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad171/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad171/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad171/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad166/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad166/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad166/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad165/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad165/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad165/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad160/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad160/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad160/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad159/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad159/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad159/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad152/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad152/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad152/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad151/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad151/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad151/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad146/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad146/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad146/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad145/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad145/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad145/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad140/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad140/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad140/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad139/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad139/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad139/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad134/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad134/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad134/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad133/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad133/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad133/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad128/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad128/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad128/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad127/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad127/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad127/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad122/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad122/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad122/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad121/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad121/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad121/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad116/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad116/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad116/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad115/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad115/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad115/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad109/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad109/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad109/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad108/CD0          Input Pin (pvhbcudtbrt)
                                            0.00731
    pad108/CD1          Input Pin (pvhbcudtbrt)
                                            0.00733
    pad108/CE           Input Pin (pvhbcudtbrt)
                                            0.00792
    pad86/CI            Input Pin (pvhbcudtbrt)
                                            0.00728
    pad85/CI            Input Pin (pvhbcudtbrt)
                                            0.00728
    pad80/CI            Input Pin (pvhbcudtbrt)
                                            0.00728
    pad79/CI            Input Pin (pvhbcudtbrt)
                                            0.00728
    pad74/CI            Input Pin (pvhbcudtbrt)
                                            0.00728
    pad73/CI            Input Pin (pvhbcudtbrt)
                                            0.00728
    pad68/CI            Input Pin (pvhbcudtbrt)
                                            0.00728
    pad67/CI            Input Pin (pvhbcudtbrt)
                                            0.00728
    pad62/CI            Input Pin (pvhbcudtbrt)
                                            0.00728
    pad61/CI            Input Pin (pvhbcudtbrt)
                                            0.00728
    pad56/CI            Input Pin (pvhbcudtbrt)
                                            0.00728
    pad55/CI            Input Pin (pvhbcudtbrt)
                                            0.00728
    pad48/CI            Input Pin (pvhbcudtbrt)
                                            0.00728
    pad47/CI            Input Pin (pvhbcudtbrt)
                                            0.00728
    pad42/CI            Input Pin (pvhbcudtbrt)
                                            0.00728
    pad41/CI            Input Pin (pvhbcudtbrt)
                                            0.00728
    pad36/CI            Input Pin (pvhbcudtbrt)
                                            0.00728
    pad35/CI            Input Pin (pvhbcudtbrt)
                                            0.00728
    pad29/CI            Input Pin (pvhbcudtbrt)
                                            0.00728
    pad28/CI            Input Pin (pvhbcudtbrt)
                                            0.00728
    pad23/CI            Input Pin (pvhbcudtbrt)
                                            0.00728
    pad22/CI            Input Pin (pvhbcudtbrt)
                                            0.00728
    pad17/CI            Input Pin (pvhbcudtbrt)
                                            0.00728
    pad16/CI            Input Pin (pvhbcudtbrt)
                                            0.00728
    pad10/CI            Input Pin (pvhbcudtart)
                                            0.00728
    pad3/CI             Input Pin (pvhbcudtart)
                                            0.00728
1
