// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::ap_const_logic_0 = sc_dt::Log_0;
const bool reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::ap_const_boolean_1 = true;
const bool reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::ap_const_boolean_0 = false;

reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_state1_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter2);

    SC_METHOD(thread_ap_return);
    sensitive << ( select_ln86_14_fu_318_p3 );
    sensitive << ( ap_ce_reg );
    sensitive << ( ap_return_int_reg );

    SC_METHOD(thread_icmp_ln1496_10_fu_232_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_ce_reg );
    sensitive << ( x_12_V_read_int_reg );
    sensitive << ( x_13_V_read_int_reg );

    SC_METHOD(thread_icmp_ln1496_11_fu_246_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_ce_reg );
    sensitive << ( x_14_V_read_int_reg );
    sensitive << ( x_15_V_read_int_reg );

    SC_METHOD(thread_icmp_ln1496_12_fu_260_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( select_ln86_10_fu_238_p3 );
    sensitive << ( select_ln86_11_fu_252_p3 );
    sensitive << ( ap_ce_reg );

    SC_METHOD(thread_icmp_ln1496_13_fu_300_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( select_ln86_9_fu_290_p3 );
    sensitive << ( select_ln86_12_fu_295_p3 );
    sensitive << ( ap_ce_reg );

    SC_METHOD(thread_icmp_ln1496_14_fu_314_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( select_ln86_6_reg_384 );
    sensitive << ( select_ln86_13_reg_390 );
    sensitive << ( ap_ce_reg );

    SC_METHOD(thread_icmp_ln1496_1_fu_144_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_ce_reg );
    sensitive << ( x_2_V_read_int_reg );
    sensitive << ( x_3_V_read_int_reg );

    SC_METHOD(thread_icmp_ln1496_2_fu_158_p2);
    sensitive << ( select_ln86_fu_136_p3 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( select_ln86_1_fu_150_p3 );
    sensitive << ( ap_ce_reg );

    SC_METHOD(thread_icmp_ln1496_3_fu_164_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_ce_reg );
    sensitive << ( x_4_V_read_int_reg );
    sensitive << ( x_5_V_read_int_reg );

    SC_METHOD(thread_icmp_ln1496_4_fu_178_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_ce_reg );
    sensitive << ( x_6_V_read_int_reg );
    sensitive << ( x_7_V_read_int_reg );

    SC_METHOD(thread_icmp_ln1496_5_fu_192_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( select_ln86_3_fu_170_p3 );
    sensitive << ( select_ln86_4_fu_184_p3 );
    sensitive << ( ap_ce_reg );

    SC_METHOD(thread_icmp_ln1496_6_fu_276_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( select_ln86_2_fu_266_p3 );
    sensitive << ( select_ln86_5_fu_271_p3 );
    sensitive << ( ap_ce_reg );

    SC_METHOD(thread_icmp_ln1496_7_fu_198_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_ce_reg );
    sensitive << ( x_8_V_read_int_reg );
    sensitive << ( x_9_V_read_int_reg );

    SC_METHOD(thread_icmp_ln1496_8_fu_212_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_ce_reg );
    sensitive << ( x_10_V_read_int_reg );
    sensitive << ( x_11_V_read_int_reg );

    SC_METHOD(thread_icmp_ln1496_9_fu_226_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( select_ln86_7_fu_204_p3 );
    sensitive << ( select_ln86_8_fu_218_p3 );
    sensitive << ( ap_ce_reg );

    SC_METHOD(thread_icmp_ln1496_fu_130_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_ce_reg );
    sensitive << ( x_0_V_read_int_reg );
    sensitive << ( x_1_V_read_int_reg );

    SC_METHOD(thread_select_ln86_10_fu_238_p3);
    sensitive << ( icmp_ln1496_10_fu_232_p2 );
    sensitive << ( x_12_V_read_int_reg );
    sensitive << ( x_13_V_read_int_reg );

    SC_METHOD(thread_select_ln86_11_fu_252_p3);
    sensitive << ( icmp_ln1496_11_fu_246_p2 );
    sensitive << ( x_14_V_read_int_reg );
    sensitive << ( x_15_V_read_int_reg );

    SC_METHOD(thread_select_ln86_12_fu_295_p3);
    sensitive << ( select_ln86_10_reg_369 );
    sensitive << ( select_ln86_11_reg_374 );
    sensitive << ( icmp_ln1496_12_reg_379 );

    SC_METHOD(thread_select_ln86_13_fu_306_p3);
    sensitive << ( select_ln86_9_fu_290_p3 );
    sensitive << ( select_ln86_12_fu_295_p3 );
    sensitive << ( icmp_ln1496_13_fu_300_p2 );

    SC_METHOD(thread_select_ln86_14_fu_318_p3);
    sensitive << ( select_ln86_6_reg_384 );
    sensitive << ( select_ln86_13_reg_390 );
    sensitive << ( icmp_ln1496_14_fu_314_p2 );

    SC_METHOD(thread_select_ln86_1_fu_150_p3);
    sensitive << ( icmp_ln1496_1_fu_144_p2 );
    sensitive << ( x_2_V_read_int_reg );
    sensitive << ( x_3_V_read_int_reg );

    SC_METHOD(thread_select_ln86_2_fu_266_p3);
    sensitive << ( select_ln86_reg_324 );
    sensitive << ( select_ln86_1_reg_329 );
    sensitive << ( icmp_ln1496_2_reg_334 );

    SC_METHOD(thread_select_ln86_3_fu_170_p3);
    sensitive << ( icmp_ln1496_3_fu_164_p2 );
    sensitive << ( x_4_V_read_int_reg );
    sensitive << ( x_5_V_read_int_reg );

    SC_METHOD(thread_select_ln86_4_fu_184_p3);
    sensitive << ( icmp_ln1496_4_fu_178_p2 );
    sensitive << ( x_6_V_read_int_reg );
    sensitive << ( x_7_V_read_int_reg );

    SC_METHOD(thread_select_ln86_5_fu_271_p3);
    sensitive << ( select_ln86_3_reg_339 );
    sensitive << ( select_ln86_4_reg_344 );
    sensitive << ( icmp_ln1496_5_reg_349 );

    SC_METHOD(thread_select_ln86_6_fu_282_p3);
    sensitive << ( select_ln86_2_fu_266_p3 );
    sensitive << ( select_ln86_5_fu_271_p3 );
    sensitive << ( icmp_ln1496_6_fu_276_p2 );

    SC_METHOD(thread_select_ln86_7_fu_204_p3);
    sensitive << ( icmp_ln1496_7_fu_198_p2 );
    sensitive << ( x_8_V_read_int_reg );
    sensitive << ( x_9_V_read_int_reg );

    SC_METHOD(thread_select_ln86_8_fu_218_p3);
    sensitive << ( icmp_ln1496_8_fu_212_p2 );
    sensitive << ( x_10_V_read_int_reg );
    sensitive << ( x_11_V_read_int_reg );

    SC_METHOD(thread_select_ln86_9_fu_290_p3);
    sensitive << ( select_ln86_7_reg_354 );
    sensitive << ( select_ln86_8_reg_359 );
    sensitive << ( icmp_ln1496_9_reg_364 );

    SC_METHOD(thread_select_ln86_fu_136_p3);
    sensitive << ( icmp_ln1496_fu_130_p2 );
    sensitive << ( x_0_V_read_int_reg );
    sensitive << ( x_1_V_read_int_reg );

    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, x_0_V_read, "(port)x_0_V_read");
    sc_trace(mVcdFile, x_1_V_read, "(port)x_1_V_read");
    sc_trace(mVcdFile, x_2_V_read, "(port)x_2_V_read");
    sc_trace(mVcdFile, x_3_V_read, "(port)x_3_V_read");
    sc_trace(mVcdFile, x_4_V_read, "(port)x_4_V_read");
    sc_trace(mVcdFile, x_5_V_read, "(port)x_5_V_read");
    sc_trace(mVcdFile, x_6_V_read, "(port)x_6_V_read");
    sc_trace(mVcdFile, x_7_V_read, "(port)x_7_V_read");
    sc_trace(mVcdFile, x_8_V_read, "(port)x_8_V_read");
    sc_trace(mVcdFile, x_9_V_read, "(port)x_9_V_read");
    sc_trace(mVcdFile, x_10_V_read, "(port)x_10_V_read");
    sc_trace(mVcdFile, x_11_V_read, "(port)x_11_V_read");
    sc_trace(mVcdFile, x_12_V_read, "(port)x_12_V_read");
    sc_trace(mVcdFile, x_13_V_read, "(port)x_13_V_read");
    sc_trace(mVcdFile, x_14_V_read, "(port)x_14_V_read");
    sc_trace(mVcdFile, x_15_V_read, "(port)x_15_V_read");
    sc_trace(mVcdFile, ap_return, "(port)ap_return");
    sc_trace(mVcdFile, ap_ce, "(port)ap_ce");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, select_ln86_fu_136_p3, "select_ln86_fu_136_p3");
    sc_trace(mVcdFile, select_ln86_reg_324, "select_ln86_reg_324");
    sc_trace(mVcdFile, ap_block_state1_pp0_stage0_iter0, "ap_block_state1_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter1, "ap_block_state2_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter2, "ap_block_state3_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, select_ln86_1_fu_150_p3, "select_ln86_1_fu_150_p3");
    sc_trace(mVcdFile, select_ln86_1_reg_329, "select_ln86_1_reg_329");
    sc_trace(mVcdFile, icmp_ln1496_2_fu_158_p2, "icmp_ln1496_2_fu_158_p2");
    sc_trace(mVcdFile, icmp_ln1496_2_reg_334, "icmp_ln1496_2_reg_334");
    sc_trace(mVcdFile, select_ln86_3_fu_170_p3, "select_ln86_3_fu_170_p3");
    sc_trace(mVcdFile, select_ln86_3_reg_339, "select_ln86_3_reg_339");
    sc_trace(mVcdFile, select_ln86_4_fu_184_p3, "select_ln86_4_fu_184_p3");
    sc_trace(mVcdFile, select_ln86_4_reg_344, "select_ln86_4_reg_344");
    sc_trace(mVcdFile, icmp_ln1496_5_fu_192_p2, "icmp_ln1496_5_fu_192_p2");
    sc_trace(mVcdFile, icmp_ln1496_5_reg_349, "icmp_ln1496_5_reg_349");
    sc_trace(mVcdFile, select_ln86_7_fu_204_p3, "select_ln86_7_fu_204_p3");
    sc_trace(mVcdFile, select_ln86_7_reg_354, "select_ln86_7_reg_354");
    sc_trace(mVcdFile, select_ln86_8_fu_218_p3, "select_ln86_8_fu_218_p3");
    sc_trace(mVcdFile, select_ln86_8_reg_359, "select_ln86_8_reg_359");
    sc_trace(mVcdFile, icmp_ln1496_9_fu_226_p2, "icmp_ln1496_9_fu_226_p2");
    sc_trace(mVcdFile, icmp_ln1496_9_reg_364, "icmp_ln1496_9_reg_364");
    sc_trace(mVcdFile, select_ln86_10_fu_238_p3, "select_ln86_10_fu_238_p3");
    sc_trace(mVcdFile, select_ln86_10_reg_369, "select_ln86_10_reg_369");
    sc_trace(mVcdFile, select_ln86_11_fu_252_p3, "select_ln86_11_fu_252_p3");
    sc_trace(mVcdFile, select_ln86_11_reg_374, "select_ln86_11_reg_374");
    sc_trace(mVcdFile, icmp_ln1496_12_fu_260_p2, "icmp_ln1496_12_fu_260_p2");
    sc_trace(mVcdFile, icmp_ln1496_12_reg_379, "icmp_ln1496_12_reg_379");
    sc_trace(mVcdFile, select_ln86_6_fu_282_p3, "select_ln86_6_fu_282_p3");
    sc_trace(mVcdFile, select_ln86_6_reg_384, "select_ln86_6_reg_384");
    sc_trace(mVcdFile, select_ln86_13_fu_306_p3, "select_ln86_13_fu_306_p3");
    sc_trace(mVcdFile, select_ln86_13_reg_390, "select_ln86_13_reg_390");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, icmp_ln1496_fu_130_p2, "icmp_ln1496_fu_130_p2");
    sc_trace(mVcdFile, icmp_ln1496_1_fu_144_p2, "icmp_ln1496_1_fu_144_p2");
    sc_trace(mVcdFile, icmp_ln1496_3_fu_164_p2, "icmp_ln1496_3_fu_164_p2");
    sc_trace(mVcdFile, icmp_ln1496_4_fu_178_p2, "icmp_ln1496_4_fu_178_p2");
    sc_trace(mVcdFile, icmp_ln1496_7_fu_198_p2, "icmp_ln1496_7_fu_198_p2");
    sc_trace(mVcdFile, icmp_ln1496_8_fu_212_p2, "icmp_ln1496_8_fu_212_p2");
    sc_trace(mVcdFile, icmp_ln1496_10_fu_232_p2, "icmp_ln1496_10_fu_232_p2");
    sc_trace(mVcdFile, icmp_ln1496_11_fu_246_p2, "icmp_ln1496_11_fu_246_p2");
    sc_trace(mVcdFile, select_ln86_2_fu_266_p3, "select_ln86_2_fu_266_p3");
    sc_trace(mVcdFile, select_ln86_5_fu_271_p3, "select_ln86_5_fu_271_p3");
    sc_trace(mVcdFile, icmp_ln1496_6_fu_276_p2, "icmp_ln1496_6_fu_276_p2");
    sc_trace(mVcdFile, select_ln86_9_fu_290_p3, "select_ln86_9_fu_290_p3");
    sc_trace(mVcdFile, select_ln86_12_fu_295_p3, "select_ln86_12_fu_295_p3");
    sc_trace(mVcdFile, icmp_ln1496_13_fu_300_p2, "icmp_ln1496_13_fu_300_p2");
    sc_trace(mVcdFile, icmp_ln1496_14_fu_314_p2, "icmp_ln1496_14_fu_314_p2");
    sc_trace(mVcdFile, select_ln86_14_fu_318_p3, "select_ln86_14_fu_318_p3");
    sc_trace(mVcdFile, ap_ce_reg, "ap_ce_reg");
    sc_trace(mVcdFile, x_0_V_read_int_reg, "x_0_V_read_int_reg");
    sc_trace(mVcdFile, x_1_V_read_int_reg, "x_1_V_read_int_reg");
    sc_trace(mVcdFile, x_2_V_read_int_reg, "x_2_V_read_int_reg");
    sc_trace(mVcdFile, x_3_V_read_int_reg, "x_3_V_read_int_reg");
    sc_trace(mVcdFile, x_4_V_read_int_reg, "x_4_V_read_int_reg");
    sc_trace(mVcdFile, x_5_V_read_int_reg, "x_5_V_read_int_reg");
    sc_trace(mVcdFile, x_6_V_read_int_reg, "x_6_V_read_int_reg");
    sc_trace(mVcdFile, x_7_V_read_int_reg, "x_7_V_read_int_reg");
    sc_trace(mVcdFile, x_8_V_read_int_reg, "x_8_V_read_int_reg");
    sc_trace(mVcdFile, x_9_V_read_int_reg, "x_9_V_read_int_reg");
    sc_trace(mVcdFile, x_10_V_read_int_reg, "x_10_V_read_int_reg");
    sc_trace(mVcdFile, x_11_V_read_int_reg, "x_11_V_read_int_reg");
    sc_trace(mVcdFile, x_12_V_read_int_reg, "x_12_V_read_int_reg");
    sc_trace(mVcdFile, x_13_V_read_int_reg, "x_13_V_read_int_reg");
    sc_trace(mVcdFile, x_14_V_read_int_reg, "x_14_V_read_int_reg");
    sc_trace(mVcdFile, x_15_V_read_int_reg, "x_15_V_read_int_reg");
    sc_trace(mVcdFile, ap_return_int_reg, "ap_return_int_reg");
#endif

    }
}

reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::~reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_ap_clk_no_reset_() {
    ap_ce_reg = ap_ce.read();
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_ce_reg.read())) {
        ap_return_int_reg = select_ln86_14_fu_318_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_ce_reg.read(), ap_const_logic_1))) {
        icmp_ln1496_12_reg_379 = icmp_ln1496_12_fu_260_p2.read();
        icmp_ln1496_2_reg_334 = icmp_ln1496_2_fu_158_p2.read();
        icmp_ln1496_5_reg_349 = icmp_ln1496_5_fu_192_p2.read();
        icmp_ln1496_9_reg_364 = icmp_ln1496_9_fu_226_p2.read();
        select_ln86_10_reg_369 = select_ln86_10_fu_238_p3.read();
        select_ln86_11_reg_374 = select_ln86_11_fu_252_p3.read();
        select_ln86_13_reg_390 = select_ln86_13_fu_306_p3.read();
        select_ln86_1_reg_329 = select_ln86_1_fu_150_p3.read();
        select_ln86_3_reg_339 = select_ln86_3_fu_170_p3.read();
        select_ln86_4_reg_344 = select_ln86_4_fu_184_p3.read();
        select_ln86_6_reg_384 = select_ln86_6_fu_282_p3.read();
        select_ln86_7_reg_354 = select_ln86_7_fu_204_p3.read();
        select_ln86_8_reg_359 = select_ln86_8_fu_218_p3.read();
        select_ln86_reg_324 = select_ln86_fu_136_p3.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_ce.read())) {
        x_0_V_read_int_reg = x_0_V_read.read();
        x_10_V_read_int_reg = x_10_V_read.read();
        x_11_V_read_int_reg = x_11_V_read.read();
        x_12_V_read_int_reg = x_12_V_read.read();
        x_13_V_read_int_reg = x_13_V_read.read();
        x_14_V_read_int_reg = x_14_V_read.read();
        x_15_V_read_int_reg = x_15_V_read.read();
        x_1_V_read_int_reg = x_1_V_read.read();
        x_2_V_read_int_reg = x_2_V_read.read();
        x_3_V_read_int_reg = x_3_V_read.read();
        x_4_V_read_int_reg = x_4_V_read.read();
        x_5_V_read_int_reg = x_5_V_read.read();
        x_6_V_read_int_reg = x_6_V_read.read();
        x_7_V_read_int_reg = x_7_V_read.read();
        x_8_V_read_int_reg = x_8_V_read.read();
        x_9_V_read_int_reg = x_9_V_read.read();
    }
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_ap_block_state1_pp0_stage0_iter0() {
    ap_block_state1_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_ap_block_state2_pp0_stage0_iter1() {
    ap_block_state2_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_ap_block_state3_pp0_stage0_iter2() {
    ap_block_state3_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_ap_return() {
    if (esl_seteq<1,1,1>(ap_const_logic_0, ap_ce_reg.read())) {
        ap_return = ap_return_int_reg.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_ce_reg.read())) {
        ap_return = select_ln86_14_fu_318_p3.read();
    }
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_icmp_ln1496_10_fu_232_p2() {
    icmp_ln1496_10_fu_232_p2 = (!x_12_V_read_int_reg.read().is_01() || !x_13_V_read_int_reg.read().is_01())? sc_lv<1>(): (sc_bigint<6>(x_12_V_read_int_reg.read()) < sc_bigint<6>(x_13_V_read_int_reg.read()));
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_icmp_ln1496_11_fu_246_p2() {
    icmp_ln1496_11_fu_246_p2 = (!x_14_V_read_int_reg.read().is_01() || !x_15_V_read_int_reg.read().is_01())? sc_lv<1>(): (sc_bigint<6>(x_14_V_read_int_reg.read()) < sc_bigint<6>(x_15_V_read_int_reg.read()));
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_icmp_ln1496_12_fu_260_p2() {
    icmp_ln1496_12_fu_260_p2 = (!select_ln86_10_fu_238_p3.read().is_01() || !select_ln86_11_fu_252_p3.read().is_01())? sc_lv<1>(): (sc_bigint<6>(select_ln86_10_fu_238_p3.read()) < sc_bigint<6>(select_ln86_11_fu_252_p3.read()));
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_icmp_ln1496_13_fu_300_p2() {
    icmp_ln1496_13_fu_300_p2 = (!select_ln86_9_fu_290_p3.read().is_01() || !select_ln86_12_fu_295_p3.read().is_01())? sc_lv<1>(): (sc_bigint<6>(select_ln86_9_fu_290_p3.read()) < sc_bigint<6>(select_ln86_12_fu_295_p3.read()));
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_icmp_ln1496_14_fu_314_p2() {
    icmp_ln1496_14_fu_314_p2 = (!select_ln86_6_reg_384.read().is_01() || !select_ln86_13_reg_390.read().is_01())? sc_lv<1>(): (sc_bigint<6>(select_ln86_6_reg_384.read()) < sc_bigint<6>(select_ln86_13_reg_390.read()));
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_icmp_ln1496_1_fu_144_p2() {
    icmp_ln1496_1_fu_144_p2 = (!x_2_V_read_int_reg.read().is_01() || !x_3_V_read_int_reg.read().is_01())? sc_lv<1>(): (sc_bigint<6>(x_2_V_read_int_reg.read()) < sc_bigint<6>(x_3_V_read_int_reg.read()));
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_icmp_ln1496_2_fu_158_p2() {
    icmp_ln1496_2_fu_158_p2 = (!select_ln86_fu_136_p3.read().is_01() || !select_ln86_1_fu_150_p3.read().is_01())? sc_lv<1>(): (sc_bigint<6>(select_ln86_fu_136_p3.read()) < sc_bigint<6>(select_ln86_1_fu_150_p3.read()));
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_icmp_ln1496_3_fu_164_p2() {
    icmp_ln1496_3_fu_164_p2 = (!x_4_V_read_int_reg.read().is_01() || !x_5_V_read_int_reg.read().is_01())? sc_lv<1>(): (sc_bigint<6>(x_4_V_read_int_reg.read()) < sc_bigint<6>(x_5_V_read_int_reg.read()));
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_icmp_ln1496_4_fu_178_p2() {
    icmp_ln1496_4_fu_178_p2 = (!x_6_V_read_int_reg.read().is_01() || !x_7_V_read_int_reg.read().is_01())? sc_lv<1>(): (sc_bigint<6>(x_6_V_read_int_reg.read()) < sc_bigint<6>(x_7_V_read_int_reg.read()));
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_icmp_ln1496_5_fu_192_p2() {
    icmp_ln1496_5_fu_192_p2 = (!select_ln86_3_fu_170_p3.read().is_01() || !select_ln86_4_fu_184_p3.read().is_01())? sc_lv<1>(): (sc_bigint<6>(select_ln86_3_fu_170_p3.read()) < sc_bigint<6>(select_ln86_4_fu_184_p3.read()));
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_icmp_ln1496_6_fu_276_p2() {
    icmp_ln1496_6_fu_276_p2 = (!select_ln86_2_fu_266_p3.read().is_01() || !select_ln86_5_fu_271_p3.read().is_01())? sc_lv<1>(): (sc_bigint<6>(select_ln86_2_fu_266_p3.read()) < sc_bigint<6>(select_ln86_5_fu_271_p3.read()));
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_icmp_ln1496_7_fu_198_p2() {
    icmp_ln1496_7_fu_198_p2 = (!x_8_V_read_int_reg.read().is_01() || !x_9_V_read_int_reg.read().is_01())? sc_lv<1>(): (sc_bigint<6>(x_8_V_read_int_reg.read()) < sc_bigint<6>(x_9_V_read_int_reg.read()));
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_icmp_ln1496_8_fu_212_p2() {
    icmp_ln1496_8_fu_212_p2 = (!x_10_V_read_int_reg.read().is_01() || !x_11_V_read_int_reg.read().is_01())? sc_lv<1>(): (sc_bigint<6>(x_10_V_read_int_reg.read()) < sc_bigint<6>(x_11_V_read_int_reg.read()));
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_icmp_ln1496_9_fu_226_p2() {
    icmp_ln1496_9_fu_226_p2 = (!select_ln86_7_fu_204_p3.read().is_01() || !select_ln86_8_fu_218_p3.read().is_01())? sc_lv<1>(): (sc_bigint<6>(select_ln86_7_fu_204_p3.read()) < sc_bigint<6>(select_ln86_8_fu_218_p3.read()));
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_icmp_ln1496_fu_130_p2() {
    icmp_ln1496_fu_130_p2 = (!x_0_V_read_int_reg.read().is_01() || !x_1_V_read_int_reg.read().is_01())? sc_lv<1>(): (sc_bigint<6>(x_0_V_read_int_reg.read()) < sc_bigint<6>(x_1_V_read_int_reg.read()));
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_select_ln86_10_fu_238_p3() {
    select_ln86_10_fu_238_p3 = (!icmp_ln1496_10_fu_232_p2.read()[0].is_01())? sc_lv<6>(): ((icmp_ln1496_10_fu_232_p2.read()[0].to_bool())? x_13_V_read_int_reg.read(): x_12_V_read_int_reg.read());
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_select_ln86_11_fu_252_p3() {
    select_ln86_11_fu_252_p3 = (!icmp_ln1496_11_fu_246_p2.read()[0].is_01())? sc_lv<6>(): ((icmp_ln1496_11_fu_246_p2.read()[0].to_bool())? x_15_V_read_int_reg.read(): x_14_V_read_int_reg.read());
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_select_ln86_12_fu_295_p3() {
    select_ln86_12_fu_295_p3 = (!icmp_ln1496_12_reg_379.read()[0].is_01())? sc_lv<6>(): ((icmp_ln1496_12_reg_379.read()[0].to_bool())? select_ln86_11_reg_374.read(): select_ln86_10_reg_369.read());
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_select_ln86_13_fu_306_p3() {
    select_ln86_13_fu_306_p3 = (!icmp_ln1496_13_fu_300_p2.read()[0].is_01())? sc_lv<6>(): ((icmp_ln1496_13_fu_300_p2.read()[0].to_bool())? select_ln86_12_fu_295_p3.read(): select_ln86_9_fu_290_p3.read());
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_select_ln86_14_fu_318_p3() {
    select_ln86_14_fu_318_p3 = (!icmp_ln1496_14_fu_314_p2.read()[0].is_01())? sc_lv<6>(): ((icmp_ln1496_14_fu_314_p2.read()[0].to_bool())? select_ln86_13_reg_390.read(): select_ln86_6_reg_384.read());
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_select_ln86_1_fu_150_p3() {
    select_ln86_1_fu_150_p3 = (!icmp_ln1496_1_fu_144_p2.read()[0].is_01())? sc_lv<6>(): ((icmp_ln1496_1_fu_144_p2.read()[0].to_bool())? x_3_V_read_int_reg.read(): x_2_V_read_int_reg.read());
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_select_ln86_2_fu_266_p3() {
    select_ln86_2_fu_266_p3 = (!icmp_ln1496_2_reg_334.read()[0].is_01())? sc_lv<6>(): ((icmp_ln1496_2_reg_334.read()[0].to_bool())? select_ln86_1_reg_329.read(): select_ln86_reg_324.read());
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_select_ln86_3_fu_170_p3() {
    select_ln86_3_fu_170_p3 = (!icmp_ln1496_3_fu_164_p2.read()[0].is_01())? sc_lv<6>(): ((icmp_ln1496_3_fu_164_p2.read()[0].to_bool())? x_5_V_read_int_reg.read(): x_4_V_read_int_reg.read());
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_select_ln86_4_fu_184_p3() {
    select_ln86_4_fu_184_p3 = (!icmp_ln1496_4_fu_178_p2.read()[0].is_01())? sc_lv<6>(): ((icmp_ln1496_4_fu_178_p2.read()[0].to_bool())? x_7_V_read_int_reg.read(): x_6_V_read_int_reg.read());
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_select_ln86_5_fu_271_p3() {
    select_ln86_5_fu_271_p3 = (!icmp_ln1496_5_reg_349.read()[0].is_01())? sc_lv<6>(): ((icmp_ln1496_5_reg_349.read()[0].to_bool())? select_ln86_4_reg_344.read(): select_ln86_3_reg_339.read());
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_select_ln86_6_fu_282_p3() {
    select_ln86_6_fu_282_p3 = (!icmp_ln1496_6_fu_276_p2.read()[0].is_01())? sc_lv<6>(): ((icmp_ln1496_6_fu_276_p2.read()[0].to_bool())? select_ln86_5_fu_271_p3.read(): select_ln86_2_fu_266_p3.read());
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_select_ln86_7_fu_204_p3() {
    select_ln86_7_fu_204_p3 = (!icmp_ln1496_7_fu_198_p2.read()[0].is_01())? sc_lv<6>(): ((icmp_ln1496_7_fu_198_p2.read()[0].to_bool())? x_9_V_read_int_reg.read(): x_8_V_read_int_reg.read());
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_select_ln86_8_fu_218_p3() {
    select_ln86_8_fu_218_p3 = (!icmp_ln1496_8_fu_212_p2.read()[0].is_01())? sc_lv<6>(): ((icmp_ln1496_8_fu_212_p2.read()[0].to_bool())? x_11_V_read_int_reg.read(): x_10_V_read_int_reg.read());
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_select_ln86_9_fu_290_p3() {
    select_ln86_9_fu_290_p3 = (!icmp_ln1496_9_reg_364.read()[0].is_01())? sc_lv<6>(): ((icmp_ln1496_9_reg_364.read()[0].to_bool())? select_ln86_8_reg_359.read(): select_ln86_7_reg_354.read());
}

void reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s::thread_select_ln86_fu_136_p3() {
    select_ln86_fu_136_p3 = (!icmp_ln1496_fu_130_p2.read()[0].is_01())? sc_lv<6>(): ((icmp_ln1496_fu_130_p2.read()[0].to_bool())? x_1_V_read_int_reg.read(): x_0_V_read_int_reg.read());
}

}

