in 0 3_0 # input1[3]
in 1 2_0 # input1[2]
in 2 1_0 # input1[1]
in 3 0_0 # input1[0]
in 4 3_1 # input2[3]
in 5 2_1 # input2[2]
in 6 1_1 # input2[1]
in 7 0_1 # input2[0]
nand 3 0 # Inst_N_F1_U15
nor 3 0 # Inst_N_F1_U11
nor 5 3 # Inst_N_F1_U5
nand 5 3 # Inst_N_F1_U3
not 5 # Inst_N_F1_U1
not 0 # Inst_N_F2_U5
not 3 # Inst_N_F2_U2
nand 0 1 # Inst_N_F3_U14
not 1 # Inst_N_F3_U9
nand 0 2 # Inst_N_F3_U6
not 6 # Inst_N_F4_U13
nand 7 0 # Inst_N_F4_U3
not 5 # Inst_N_F4_U2
or 7 0 # Inst_N_F4_U1
nor 4 1 # Inst_N_F5_U9
not 2 # Inst_N_F5_U6
nand 4 1 # Inst_N_F5_U5
xor 1 3 # Inst_N_F5_U2
xnor 4 1 # Inst_N_F5_U1
nand 3 4 # Inst_N_F6_U18
nand 6 5 # Inst_N_F6_U5
nand 6 3 # Inst_N_F6_U2
not 4 # Inst_N_F6_U1
nand 2 4 # Inst_N_F7_U13
not 7 # Inst_N_F7_U1
nand 4 7 # Inst_N_F8_U16
not 7 # Inst_N_F8_U9
nand 1 4 # Inst_N_F8_U4
not 6 # Inst_N_F8_U2
or 1 4 # Inst_N_F8_U1
nand 8 12 # Inst_N_F1_U16
nand 0 12 # Inst_N_F1_U13
nand 2 11 # Inst_N_F1_U10
nor 0 10 # Inst_N_F1_U6
not 11 # Inst_N_F1_U4
nand 2 12 # Inst_N_F1_U2
nand 13 6 # Inst_N_F2_U14
nor 1 13 # Inst_N_F2_U11
nor 0 14 # Inst_N_F2_U9
nor 1 14 # Inst_N_F2_U3
and 14 1 # Inst_N_F2_U1
nor 2 15 # Inst_N_F3_U15
nand 7 16 # Inst_N_F3_U10
nor 7 17 # Inst_N_F3_U7
nor 7 16 # Inst_N_F3_U1
nand 20 6 # Inst_N_F4_U17
not 19 # Inst_N_F4_U16
nand 7 18 # Inst_N_F4_U14
nand 5 19 # Inst_N_F4_U10
nand 5 21 # Inst_N_F4_U5
nand 20 19 # Inst_N_F4_U4
nor 4 23 # Inst_N_F5_U14
or 24 2 # Inst_N_F5_U13
nor 22 3 # Inst_N_F5_U10
nand 24 23 # Inst_N_F5_U7
nand 26 25 # Inst_N_F5_U3
nand 6 27 # Inst_N_F6_U19
nand 30 5 # Inst_N_F6_U10
nor 5 30 # Inst_N_F6_U9
nor 3 28 # Inst_N_F6_U6
nor 5 29 # Inst_N_F6_U3
nor 5 31 # Inst_N_F7_U14
xnor 32 5 # Inst_N_F7_U8
nor 4 32 # Inst_N_F7_U5
nand 4 32 # Inst_N_F7_U2
nand 6 37 # Inst_N_F8_U17
nand 36 35 # Inst_N_F8_U14
xor 34 4 # Inst_N_F8_U12
nand 34 35 # Inst_N_F8_U10
or 36 1 # Inst_N_F8_U7
nand 7 37 # Inst_N_F8_U3
nand 40 0 # Inst_N_F1_U17
nor 40 9 # Inst_N_F1_U12
nor 42 41 # Inst_N_F1_U7
nor 47 48 # Inst_N_F2_U15
nor 6 45 # Inst_N_F2_U12
nor 48 46 # Inst_N_F2_U10
nand 48 13 # Inst_N_F2_U6
nand 47 0 # Inst_N_F2_U4
or 51 49 # Inst_N_F3_U16
nor 0 50 # Inst_N_F3_U11
nand 51 1 # Inst_N_F3_U8
nand 50 0 # Inst_N_F3_U4
nor 0 52 # Inst_N_F3_U2
nor 0 53 # Inst_N_F4_U18
nand 21 56 # Inst_N_F4_U11
nand 58 21 # Inst_N_F4_U8
nand 58 57 # Inst_N_F4_U6
nand 3 59 # Inst_N_F5_U15
nand 61 23 # Inst_N_F5_U11
nand 62 3 # Inst_N_F5_U8
nor 2 63 # Inst_N_F5_U4
nand 65 64 # Inst_N_F6_U20
nand 68 30 # Inst_N_F6_U16
nand 4 67 # Inst_N_F6_U15
not 65 # Inst_N_F6_U11
nand 67 30 # Inst_N_F6_U7
nand 4 68 # Inst_N_F6_U4
not 71 # Inst_N_F7_U9
nor 5 71 # Inst_N_F7_U6
nand 5 72 # Inst_N_F7_U3
nand 33 73 # Inst_N_F8_U18
nand 75 37 # Inst_N_F8_U13
and 76 78 # Inst_N_F8_U11
nand 78 35 # Inst_N_F8_U5
nand 38 79 # Inst_N_F1_U18
nand 80 39 # Inst_N_F1_U14
or 2 81 # Inst_N_F1_U8
nor 44 82 # Inst_N_F2_U16
nand 84 83 # Inst_N_F2_U13
nand 86 85 # Inst_N_F2_U7
nand 88 2 # Inst_N_F3_U12
nor 2 91 # Inst_N_F3_U3
nor 54 92 # Inst_N_F4_U19
nand 93 6 # Inst_N_F4_U12
xnor 94 6 # Inst_N_F4_U9
nor 6 95 # Inst_N_F4_U7
nand 60 96 # Inst_N_F5_U16
nand 98 97 # Inst_N_F5_U12
nand 102 101 # Inst_N_F6_U17
nor 3 103 # Inst_N_F6_U12
nand 105 104 # Inst_N_F6_U8
nor 2 106 # Inst_N_F7_U15
nand 72 106 # Inst_N_F7_U10
nand 108 2 # Inst_N_F7_U4
nor 110 74 # Inst_N_F8_U15
nand 36 112 # Inst_N_F8_U6
reg 99 # InAff_output_reg_s_current_state_reg_4_
reg 111 # InAff_output_reg_s_current_state_reg_11_
reg 87 # InAff_output_reg_s_current_state_reg_22_
reg 100 # InAff_output_reg_s_current_state_reg_25_
reg 109 # InAff_output_reg_s_current_state_reg_27_
nand 43 115 # Inst_N_F1_U9
and 6 118 # Inst_N_F2_U8
nand 89 119 # Inst_N_F3_U13
and 120 90 # Inst_N_F3_U5
nand 121 55 # Inst_N_F4_U20
nand 122 55 # Inst_N_F4_U15
nor 66 128 # Inst_N_F6_U13
or 69 130 # Inst_N_F7_U16
nand 2 131 # Inst_N_F7_U11
nor 132 107 # Inst_N_F7_U7
nand 134 77 # Inst_N_F8_U8
reg 124 # InAff_output_reg_s_current_state_reg_3_
reg 129 # InAff_output_reg_s_current_state_reg_5_
reg 118 # InAff_output_reg_s_current_state_reg_8_
reg 123 # InAff_output_reg_s_current_state_reg_9_
reg 114 # InAff_output_reg_s_current_state_reg_12_
reg 117 # InAff_output_reg_s_current_state_reg_13_
reg 126 # InAff_output_reg_s_current_state_reg_16_
reg 127 # InAff_output_reg_s_current_state_reg_17_
reg 133 # InAff_output_reg_s_current_state_reg_19_
reg 113 # InAff_output_reg_s_current_state_reg_20_
reg 116 # InAff_output_reg_s_current_state_reg_21_
reg 125 # InAff_output_reg_s_current_state_reg_24_
xor 6 146 # Inst_N_F6_U14
nor 70 148 # Inst_N_F7_U12
reg 140 # InAff_output_reg_s_current_state_reg_0_
reg 141 # InAff_output_reg_s_current_state_reg_1_
reg 142 # InAff_output_reg_s_current_state_reg_2_
reg 149 # InAff_output_reg_s_current_state_reg_6_
reg 150 # InAff_output_reg_s_current_state_reg_7_
reg 143 # InAff_output_reg_s_current_state_reg_14_
reg 145 # InAff_output_reg_s_current_state_reg_15_
reg 144 # InAff_output_reg_s_current_state_reg_23_
reg 147 # InAff_output_reg_s_current_state_reg_26_
xor 135 152 # Inst_L_XORInst2_U1
xor 153 154 # Inst_L_XORInst3_U1
xor 155 156 # Inst_L_XORInst5_U1
xor 157 158 # Inst_L_XORInst6_U1
xor 160 161 # Inst_L_XORInst7_U1
xor 162 138 # Inst_L_XORInst8_U1
reg 163 # InAff_output_reg_s_current_state_reg_10_
reg 164 # InAff_output_reg_s_current_state_reg_18_
xnor 167 151 # Inst_L_XORInst1_U2
xor 165 166 # Inst_L_XORInst1_U1
xnor 168 169 # Inst_L_XORInst2_U2
xnor 170 171 # Inst_L_XORInst5_U2
xnor 137 172 # Inst_L_XORInst7_U2
xnor 173 139 # Inst_L_XORInst8_U2
xnor 183 182 # Inst_L_XORInst1_U3
xnor 174 184 # Inst_L_XORInst2_U3
xor 180 136 # Inst_L_XORInst4_U1
xnor 176 185 # Inst_L_XORInst5_U3
xnor 181 159 # Inst_L_XORInst6_U2
xnor 178 186 # Inst_L_XORInst7_U3
xnor 179 187 # Inst_L_XORInst8_U3
xnor 177 192 # Inst_L_XORInst6_U3
out 193 3_0 # output1[3]
out 191 2_0 # output1[2]
out 175 1_0 # output1[1]
out 188 0_0 # output1[0]
out 194 3_1 # output2[3]
out 195 2_1 # output2[2]
out 190 1_1 # output2[1]
out 189 0_1 # output2[0]
