
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/logic_unit/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/logic_unit
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/logic_unit.v
# synth_design -part xc7z020clg484-3 -top logic_unit -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top logic_unit -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 220780 
WARNING: [Synth 8-2306] macro FUNC_BLTZ redefined [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/logic_unit.v:76]
WARNING: [Synth 8-2306] macro FUNC_BGEZ redefined [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/logic_unit.v:77]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1511.031 ; gain = 35.395 ; free physical = 245395 ; free virtual = 313929
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'logic_unit' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/logic_unit.v:94]
INFO: [Synth 8-6155] done synthesizing module 'logic_unit' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/logic_unit.v:94]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1540.172 ; gain = 64.535 ; free physical = 245394 ; free virtual = 313928
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1540.172 ; gain = 64.535 ; free physical = 245393 ; free virtual = 313927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1548.168 ; gain = 72.531 ; free physical = 245393 ; free virtual = 313927
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1556.172 ; gain = 80.535 ; free physical = 245391 ; free virtual = 313925
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module logic_unit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.762 ; gain = 206.125 ; free physical = 245082 ; free virtual = 313618
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.766 ; gain = 206.129 ; free physical = 245079 ; free virtual = 313614
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.766 ; gain = 206.129 ; free physical = 245075 ; free virtual = 313610
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1681.766 ; gain = 206.129 ; free physical = 245048 ; free virtual = 313583
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1681.766 ; gain = 206.129 ; free physical = 245048 ; free virtual = 313584
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1681.766 ; gain = 206.129 ; free physical = 245048 ; free virtual = 313584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1681.766 ; gain = 206.129 ; free physical = 245048 ; free virtual = 313584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1681.766 ; gain = 206.129 ; free physical = 245048 ; free virtual = 313584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1681.766 ; gain = 206.129 ; free physical = 245048 ; free virtual = 313584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    32|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1681.766 ; gain = 206.129 ; free physical = 245048 ; free virtual = 313584
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1681.766 ; gain = 206.129 ; free physical = 245048 ; free virtual = 313583
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1681.770 ; gain = 206.129 ; free physical = 245057 ; free virtual = 313592
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1779.930 ; gain = 0.000 ; free physical = 244705 ; free virtual = 313239
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1779.930 ; gain = 304.391 ; free physical = 244812 ; free virtual = 313345
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2382.621 ; gain = 602.691 ; free physical = 245921 ; free virtual = 314454
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2382.621 ; gain = 0.000 ; free physical = 245920 ; free virtual = 314453
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2406.633 ; gain = 0.000 ; free physical = 245922 ; free virtual = 314455
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/logic_unit/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/logic_unit/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2459.652 ; gain = 0.000 ; free physical = 245600 ; free virtual = 314134

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: b05d3a39

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2459.652 ; gain = 0.000 ; free physical = 245600 ; free virtual = 314134

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b05d3a39

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2459.652 ; gain = 0.000 ; free physical = 245476 ; free virtual = 314009
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b05d3a39

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2459.652 ; gain = 0.000 ; free physical = 245476 ; free virtual = 314009
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b05d3a39

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2459.652 ; gain = 0.000 ; free physical = 245476 ; free virtual = 314009
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b05d3a39

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2459.652 ; gain = 0.000 ; free physical = 245476 ; free virtual = 314009
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: b05d3a39

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2459.652 ; gain = 0.000 ; free physical = 245474 ; free virtual = 314007
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b05d3a39

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2459.652 ; gain = 0.000 ; free physical = 245473 ; free virtual = 314006
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2459.652 ; gain = 0.000 ; free physical = 245473 ; free virtual = 314007
Ending Logic Optimization Task | Checksum: b05d3a39

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2459.652 ; gain = 0.000 ; free physical = 245473 ; free virtual = 314007

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b05d3a39

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2459.652 ; gain = 0.000 ; free physical = 245474 ; free virtual = 314007

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b05d3a39

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2459.652 ; gain = 0.000 ; free physical = 245474 ; free virtual = 314007

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2459.652 ; gain = 0.000 ; free physical = 245474 ; free virtual = 314007
Ending Netlist Obfuscation Task | Checksum: b05d3a39

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2459.652 ; gain = 0.000 ; free physical = 245474 ; free virtual = 314007
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2459.652 ; gain = 0.000 ; free physical = 245473 ; free virtual = 314007
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: b05d3a39
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module logic_unit ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2475.633 ; gain = 0.000 ; free physical = 245467 ; free virtual = 314001
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.633 ; gain = 0.000 ; free physical = 245467 ; free virtual = 314001
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.633 ; gain = 0.000 ; free physical = 245467 ; free virtual = 314000
Power optimization passes: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2475.633 ; gain = 0.000 ; free physical = 245467 ; free virtual = 314001
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2475.633 ; gain = 0.000 ; free physical = 245485 ; free virtual = 314019
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245491 ; free virtual = 314025


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design logic_unit ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: b05d3a39

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245490 ; free virtual = 314025
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: b05d3a39
Power optimization: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2596.699 ; gain = 137.047 ; free physical = 245494 ; free virtual = 314029
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 19340496 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b05d3a39

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245517 ; free virtual = 314051
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: b05d3a39

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245517 ; free virtual = 314051
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: b05d3a39

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245517 ; free virtual = 314051
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: b05d3a39

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245517 ; free virtual = 314051
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b05d3a39

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245517 ; free virtual = 314051

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245517 ; free virtual = 314051
Ending Netlist Obfuscation Task | Checksum: b05d3a39

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245517 ; free virtual = 314051
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245182 ; free virtual = 313718
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245182 ; free virtual = 313718
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245182 ; free virtual = 313718

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 00000000

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245172 ; free virtual = 313708

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 027244be

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245170 ; free virtual = 313706

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 027244be

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245169 ; free virtual = 313705
Phase 1 Placer Initialization | Checksum: 027244be

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245169 ; free virtual = 313705

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 027244be

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245167 ; free virtual = 313703
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 1b65be3a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245102 ; free virtual = 313638

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b65be3a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245101 ; free virtual = 313637

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: b7d88b06

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245116 ; free virtual = 313652

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 5313a433

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245115 ; free virtual = 313651

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 5313a433

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245115 ; free virtual = 313651

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 192860c46

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245075 ; free virtual = 313611

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 192860c46

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245075 ; free virtual = 313611

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 192860c46

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245082 ; free virtual = 313618
Phase 3 Detail Placement | Checksum: 192860c46

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245082 ; free virtual = 313618

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 192860c46

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245082 ; free virtual = 313618

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 192860c46

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245091 ; free virtual = 313627

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 192860c46

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245091 ; free virtual = 313627

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245090 ; free virtual = 313626
Phase 4.4 Final Placement Cleanup | Checksum: 192860c46

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245090 ; free virtual = 313626
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 192860c46

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245090 ; free virtual = 313626
Ending Placer Task | Checksum: f037c391

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245103 ; free virtual = 313639
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245103 ; free virtual = 313639
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245078 ; free virtual = 313615
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245070 ; free virtual = 313606
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245048 ; free virtual = 313586
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/logic_unit/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f037c391 ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "op[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "op[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "op[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "op[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1671441de

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245106 ; free virtual = 313642
Post Restoration Checksum: NetGraph: 735a80b9 NumContArr: f3b9c125 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1671441de

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245096 ; free virtual = 313632

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1671441de

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245054 ; free virtual = 313590

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1671441de

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245054 ; free virtual = 313590

Phase 2.4 Timing Verification

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1671441de

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245018 ; free virtual = 313555
Phase 2.4 Timing Verification | Checksum: 1671441de

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245018 ; free virtual = 313555
INFO: [Route 35-61] The design met the timing requirement.

Phase 2.5 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2.5 Route finalize | Checksum: 1671441de

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245008 ; free virtual = 313544

Phase 2.6 Verifying routed nets

 Verification completed successfully
Phase 2.6 Verifying routed nets | Checksum: 1671441de

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245006 ; free virtual = 313542

Phase 2.7 Depositing Routes
Phase 2.7 Depositing Routes | Checksum: 1671441de

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245006 ; free virtual = 313542
Phase 2 Router Initialization | Checksum: 1671441de

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245006 ; free virtual = 313542

Phase 3 Post Router Timing

Phase 3.1 Update Timing
Phase 3.1 Update Timing | Checksum: 1671441de

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 244992 ; free virtual = 313528
Phase 3 Post Router Timing | Checksum: 1671441de

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 244992 ; free virtual = 313528
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245023 ; free virtual = 313559

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245024 ; free virtual = 313560
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245025 ; free virtual = 313561
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245070 ; free virtual = 313608
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2596.699 ; gain = 0.000 ; free physical = 245070 ; free virtual = 313608
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/logic_unit/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/logic_unit/post_route_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/logic_unit/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/logic_unit/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2721.199 ; gain = 32.020 ; free physical = 244172 ; free virtual = 312709
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:25:56 2022...
