// SPDX-FileCopyrightText: 2026 yaps2 Dev Team
// SPDX-License-Identifier: GPL-3.0+

#pragma once

//------------------------------------------------------------------
// mVUupdateFlags() - ARM64 NEON flag extraction
//------------------------------------------------------------------
// x86 runs two independent MOVMSKPS extractions and glues them together with
// GPR AND/SHL/AND/OR. AArch64 has no MOVMSKPS, so the naive port pays two
// AND/ADDV/UMOV chains plus a per-site weight-vector literal — 16 instructions
// of flag packing around 2 instructions of real FMAC work, which measured as
// ~29% of all VU1 code time in God of War II.
//
// Instead, SLI merges both predicates into one register (bits [31:4] = sign,
// [3:0] = zero) so a single AND against a combined weight vector and a single
// ADDV produce the whole 8-bit MAC value. Because the weight vector is chosen
// at emit time it also absorbs AND_XYZW and SHIFT_XYZW, which stop existing as
// instructions. See armEmitPackSignZeroBits.

#define AND_XYZW ((_XYZW_SS && modXYZW) ? (1) : (mFLAG.doFlag ? (_X_Y_Z_W) : (flipMask[_X_Y_Z_W])))
#define ADD_XYZW ((_XYZW_SS && modXYZW) ? (_X ? 3 : (_Y ? 2 : (_Z ? 1 : 0))) : 0)
#define SHIFT_XYZW(gprReg) \
	do { \
		if (_XYZW_SS && modXYZW && !_W) \
			armAsm->Lsl(gprReg, gprReg, ADD_XYZW); \
	} while (0)

// `vUnderflow` and `vOverflow` are the exact MAC U and MAC O predicates
// (mVUemitMulUO / mVUemitAddSubO). They ride the same single ADDV as sign and
// zero: the weight vector gains their two nibbles and armEmitPackSignZeroBits
// an SLI apiece. Only their reduction to STATUS costs anything else.
static void mVUupdateFlags(mV, const a64::VRegister& reg,
	const a64::VRegister& regT1in = a64::NoVReg,
	const a64::VRegister& regT2in = a64::NoVReg,
	bool modXYZW = true,
	const a64::VRegister& vUnderflow = a64::NoVReg,
	const a64::VRegister& vOverflow = a64::NoVReg)
{
	const a64::Register& mReg = gprT1;
	const a64::Register& sReg = getFlagReg(sFLAG.write);
	static const u16 flipMask[16] = {0, 8, 4, 12, 2, 10, 6, 14, 1, 9, 5, 13, 3, 11, 7, 15};

	// Micro mode only. The weight-vector load (and the overflow path's maxvals
	// load) ride gprMVUglob, which the COP2 macro path deliberately leaves
	// unpinned — x25 is the EE recompiler's RECCYCLE inside an EE block. COP2
	// macro ops pack their flags in cop2EmitFlagUpdate (iCOP2-arm64.cpp) with a
	// literal weight vector instead.
	pxAssert(!mVU.cop2);

	if (!sFLAG.doFlag && !mFLAG.doFlag)
		return;

	// Allocate temp NEON reg if not provided
	bool regT1b = regT1in.IsNone();
	a64::VRegister regT1 = regT1b ? mVU.regAlloc->allocReg() : regT1in;

	// The x86 path shuffles WZYX→XYZW via PSHUFD 0x1B when updating MAC flag (not
	// in single-scalar mode) so MOVMSKPS produces [W,Z,Y,X] in bits [0:3],
	// matching PS2 MAC flag order. We get the same layout for free by reversing
	// the lane→bit assignment inside the weight vector.
	const bool macPath = mFLAG.doFlag && !(_XYZW_SS && modXYZW);

	// The overflow gamefix ORs its bits in at the MAC O nibble *before*
	// SHIFT_XYZW rotates the whole word, so on its own that path keeps the
	// rotate as a real Lsl and packs with unshifted weights. Everywhere else the
	// rotate folds into the weight vector for nothing -- the exact models
	// included, reaching the O nibble through the weights; where both are live
	// the gamefix shifts its own bits to match.
	const bool doOverflow = sFLAG.doFlag && CHECK_VUOVERFLOWHACK;
	const int weightVariant = (vUnderflow.IsValid() ? mVUmacW_ZSU : 0)
	                        | (vOverflow.IsValid() ? mVUmacW_ZSO : 0);
	const int foldShift = (mFLAG.doFlag && (!doOverflow || weightVariant != 0)) ? ADD_XYZW : 0;

	// Either way mReg now carries bits above 7, which the STATUS write has to
	// mask off.
	const bool wideMac = doOverflow || weightVariant != 0;

	if (sFLAG.doFlag)
	{
		mVUallocSFLAGa(sReg, sFLAG.lastWrite);
		if (sFLAG.doNonSticky)
			armAsm->And(sReg.W(), sReg.W(), 0xfffc00ffu);
	}

	//--------- Sign bits → [7:4], zero bits → [3:0], in one horizontal add ------
	// AND_XYZW and SHIFT_XYZW ride in the weight vector; neither costs an insn.

	armEmitPackSignZeroBits(mReg.W(), reg, RQSCRATCH3, regT1, RQSCRATCH3,
		[&](const a64::VRegister& w) {
			armAsm->Ldr(w, mVUglobMem(mVUmacWeightVec(AND_XYZW, macPath, foldShift, weightVariant)));
		},
		vUnderflow, vOverflow);

	//--------- Overflow flags (VUOverflowHack gamefix only) ---------
	// Port of x86 microVU_Upper.inl CHECK_VUOVERFLOWHACK block. We can't
	// distinguish a genuine FLT_MAX result from a saturated overflow without
	// soft-float, so this stays a per-game gamefix (Superman Returns). Detect any
	// lane that reached the saturation boundary (|result| >= FLT_MAX, which also
	// catches Inf/NaN — matching x86's CMPNLT.PS, since for sign-stripped IEEE
	// floats the integer ordering equals the float ordering and Inf/NaN sit above
	// FLT_MAX). Sets STATUS O+S (0x820000) and, when emitting the MAC flag, ORs
	// the per-lane overflow bits in at the O nibble (<<12).
	if (doOverflow)
	{
		armAsm->Fabs(regT1.V4S(), reg.V4S());                     // strip sign
		armAsm->Ldr(RQSCRATCH3, mVUglobMem(&mVUglob.maxvals[0])); // FLT_MAX per lane
		armAsm->Cmge(regT1.V4S(), regT1.V4S(), RQSCRATCH3.V4S()); // all-1s where |x| >= FLT_MAX
		// Reuse the shared weight vector: on an all-1s lane it contributes both
		// nibbles, so the mask falls out of the low one.
		armAsm->Ldr(RQSCRATCH3, mVUglobMem(mVUmacWeightVec(AND_XYZW, macPath, 0, mVUmacW_ZS)));
		armAsm->And(regT1.V16B(), regT1.V16B(), RQSCRATCH3.V16B());
		armAsm->Addv(a64::VRegister(regT1.GetCode(), 32), regT1.V4S());
		armAsm->Fmov(gprT2, a64::VRegister(regT1.GetCode(), 32));
		armAsm->And(gprT2, gprT2, 0xF);

		a64::Label noOverflow;
		armAsm->Cbz(gprT2, &noOverflow);
		armAsm->Orr(sReg.W(), sReg.W(), 0x820000);
		if (mFLAG.doFlag)
			armAsm->Orr(mReg.W(), mReg.W(), a64::Operand(gprT2, a64::LSL, 12 + foldShift)); // MAC O nibble
		armAsm->Bind(&noOverflow);
	}

	//--------- Write back flags ---------

	if (mFLAG.doFlag)
	{
		if (foldShift == 0)
			SHIFT_XYZW(mReg.W()); // no-op unless the overflow path blocked the fold
		mVUallocMFLAGb(mVU, mReg, mFLAG.write);
	}

	if (sFLAG.doFlag)
	{
		if (wideMac)
		{
			armAsm->And(a64::w12, mReg.W(), 0xFF);
			armAsm->Orr(sReg.W(), sReg.W(), a64::w12);
			if (sFLAG.doNonSticky)
				armAsm->Orr(sReg.W(), sReg.W(), a64::Operand(a64::w12, a64::LSL, 8));
		}
		else
		{
			// Every weight lands in bits [7:0], so x86's `AND mReg, 0xFF` is a
			// no-op and the non-sticky copy folds into the ORR's shifted operand.
			armAsm->Orr(sReg.W(), sReg.W(), mReg.W());
			if (sFLAG.doNonSticky)
				armAsm->Orr(sReg.W(), sReg.W(), a64::Operand(mReg.W(), a64::LSL, 8));
		}

		// STATUS carries one U and one O for the whole op, at bits 16 and 17 of
		// the denormalized word, with their stickies six bits up. Both come off
		// the MAC nibbles the pack has just built, so the reduction is a pair of
		// TSTs.
		if (weightVariant != 0)
		{
			if (vUnderflow.IsValid())
			{
				armAsm->Tst(mReg.W(), 0x0f00);
				armAsm->Cset(gprT2, a64::ne);
			}
			if (vOverflow.IsValid())
			{
				armAsm->Tst(mReg.W(), 0xf000);
				armAsm->Cset(gprT3, a64::ne);
				if (vUnderflow.IsValid())
					armAsm->Orr(gprT2, gprT2, a64::Operand(gprT3, a64::LSL, 1));
				else
					armAsm->Lsl(gprT2, gprT3, 1);
			}
			armAsm->Orr(gprT2, gprT2, a64::Operand(gprT2, a64::LSL, 6));
			armAsm->Orr(sReg.W(), sReg.W(), a64::Operand(gprT2, a64::LSL, 16));
		}
	}

	if (regT1b)
		mVU.regAlloc->clearNeeded(regT1);
}

//------------------------------------------------------------------
// Flag Cycling — ARM64 NEON implementation of microVU_Flags.inl logic
//------------------------------------------------------------------
// Pure-logic analysis and NEON codegen for pipeline flag instance
// tracking. Status flags live in four callee-saved GPRs (gprF0-F3);
// MAC/clip flags live as 4x 32-bit lanes in mVU.macFlag/clipFlag.

static int findFlagInst(int* fFlag, int cycles)
{
	int j = 0, jValue = -1;
	for (int i = 0; i < 4; i++)
	{
		if ((fFlag[i] <= cycles) && (fFlag[i] > jValue))
		{
			j = i;
			jValue = fFlag[i];
		}
	}
	return j;
}

// Setup last 4 instances of Status/Mac/Clip flags (for accurate block linking).
// Returns number of distinct flag instances.
static int sortFlag(int* fFlag, int* bFlag, int cycles)
{
	int lFlag = -5;
	int x = 0;
	for (int i = 0; i < 4; i++)
	{
		bFlag[i] = findFlagInst(fFlag, cycles);
		if (lFlag != bFlag[i])
			x++;
		lFlag = bFlag[i];
		cycles++;
	}
	return x;
}

// Retained for parity with x86 microVU_Flags.inl::sortFullFlag; the arm64 flag
// path does not currently call it (hence [[maybe_unused]]).
[[maybe_unused]] static void sortFullFlag(int* fFlag, int* bFlag)
{
	int m = std::max(std::max(fFlag[0], fFlag[1]), std::max(fFlag[2], fFlag[3]));
	for (int i = 0; i < 4; i++)
	{
		int t = 3 - (m - fFlag[i]);
		bFlag[i] = (t < 0) ? 0 : t + 1;
	}
}

// Optimizes out unneeded status flag updates (safely done when there is an FSSET opcode).
static __fi void mVUstatusFlagOp(mV)
{
	int curPC = iPC;
	int i = mVUcount;
	bool runLoop = true;

	if (sFLAG.doFlag)
	{
		sFLAG.doNonSticky = true;
	}
	else
	{
		for (; i > 0; i--)
		{
			incPC2(-2);
			if (sFLAG.doNonSticky)
			{
				runLoop = false;
				break;
			}
			else if (sFLAG.doFlag)
			{
				sFLAG.doNonSticky = true;
				break;
			}
		}
	}
	if (runLoop)
	{
		for (; i > 0; i--)
		{
			incPC2(-2);

			if (sFLAG.doNonSticky)
				break;

			sFLAG.doFlag = false;
		}
	}
	iPC = curPC;
	DevCon.WriteLn(Color_Green, "microVU%d: FSSET Optimization", getIndex);
}

#define sFlagCond (sFLAG.doFlag || mVUlow.isFSSET || mVUinfo.doDivFlag)
#define sHackCond (mVUsFlagHack && !sFLAG.doNonSticky)

// Note: Flag handling is 'very' complex; requires full knowledge of microVU recs.
static __fi void mVUsetFlags(mV, microFlagCycles& mFC)
{
	int endPC = iPC;
	u32 aCount = 0; // Amount of instructions needed to get valid mac flag instances for block linking

	// Ensure last ~4+ instructions update mac/status flags (if next block's first 4
	// read them), and that the last one does if the program ends here.
	//
	// A successor that reads flags can read an older pipeline instance, so __Mac /
	// __Status must cover the whole ~4-deep tail. Program-end finalisation cannot:
	// getLastFlagInst(isEbit) is findFlagInst(), which takes the most recent
	// instance only. So needFlagFinalize forces just the last flag-writing
	// instruction - forcing all four emitted ~4x the flag writes for nothing.
	// Walking backwards, the first sFLAG.doFlag seen is the last one in program
	// order. aCount is left untouched so the FSSET optimisation below is unaffected.
	const bool finalize = mVU.needFlagFinalize;
	bool finalized = false;
	for (int i = mVUcount; i > 0; i--, aCount++)
	{
		if (sFLAG.doFlag)
		{
			if (__Mac || (finalize && !finalized))
				mFLAG.doFlag = true;

			if (__Status || (finalize && !finalized))
				sFLAG.doNonSticky = true;

			finalized = true;

			if (aCount >= 3)
				break;
		}
		incPC2(-2);
	}

	// Status/Mac Flags setup
	int xS = 0, xM = 0, xC = 0;

	for (int i = 0; i < 4; i++)
	{
		mFC.xStatus[i] = i;
		mFC.xMac   [i] = i;
		mFC.xClip  [i] = i;
	}

	if (!(mVUpBlock->pState.needExactMatch & 1))
	{
		xS = (mVUpBlock->pState.flagInfo >> 2) & 3;
		mFC.xStatus[0] = -1;
		mFC.xStatus[1] = -1;
		mFC.xStatus[2] = -1;
		mFC.xStatus[3] = -1;
		mFC.xStatus[(xS - 1) & 3] = 0;
	}

	if (!(mVUpBlock->pState.needExactMatch & 2))
	{
		// Upstream leaves xM at 0 here rather than seeding it from the incoming
		// phase the way Status/Clip above do. Seeding it would let a block that
		// writes no MAC still name the live instance - but it also reallocates MAC
		// ring slots in every non-exact block, which measured as pure codegen churn
		// for no benefit outside the E-bit case. getLastFlagInst handles that case
		// directly instead.
		mFC.xMac[0] = -1;
		mFC.xMac[1] = -1;
		mFC.xMac[2] = -1;
		mFC.xMac[3] = -1;
	}

	if (!(mVUpBlock->pState.needExactMatch & 4))
	{
		xC = (mVUpBlock->pState.flagInfo >> 6) & 3;
		mFC.xClip[0] = -1;
		mFC.xClip[1] = -1;
		mFC.xClip[2] = -1;
		mFC.xClip[3] = -1;
		mFC.xClip[(xC - 1) & 3] = 0;
	}

	mFC.cycles = 0;
	u32 xCount = mVUcount;
	iPC = mVUstartPC;
	for (mVUcount = 0; mVUcount < xCount; mVUcount++)
	{
		if (mVUlow.isFSSET && !noFlagOpts)
		{
			if (__Status)
			{
				if ((xCount - mVUcount) > aCount)
					mVUstatusFlagOp(mVU);
			}
			else
				mVUstatusFlagOp(mVU);
		}
		mFC.cycles += mVUstall;

		sFLAG.read = doSFlagInsts ? findFlagInst(mFC.xStatus, mFC.cycles) : 0;
		mFLAG.read = doMFlagInsts ? findFlagInst(mFC.xMac,    mFC.cycles) : 0;
		cFLAG.read = doCFlagInsts ? findFlagInst(mFC.xClip,   mFC.cycles) : 0;

		sFLAG.write = doSFlagInsts ? xS : 0;
		mFLAG.write = doMFlagInsts ? xM : 0;
		cFLAG.write = doCFlagInsts ? xC : 0;

		sFLAG.lastWrite = doSFlagInsts ? (xS - 1) & 3 : 0;
		mFLAG.lastWrite = doMFlagInsts ? (xM - 1) & 3 : 0;
		cFLAG.lastWrite = doCFlagInsts ? (xC - 1) & 3 : 0;

		if (sHackCond)
			sFLAG.doFlag = false;

		if (sFLAG.doFlag)
		{
			if (noFlagOpts)
			{
				sFLAG.doNonSticky = true;
				mFLAG.doFlag = true;
			}
		}

		if (sFlagCond)
		{
			mFC.xStatus[xS] = mFC.cycles + 4;
			xS = (xS + 1) & 3;
		}

		if (mFLAG.doFlag)
		{
			mFC.xMac[xM] = mFC.cycles + 4;
			xM = (xM + 1) & 3;
		}

		if (cFLAG.doFlag)
		{
			mFC.xClip[xC] = mFC.cycles + 4;
			xC = (xC + 1) & 3;
		}

		mFC.cycles++;
		incPC2(2);
	}

	mVUregs.flagInfo |= ((__Status) ? 0 : (xS << 2));
	mVUregs.flagInfo |= (xM << 4);
	mVUregs.flagInfo |= ((__Clip)   ? 0 : (xC << 6));
	iPC = endPC;
}

#define getFlagReg2(x) ((bStatus[0] == x) ? getFlagReg(x) : gprT1)
#define getFlagReg3(x) ((gFlag == x) ? gprT1 : getFlagReg(x))
#define getFlagReg4(x) ((gFlag == x) ? gprT1 : gprT2)

// Emit NEON lane-shuffle equivalent to x86's SHUF.PS xmm, xmm, pattern.
// bFlag[i] names the source lane that should end up in dest lane i.
// Clobbers one temp NEON register.
static __fi void mVUshuffleFlagVec(a64::VRegister vec, const int* bFlag, a64::VRegister tmp)
{
	// If already identity, nothing to do.
	if (bFlag[0] == 0 && bFlag[1] == 1 && bFlag[2] == 2 && bFlag[3] == 3)
		return;
	// Copy source so we can read lanes before overwriting them.
	armAsm->Mov(tmp.V16B(), vec.V16B());
	for (int i = 0; i < 4; i++)
	{
		if (bFlag[i] != i)
			armAsm->Ins(vec.V4S(), i, tmp.V4S(), bFlag[i]);
	}
}

// Recompiles code for proper flags on block linkings (equivalent to x86's mVUsetupFlags).
static __fi void mVUsetupFlags(mV, microFlagCycles& mFC)
{
	if (mVUregs.flagInfo & 1)
	{
		if (mVUregs.needExactMatch)
			DevCon.Error("mVU ERROR!!!");
	}

	if (doSFlagInsts && __Status)
	{
		int bStatus[4];
		int sortRegs = sortFlag(mFC.xStatus, bStatus, mFC.cycles);
		// Skip register self-moves. vixl does NOT elide Mov(Wd, Wd)
		// (kDontDiscardForSameWReg) — it emits a real ORR because the move
		// clears bits 63:32 of the X reg. getFlagReg(i) is gprF[i], so
		// Mov(gprFi, getFlagReg(bStatus[i])) is a no-op exactly when
		// bStatus[i]==i (identity ring phase / all-same-instance link). The
		// temp regs (gprT1-3) never alias gprF0-3, so guarding every emit on
		// dst!=src is correct in all four permutation branches and elides the
		// dead ORRs the old code emitted per block link.
		const auto movF = [](const a64::Register& d, const a64::Register& s) {
			if (d.GetCode() != s.GetCode())
				armAsm->Mov(d, s);
		};
		if (sortRegs == 1)
		{
			movF(gprF0, getFlagReg(bStatus[0]));
			movF(gprF1, getFlagReg(bStatus[1]));
			movF(gprF2, getFlagReg(bStatus[2]));
			movF(gprF3, getFlagReg(bStatus[3]));
		}
		else if (sortRegs == 2)
		{
			movF(gprT1, getFlagReg (bStatus[3]));
			movF(gprF0, getFlagReg (bStatus[0]));
			movF(gprF1, getFlagReg2(bStatus[1]));
			movF(gprF2, getFlagReg2(bStatus[2]));
			movF(gprF3, gprT1);
		}
		else if (sortRegs == 3)
		{
			int gFlag = (bStatus[0] == bStatus[1]) ? bStatus[2] : bStatus[1];
			movF(gprT1, getFlagReg (gFlag));
			movF(gprT2, getFlagReg (bStatus[3]));
			movF(gprF0, getFlagReg (bStatus[0]));
			movF(gprF1, getFlagReg3(bStatus[1]));
			movF(gprF2, getFlagReg4(bStatus[2]));
			movF(gprF3, gprT2);
		}
		else
		{
			// All four are distinct — need an extra temp. Use gprT3 (w11) which
			// is scratch in the ABI (not in VI pool).
			movF(gprT1, getFlagReg(bStatus[0]));
			movF(gprT2, getFlagReg(bStatus[1]));
			movF(gprT3, getFlagReg(bStatus[2]));
			movF(gprF3, getFlagReg(bStatus[3]));
			movF(gprF0, gprT1);
			movF(gprF1, gprT2);
			movF(gprF2, gprT3);
		}
	}

	if (doMFlagInsts && __Mac)
	{
		int bMac[4];
		sortFlag(mFC.xMac, bMac, mFC.cycles);
		armAsm->Ldr(qmmT1, a64::MemOperand(gprMVUFlag));
		mVUshuffleFlagVec(qmmT1, bMac, qmmT2);
		armAsm->Str(qmmT1, a64::MemOperand(gprMVUFlag));
	}

	if (doCFlagInsts && __Clip)
	{
		int bClip[4];
		sortFlag(mFC.xClip, bClip, mFC.cycles);
		armAsm->Ldr(qmmT2, a64::MemOperand(gprMVUFlag, 16));
		mVUshuffleFlagVec(qmmT2, bClip, qmmT1);
		armAsm->Str(qmmT2, a64::MemOperand(gprMVUFlag, 16));
	}
}
