RAM_BLOCK_TYPE=M4K
OPERATION_MODE=BIDIR_DUAL_PORT
WIDTH_A=32
WIDTHAD_A=11
NUMWORDS_A=2048
WIDTH_B=32
WIDTHAD_B=11
NUMWORDS_B=2048
LPM_TYPE=altsyncram
WIDTH_BYTEENA_A=1
WIDTH_BYTEENA_B=4
BYTE_SIZE=8
OUTDATA_REG_A=UNREGISTERED
OUTDATA_ACLR_A=NONE
OUTDATA_REG_B=UNREGISTERED
INDATA_REG_B=CLOCK1
ADDRESS_REG_B=CLOCK1
WRCONTROL_WRADDRESS_REG_B=CLOCK1
BYTEENA_REG_B=CLOCK1
OUTDATA_ACLR_B=NONE
CLOCK_ENABLE_INPUT_A=NORMAL
CLOCK_ENABLE_OUTPUT_A=BYPASS
CLOCK_ENABLE_INPUT_B=NORMAL
CLOCK_ENABLE_OUTPUT_B=BYPASS
POWER_UP_UNINITIALIZED=FALSE
INIT_FILE=insts_data.mif
INTENDED_DEVICE_FAMILY="Cyclone II"
DEVICE_FAMILY="Cyclone II"
data_a
wren_a
q_a
q_b
address_a
data_b
address_b
wren_b
byteena_b
clock0
clocken0
clock1
clocken1
