// Seed: 1906789168
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_3,
      id_4
  );
  output wire id_2;
  output logic [7:0] id_1;
  assign id_1[-1] = 1;
endmodule
module module_2 (
    input tri   id_0,
    input uwire id_1,
    input uwire id_2
    , id_4
);
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  logic id_6;
  ;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  inout wire id_1;
  notif1 primCall (id_2, id_3, id_1);
endmodule
