
-- Parsing `absval_ref.v' using frontend ` -vlog2k' --

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar24_SW_Release, released at Wed Mar 27 20:32:46 2024.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'absval_ref.v'

-- Running command `my_cmd foo bar' --
Arguments to my_cmd:
  my_cmd
  foo
  bar
Modules in current design:

End of script. Logfile hash: 93433d9641, CPU: user 0.00s system 0.00s, MEM: 21.93 MB peak
Yosys 0.39+149 (git sha1 94170388a, ccache g++ 9.4.0-1ubuntu1~20.04.2 -fPIC -Os)
Time spent: 96% 1x verific (0 sec), 2% 1x my_cmd (0 sec), ...
