{"hardware":{"processing_elems":["APU_C0","APU_C1","RPU_C1","APU_C2","APU_C3","RPU_C0"],"storage_elems":["PS_DDR4","TCM_RPU_C1","TCM_RPU_C0","FPGA_BRAM","PL_DDR4","OCM"],"communication_elems":["LPD_SWITCH","RPU_SWITCH","FPD_SWITCH","PS_DDR4_SWITCH","APU_SWITCH","PL_DDR4_SWITCH","TCM_RPU_C0_SWITCH","CCI_SWITCH","FPGA_BRAM_SWITCH","OCM_SWITCH","TCM_RPU_C1_SWITCH"],"topology_srcs":["OCM_SWITCH","OCM","PS_DDR4_SWITCH","PS_DDR4","PL_DDR4","PL_DDR4_SWITCH","APU_C2","APU_SWITCH","APU_C3","APU_SWITCH","APU_C0","APU_SWITCH","APU_C1","APU_SWITCH","RPU_C0","RPU_SWITCH","RPU_C1","RPU_SWITCH","TCM_RPU_C0_SWITCH","TCM_RPU_C0","TCM_RPU_C0_SWITCH","RPU_C0","TCM_RPU_C1_SWITCH","TCM_RPU_C1","TCM_RPU_C1_SWITCH","RPU_C1","FPGA_BRAM","FPGA_BRAM_SWITCH","FPGA_BRAM_SWITCH","FPD_SWITCH","FPGA_BRAM","FPD_SWITCH","FPGA_BRAM_SWITCH","LPD_SWITCH","FPGA_BRAM","LPD_SWITCH","FPGA_BRAM_SWITCH","PL_DDR4_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH","CCI_SWITCH","FPD_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","LPD_SWITCH","RPU_SWITCH","LPD_SWITCH","RPU_SWITCH","OCM_SWITCH","RPU_SWITCH","PS_DDR4_SWITCH","FPD_SWITCH","LPD_SWITCH","FPD_SWITCH","OCM_SWITCH"],"topology_dsts":["OCM","OCM_SWITCH","PS_DDR4","PS_DDR4_SWITCH","PL_DDR4_SWITCH","PL_DDR4","APU_SWITCH","APU_C2","APU_SWITCH","APU_C3","APU_SWITCH","APU_C0","APU_SWITCH","APU_C1","RPU_SWITCH","RPU_C0","RPU_SWITCH","RPU_C1","TCM_RPU_C0","TCM_RPU_C0_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH","TCM_RPU_C1","TCM_RPU_C1_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH","FPGA_BRAM_SWITCH","FPGA_BRAM","FPD_SWITCH","FPGA_BRAM_SWITCH","FPD_SWITCH","FPGA_BRAM","LPD_SWITCH","FPGA_BRAM_SWITCH","LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH","FPGA_BRAM_SWITCH","PL_DDR4_SWITCH","FPGA_BRAM","APU_SWITCH","CCI_SWITCH","FPD_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","CCI_SWITCH","LPD_SWITCH","RPU_SWITCH","OCM_SWITCH","RPU_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","LPD_SWITCH","FPD_SWITCH","OCM_SWITCH","FPD_SWITCH"],"processors_frequency":{"APU_C3":1000000000,"APU_C2":1000000000,"RPU_C1":600000000,"APU_C1":1000000000,"APU_C0":1000000000,"RPU_C0":600000000},"processors_provisions":{"RPU_C1":{"SW_Instructions":{"Flop":0.5,"IntegerOperation":1.0}},"APU_C3":{"SW_Instructions":{"Flop":0.5,"IntegerOperation":1.0}},"APU_C2":{"SW_Instructions":{"Flop":0.5,"IntegerOperation":1.0}},"RPU_C0":{"SW_Instructions":{"Flop":0.5,"IntegerOperation":1.0}},"APU_C1":{"SW_Instructions":{"IntegerOperation":1.0,"Flop":0.5}},"APU_C0":{"SW_Instructions":{"Flop":0.5,"IntegerOperation":1.0}}},"storage_sizes":{"PS_DDR4":32000000000,"PL_DDR4":32000000000,"FPGA_BRAM":32000000000,"TCM_RPU_C1":32000000000,"TCM_RPU_C0":32000000000,"OCM":32000000000},"communication_elements_max_channels":{"PL_DDR4_SWITCH":1,"PS_DDR4_SWITCH":1,"LPD_SWITCH":1,"APU_SWITCH":1,"FPGA_BRAM_SWITCH":1,"OCM_SWITCH":1,"CCI_SWITCH":1,"TCM_RPU_C0_SWITCH":1,"FPD_SWITCH":1,"TCM_RPU_C1_SWITCH":1,"RPU_SWITCH":1},"communication_elements_bit_per_sec_per_channel":{"TCM_RPU_C0_SWITCH":12800000000.0,"TCM_RPU_C1_SWITCH":12800000000.0,"PS_DDR4_SWITCH":21312000000.0,"APU_SWITCH":25600000000.0,"RPU_SWITCH":12800000000.0,"FPD_SWITCH":25600000000.0,"OCM_SWITCH":12800000000.0,"FPGA_BRAM_SWITCH":25600000000.0,"PL_DDR4_SWITCH":5328000000.0,"CCI_SWITCH":25600000000.0,"LPD_SWITCH":25600000000.0},"pre_computed_paths":{"RPU_C1":{"APU_C0":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"FPD_SWITCH":["RPU_SWITCH","OCM_SWITCH"],"APU_SWITCH":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH"],"LPD_SWITCH":["RPU_SWITCH"],"PL_DDR4":["RPU_SWITCH","LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C1_SWITCH":[],"FPGA_BRAM_SWITCH":["RPU_SWITCH","LPD_SWITCH"],"PL_DDR4_SWITCH":["RPU_SWITCH","LPD_SWITCH","FPGA_BRAM"],"TCM_RPU_C0_SWITCH":["RPU_SWITCH","RPU_C0"],"APU_C3":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"OCM":["RPU_SWITCH","OCM_SWITCH"],"CCI_SWITCH":["RPU_SWITCH","PS_DDR4_SWITCH"],"APU_C1":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"FPGA_BRAM":["RPU_SWITCH","LPD_SWITCH"],"PS_DDR4_SWITCH":["RPU_SWITCH"],"RPU_C0":["RPU_SWITCH"],"APU_C2":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"OCM_SWITCH":["RPU_SWITCH"],"RPU_SWITCH":[],"TCM_RPU_C1":["TCM_RPU_C1_SWITCH"],"TCM_RPU_C0":["RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"PS_DDR4":["RPU_SWITCH","PS_DDR4_SWITCH"]},"LPD_SWITCH":{"OCM":["RPU_SWITCH","OCM_SWITCH"],"FPGA_BRAM_SWITCH":[],"APU_C0":["CCI_SWITCH","APU_SWITCH"],"FPGA_BRAM":[],"TCM_RPU_C0_SWITCH":["RPU_SWITCH","RPU_C0"],"PL_DDR4_SWITCH":["FPGA_BRAM"],"APU_C3":["CCI_SWITCH","APU_SWITCH"],"OCM_SWITCH":["RPU_SWITCH"],"TCM_RPU_C1_SWITCH":["RPU_SWITCH","RPU_C1"],"FPD_SWITCH":[],"RPU_SWITCH":[],"PS_DDR4":["CCI_SWITCH","PS_DDR4_SWITCH"],"RPU_C1":["RPU_SWITCH"],"APU_SWITCH":["CCI_SWITCH"],"PL_DDR4":["FPGA_BRAM","PL_DDR4_SWITCH"],"APU_C1":["CCI_SWITCH","APU_SWITCH"],"RPU_C0":["RPU_SWITCH"],"PS_DDR4_SWITCH":["CCI_SWITCH"],"CCI_SWITCH":[],"TCM_RPU_C0":["RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C1":["RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"APU_C2":["CCI_SWITCH","APU_SWITCH"]},"TCM_RPU_C0_SWITCH":{"APU_SWITCH":["RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH"],"PL_DDR4":["RPU_C0","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C1":["RPU_C0","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"TCM_RPU_C1_SWITCH":["RPU_C0","RPU_SWITCH","RPU_C1"],"APU_C3":["RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"CCI_SWITCH":["RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH"],"APU_C1":["RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C0":[],"RPU_C1":["RPU_C0","RPU_SWITCH"],"PS_DDR4_SWITCH":["RPU_C0","RPU_SWITCH"],"FPGA_BRAM":["RPU_C0","RPU_SWITCH","LPD_SWITCH"],"PL_DDR4_SWITCH":["RPU_C0","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM"],"OCM":["RPU_C0","RPU_SWITCH","OCM_SWITCH"],"APU_C2":["RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"RPU_SWITCH":["RPU_C0"],"RPU_C0":[],"LPD_SWITCH":["RPU_C0","RPU_SWITCH"],"FPGA_BRAM_SWITCH":["RPU_C0","RPU_SWITCH","LPD_SWITCH"],"APU_C0":["RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"FPD_SWITCH":["RPU_C0","RPU_SWITCH","OCM_SWITCH"],"OCM_SWITCH":["RPU_C0","RPU_SWITCH"],"PS_DDR4":["RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH"]},"FPGA_BRAM_SWITCH":{"OCM":["FPD_SWITCH","OCM_SWITCH"],"APU_C0":["LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C2":["LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C0_SWITCH":["LPD_SWITCH","RPU_SWITCH","RPU_C0"],"PS_DDR4":["LPD_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"APU_C3":["LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C1":["LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C1":["LPD_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"LPD_SWITCH":[],"FPGA_BRAM":[],"RPU_C1":["LPD_SWITCH","RPU_SWITCH"],"PL_DDR4_SWITCH":[],"RPU_SWITCH":["LPD_SWITCH"],"RPU_C0":["LPD_SWITCH","RPU_SWITCH"],"OCM_SWITCH":["FPD_SWITCH"],"APU_SWITCH":["LPD_SWITCH","CCI_SWITCH"],"TCM_RPU_C1_SWITCH":["LPD_SWITCH","RPU_SWITCH","RPU_C1"],"TCM_RPU_C0":["LPD_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"FPD_SWITCH":[],"PS_DDR4_SWITCH":["LPD_SWITCH","CCI_SWITCH"],"PL_DDR4":["PL_DDR4_SWITCH"],"CCI_SWITCH":["LPD_SWITCH"]},"APU_C0":{"OCM":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","OCM_SWITCH"],"CCI_SWITCH":["APU_SWITCH"],"OCM_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"TCM_RPU_C0_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0"],"RPU_C1":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"APU_C2":["APU_SWITCH"],"FPD_SWITCH":["APU_SWITCH","CCI_SWITCH"],"RPU_C0":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"FPGA_BRAM_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"APU_C3":["APU_SWITCH"],"PL_DDR4":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C1_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1"],"PL_DDR4_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","FPGA_BRAM"],"TCM_RPU_C1":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"FPGA_BRAM":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"PS_DDR4_SWITCH":["APU_SWITCH","CCI_SWITCH"],"RPU_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"TCM_RPU_C0":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"LPD_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"APU_SWITCH":[],"APU_C1":["APU_SWITCH"],"PS_DDR4":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"]},"OCM":{"APU_SWITCH":["OCM_SWITCH","FPD_SWITCH","CCI_SWITCH"],"PL_DDR4_SWITCH":["OCM_SWITCH","FPD_SWITCH","FPGA_BRAM"],"APU_C3":["OCM_SWITCH","FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"PS_DDR4_SWITCH":["OCM_SWITCH","RPU_SWITCH"],"APU_C2":["OCM_SWITCH","FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"FPGA_BRAM":["OCM_SWITCH","FPD_SWITCH"],"OCM_SWITCH":[],"CCI_SWITCH":["OCM_SWITCH","FPD_SWITCH"],"LPD_SWITCH":["OCM_SWITCH","RPU_SWITCH"],"PL_DDR4":["OCM_SWITCH","FPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C1":["OCM_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"RPU_C0":["OCM_SWITCH","RPU_SWITCH"],"RPU_SWITCH":["OCM_SWITCH"],"TCM_RPU_C1_SWITCH":["OCM_SWITCH","RPU_SWITCH","RPU_C1"],"RPU_C1":["OCM_SWITCH","RPU_SWITCH"],"TCM_RPU_C0":["OCM_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C0_SWITCH":["OCM_SWITCH","RPU_SWITCH","RPU_C0"],"APU_C1":["OCM_SWITCH","FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"FPD_SWITCH":["OCM_SWITCH"],"PS_DDR4":["OCM_SWITCH","RPU_SWITCH","PS_DDR4_SWITCH"],"APU_C0":["OCM_SWITCH","FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"FPGA_BRAM_SWITCH":["OCM_SWITCH","FPD_SWITCH"]},"APU_C2":{"OCM":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","OCM_SWITCH"],"FPD_SWITCH":["APU_SWITCH","CCI_SWITCH"],"PS_DDR4_SWITCH":["APU_SWITCH","CCI_SWITCH"],"FPGA_BRAM_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"APU_C1":["APU_SWITCH"],"RPU_C1":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"PS_DDR4":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"APU_C3":["APU_SWITCH"],"CCI_SWITCH":["APU_SWITCH"],"TCM_RPU_C1":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"LPD_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"TCM_RPU_C1_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1"],"PL_DDR4":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"RPU_C0":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"APU_C0":["APU_SWITCH"],"OCM_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"TCM_RPU_C0":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C0_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0"],"APU_SWITCH":[],"RPU_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"PL_DDR4_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","FPGA_BRAM"],"FPGA_BRAM":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"]},"TCM_RPU_C1_SWITCH":{"APU_SWITCH":["RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH"],"FPGA_BRAM":["RPU_C1","RPU_SWITCH","LPD_SWITCH"],"TCM_RPU_C0":["RPU_C1","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"OCM":["RPU_C1","RPU_SWITCH","OCM_SWITCH"],"APU_C0":["RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C1":["RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"PL_DDR4":["RPU_C1","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"PS_DDR4":["RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH"],"TCM_RPU_C0_SWITCH":["RPU_C1","RPU_SWITCH","RPU_C0"],"PS_DDR4_SWITCH":["RPU_C1","RPU_SWITCH"],"APU_C3":["RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"FPGA_BRAM_SWITCH":["RPU_C1","RPU_SWITCH","LPD_SWITCH"],"FPD_SWITCH":["RPU_C1","RPU_SWITCH","OCM_SWITCH"],"RPU_SWITCH":["RPU_C1"],"RPU_C0":["RPU_C1","RPU_SWITCH"],"TCM_RPU_C1":[],"LPD_SWITCH":["RPU_C1","RPU_SWITCH"],"APU_C2":["RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"CCI_SWITCH":["RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH"],"PL_DDR4_SWITCH":["RPU_C1","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM"],"RPU_C1":[],"OCM_SWITCH":["RPU_C1","RPU_SWITCH"]},"OCM_SWITCH":{"RPU_C0":["RPU_SWITCH"],"FPD_SWITCH":[],"PS_DDR4_SWITCH":["RPU_SWITCH"],"PL_DDR4":["FPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"RPU_C1":["RPU_SWITCH"],"APU_C0":["FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_SWITCH":["FPD_SWITCH","CCI_SWITCH"],"FPGA_BRAM_SWITCH":["FPD_SWITCH"],"FPGA_BRAM":["FPD_SWITCH"],"APU_C2":["FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"PS_DDR4":["RPU_SWITCH","PS_DDR4_SWITCH"],"APU_C3":["FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"CCI_SWITCH":["FPD_SWITCH"],"RPU_SWITCH":[],"TCM_RPU_C1_SWITCH":["RPU_SWITCH","RPU_C1"],"LPD_SWITCH":["RPU_SWITCH"],"TCM_RPU_C0":["RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"OCM":[],"TCM_RPU_C0_SWITCH":["RPU_SWITCH","RPU_C0"],"PL_DDR4_SWITCH":["FPD_SWITCH","FPGA_BRAM"],"TCM_RPU_C1":["RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"APU_C1":["FPD_SWITCH","CCI_SWITCH","APU_SWITCH"]},"RPU_C0":{"FPD_SWITCH":["RPU_SWITCH","OCM_SWITCH"],"PS_DDR4_SWITCH":["RPU_SWITCH"],"PL_DDR4_SWITCH":["RPU_SWITCH","LPD_SWITCH","FPGA_BRAM"],"APU_C1":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"OCM":["RPU_SWITCH","OCM_SWITCH"],"FPGA_BRAM_SWITCH":["RPU_SWITCH","LPD_SWITCH"],"APU_SWITCH":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH"],"PS_DDR4":["RPU_SWITCH","PS_DDR4_SWITCH"],"FPGA_BRAM":["RPU_SWITCH","LPD_SWITCH"],"TCM_RPU_C1_SWITCH":["RPU_SWITCH","RPU_C1"],"CCI_SWITCH":["RPU_SWITCH","PS_DDR4_SWITCH"],"RPU_C1":["RPU_SWITCH"],"TCM_RPU_C1":["RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"PL_DDR4":["RPU_SWITCH","LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C0_SWITCH":[],"LPD_SWITCH":["RPU_SWITCH"],"APU_C2":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C3":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"OCM_SWITCH":["RPU_SWITCH"],"APU_C0":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C0":["TCM_RPU_C0_SWITCH"],"RPU_SWITCH":[]},"CCI_SWITCH":{"TCM_RPU_C1_SWITCH":["PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1"],"PL_DDR4_SWITCH":["FPD_SWITCH","FPGA_BRAM"],"LPD_SWITCH":["FPD_SWITCH"],"TCM_RPU_C1":["PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"FPGA_BRAM":["FPD_SWITCH"],"RPU_C1":["PS_DDR4_SWITCH","RPU_SWITCH"],"FPGA_BRAM_SWITCH":["FPD_SWITCH"],"RPU_SWITCH":["PS_DDR4_SWITCH"],"RPU_C0":["PS_DDR4_SWITCH","RPU_SWITCH"],"TCM_RPU_C0_SWITCH":["PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0"],"PS_DDR4_SWITCH":[],"OCM":["FPD_SWITCH","OCM_SWITCH"],"APU_SWITCH":[],"PS_DDR4":["PS_DDR4_SWITCH"],"APU_C3":["APU_SWITCH"],"APU_C1":["APU_SWITCH"],"APU_C2":["APU_SWITCH"],"OCM_SWITCH":["FPD_SWITCH"],"APU_C0":["APU_SWITCH"],"PL_DDR4":["FPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C0":["PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"FPD_SWITCH":[]},"APU_C1":{"TCM_RPU_C0_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0"],"TCM_RPU_C1":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"PS_DDR4_SWITCH":["APU_SWITCH","CCI_SWITCH"],"TCM_RPU_C0":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"PL_DDR4":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C1_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1"],"OCM_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"RPU_C0":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"APU_SWITCH":[],"RPU_C1":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"APU_C0":["APU_SWITCH"],"LPD_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"APU_C2":["APU_SWITCH"],"APU_C3":["APU_SWITCH"],"CCI_SWITCH":["APU_SWITCH"],"FPGA_BRAM_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"PS_DDR4":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"FPGA_BRAM":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"FPD_SWITCH":["APU_SWITCH","CCI_SWITCH"],"PL_DDR4_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","FPGA_BRAM"],"OCM":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","OCM_SWITCH"],"RPU_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"]},"PS_DDR4":{"FPGA_BRAM":["PS_DDR4_SWITCH","RPU_SWITCH","LPD_SWITCH"],"PL_DDR4_SWITCH":["PS_DDR4_SWITCH","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM"],"TCM_RPU_C1":["PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"APU_C2":["PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C1_SWITCH":["PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1"],"RPU_C0":["PS_DDR4_SWITCH","RPU_SWITCH"],"TCM_RPU_C0_SWITCH":["PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0"],"PS_DDR4_SWITCH":[],"OCM_SWITCH":["PS_DDR4_SWITCH","RPU_SWITCH"],"CCI_SWITCH":["PS_DDR4_SWITCH"],"APU_SWITCH":["PS_DDR4_SWITCH","CCI_SWITCH"],"RPU_SWITCH":["PS_DDR4_SWITCH"],"APU_C0":["PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"FPGA_BRAM_SWITCH":["PS_DDR4_SWITCH","RPU_SWITCH","LPD_SWITCH"],"RPU_C1":["PS_DDR4_SWITCH","RPU_SWITCH"],"LPD_SWITCH":["PS_DDR4_SWITCH","RPU_SWITCH"],"APU_C3":["PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"OCM":["PS_DDR4_SWITCH","RPU_SWITCH","OCM_SWITCH"],"APU_C1":["PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"FPD_SWITCH":["PS_DDR4_SWITCH","CCI_SWITCH"],"TCM_RPU_C0":["PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"PL_DDR4":["PS_DDR4_SWITCH","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"]},"FPGA_BRAM":{"PS_DDR4":["LPD_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"TCM_RPU_C1":["LPD_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"FPGA_BRAM_SWITCH":[],"RPU_C0":["LPD_SWITCH","RPU_SWITCH"],"OCM_SWITCH":["FPD_SWITCH"],"OCM":["FPD_SWITCH","OCM_SWITCH"],"PL_DDR4":["PL_DDR4_SWITCH"],"PL_DDR4_SWITCH":[],"RPU_SWITCH":["LPD_SWITCH"],"APU_C3":["LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C1":["LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"FPD_SWITCH":[],"TCM_RPU_C1_SWITCH":["LPD_SWITCH","RPU_SWITCH","RPU_C1"],"TCM_RPU_C0":["LPD_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"APU_C0":["LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"RPU_C1":["LPD_SWITCH","RPU_SWITCH"],"APU_C2":["LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"CCI_SWITCH":["LPD_SWITCH"],"PS_DDR4_SWITCH":["LPD_SWITCH","CCI_SWITCH"],"APU_SWITCH":["LPD_SWITCH","CCI_SWITCH"],"TCM_RPU_C0_SWITCH":["LPD_SWITCH","RPU_SWITCH","RPU_C0"],"LPD_SWITCH":[]},"FPD_SWITCH":{"APU_C0":["CCI_SWITCH","APU_SWITCH"],"FPGA_BRAM_SWITCH":[],"PS_DDR4_SWITCH":["CCI_SWITCH"],"CCI_SWITCH":[],"OCM":["OCM_SWITCH"],"TCM_RPU_C1":["OCM_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"APU_SWITCH":["CCI_SWITCH"],"LPD_SWITCH":[],"APU_C3":["CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C1_SWITCH":["OCM_SWITCH","RPU_SWITCH","RPU_C1"],"RPU_SWITCH":["OCM_SWITCH"],"PL_DDR4_SWITCH":["FPGA_BRAM"],"PL_DDR4":["FPGA_BRAM","PL_DDR4_SWITCH"],"RPU_C1":["OCM_SWITCH","RPU_SWITCH"],"TCM_RPU_C0":["OCM_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C0_SWITCH":["OCM_SWITCH","RPU_SWITCH","RPU_C0"],"APU_C2":["CCI_SWITCH","APU_SWITCH"],"OCM_SWITCH":[],"APU_C1":["CCI_SWITCH","APU_SWITCH"],"FPGA_BRAM":[],"PS_DDR4":["CCI_SWITCH","PS_DDR4_SWITCH"],"RPU_C0":["OCM_SWITCH","RPU_SWITCH"]},"TCM_RPU_C0":{"TCM_RPU_C1":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"PL_DDR4":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"FPGA_BRAM_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","LPD_SWITCH"],"APU_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH"],"RPU_C0":["TCM_RPU_C0_SWITCH"],"PS_DDR4_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH"],"PS_DDR4":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH"],"OCM_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH"],"TCM_RPU_C1_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","RPU_C1"],"FPGA_BRAM":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","LPD_SWITCH"],"TCM_RPU_C0_SWITCH":[],"APU_C0":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"RPU_C1":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH"],"LPD_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH"],"RPU_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0"],"APU_C3":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"PL_DDR4_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM"],"APU_C1":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"FPD_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","OCM_SWITCH"],"APU_C2":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"CCI_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH"],"OCM":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","OCM_SWITCH"]},"RPU_SWITCH":{"TCM_RPU_C1":["RPU_C1","TCM_RPU_C1_SWITCH"],"FPD_SWITCH":["OCM_SWITCH"],"OCM_SWITCH":[],"RPU_C1":[],"OCM":["OCM_SWITCH"],"LPD_SWITCH":[],"APU_C1":["PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C2":["PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C3":["PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"PL_DDR4_SWITCH":["LPD_SWITCH","FPGA_BRAM"],"PS_DDR4":["PS_DDR4_SWITCH"],"RPU_C0":[],"CCI_SWITCH":["PS_DDR4_SWITCH"],"TCM_RPU_C0_SWITCH":["RPU_C0"],"PL_DDR4":["LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"FPGA_BRAM":["LPD_SWITCH"],"TCM_RPU_C1_SWITCH":["RPU_C1"],"APU_SWITCH":["PS_DDR4_SWITCH","CCI_SWITCH"],"PS_DDR4_SWITCH":[],"APU_C0":["PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"FPGA_BRAM_SWITCH":["LPD_SWITCH"],"TCM_RPU_C0":["RPU_C0","TCM_RPU_C0_SWITCH"]},"PL_DDR4":{"APU_SWITCH":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","CCI_SWITCH"],"PS_DDR4_SWITCH":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","CCI_SWITCH"],"FPGA_BRAM":["PL_DDR4_SWITCH"],"TCM_RPU_C1_SWITCH":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","RPU_SWITCH","RPU_C1"],"APU_C0":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C1":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"FPD_SWITCH":["PL_DDR4_SWITCH","FPGA_BRAM"],"APU_C3":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"RPU_C1":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","RPU_SWITCH"],"RPU_SWITCH":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH"],"CCI_SWITCH":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH"],"FPGA_BRAM_SWITCH":["PL_DDR4_SWITCH"],"RPU_C0":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","RPU_SWITCH"],"TCM_RPU_C0":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"PS_DDR4":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"OCM_SWITCH":["PL_DDR4_SWITCH","FPGA_BRAM","FPD_SWITCH"],"OCM":["PL_DDR4_SWITCH","FPGA_BRAM","FPD_SWITCH","OCM_SWITCH"],"LPD_SWITCH":["PL_DDR4_SWITCH","FPGA_BRAM"],"APU_C1":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"PL_DDR4_SWITCH":[],"APU_C2":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C0_SWITCH":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","RPU_SWITCH","RPU_C0"]},"PS_DDR4_SWITCH":{"TCM_RPU_C1":["RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"FPGA_BRAM":["RPU_SWITCH","LPD_SWITCH"],"TCM_RPU_C0":["RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"FPGA_BRAM_SWITCH":["RPU_SWITCH","LPD_SWITCH"],"LPD_SWITCH":["RPU_SWITCH"],"APU_C3":["CCI_SWITCH","APU_SWITCH"],"RPU_C0":["RPU_SWITCH"],"OCM_SWITCH":["RPU_SWITCH"],"APU_SWITCH":["CCI_SWITCH"],"PL_DDR4":["RPU_SWITCH","LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"PL_DDR4_SWITCH":["RPU_SWITCH","LPD_SWITCH","FPGA_BRAM"],"PS_DDR4":[],"OCM":["RPU_SWITCH","OCM_SWITCH"],"TCM_RPU_C1_SWITCH":["RPU_SWITCH","RPU_C1"],"APU_C1":["CCI_SWITCH","APU_SWITCH"],"RPU_C1":["RPU_SWITCH"],"FPD_SWITCH":["CCI_SWITCH"],"CCI_SWITCH":[],"TCM_RPU_C0_SWITCH":["RPU_SWITCH","RPU_C0"],"RPU_SWITCH":[],"APU_C2":["CCI_SWITCH","APU_SWITCH"],"APU_C0":["CCI_SWITCH","APU_SWITCH"]},"TCM_RPU_C1":{"TCM_RPU_C1_SWITCH":[],"LPD_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH"],"APU_C1":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"OCM_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH"],"PS_DDR4":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH"],"APU_C3":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH"],"OCM":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","OCM_SWITCH"],"APU_C2":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"FPGA_BRAM":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","LPD_SWITCH"],"FPGA_BRAM_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","LPD_SWITCH"],"TCM_RPU_C0":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"PL_DDR4_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM"],"RPU_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1"],"FPD_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","OCM_SWITCH"],"RPU_C0":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH"],"PL_DDR4":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C0_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","RPU_C0"],"RPU_C1":["TCM_RPU_C1_SWITCH"],"APU_C0":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"PS_DDR4_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH"],"CCI_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH"]},"PL_DDR4_SWITCH":{"TCM_RPU_C0":["FPGA_BRAM","LPD_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"FPGA_BRAM_SWITCH":[],"RPU_C1":["FPGA_BRAM","LPD_SWITCH","RPU_SWITCH"],"PS_DDR4_SWITCH":["FPGA_BRAM","LPD_SWITCH","CCI_SWITCH"],"APU_C3":["FPGA_BRAM","LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C0_SWITCH":["FPGA_BRAM","LPD_SWITCH","RPU_SWITCH","RPU_C0"],"CCI_SWITCH":["FPGA_BRAM","LPD_SWITCH"],"RPU_C0":["FPGA_BRAM","LPD_SWITCH","RPU_SWITCH"],"TCM_RPU_C1_SWITCH":["FPGA_BRAM","LPD_SWITCH","RPU_SWITCH","RPU_C1"],"LPD_SWITCH":["FPGA_BRAM"],"OCM":["FPGA_BRAM","FPD_SWITCH","OCM_SWITCH"],"PS_DDR4":["FPGA_BRAM","LPD_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"APU_C0":["FPGA_BRAM","LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"RPU_SWITCH":["FPGA_BRAM","LPD_SWITCH"],"TCM_RPU_C1":["FPGA_BRAM","LPD_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"OCM_SWITCH":["FPGA_BRAM","FPD_SWITCH"],"FPD_SWITCH":["FPGA_BRAM"],"APU_C2":["FPGA_BRAM","LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_SWITCH":["FPGA_BRAM","LPD_SWITCH","CCI_SWITCH"],"FPGA_BRAM":[],"PL_DDR4":[],"APU_C1":["FPGA_BRAM","LPD_SWITCH","CCI_SWITCH","APU_SWITCH"]},"APU_C3":{"FPGA_BRAM":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"OCM_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"CCI_SWITCH":["APU_SWITCH"],"TCM_RPU_C1_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1"],"TCM_RPU_C0_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0"],"FPD_SWITCH":["APU_SWITCH","CCI_SWITCH"],"RPU_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"TCM_RPU_C1":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"APU_C2":["APU_SWITCH"],"PS_DDR4":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"RPU_C0":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"LPD_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"RPU_C1":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"OCM":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","OCM_SWITCH"],"FPGA_BRAM_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"APU_C1":["APU_SWITCH"],"APU_SWITCH":[],"TCM_RPU_C0":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"PL_DDR4":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"PS_DDR4_SWITCH":["APU_SWITCH","CCI_SWITCH"],"APU_C0":["APU_SWITCH"],"PL_DDR4_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","FPGA_BRAM"]},"APU_SWITCH":{"PS_DDR4":["CCI_SWITCH","PS_DDR4_SWITCH"],"OCM":["CCI_SWITCH","FPD_SWITCH","OCM_SWITCH"],"TCM_RPU_C1_SWITCH":["CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1"],"APU_C0":[],"APU_C2":[],"TCM_RPU_C0_SWITCH":["CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0"],"TCM_RPU_C1":["CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"APU_C3":[],"FPGA_BRAM_SWITCH":["CCI_SWITCH","FPD_SWITCH"],"PL_DDR4_SWITCH":["CCI_SWITCH","FPD_SWITCH","FPGA_BRAM"],"RPU_C0":["CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"FPD_SWITCH":["CCI_SWITCH"],"LPD_SWITCH":["CCI_SWITCH","FPD_SWITCH"],"PL_DDR4":["CCI_SWITCH","FPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"RPU_C1":["CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"OCM_SWITCH":["CCI_SWITCH","FPD_SWITCH"],"APU_C1":[],"PS_DDR4_SWITCH":["CCI_SWITCH"],"CCI_SWITCH":[],"TCM_RPU_C0":["CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"RPU_SWITCH":["CCI_SWITCH","PS_DDR4_SWITCH"],"FPGA_BRAM":["CCI_SWITCH","FPD_SWITCH"]}}},"runtimes":{"runtimes":["APU_C2_Scheduler","APU_C1_Scheduler","RPU_C0_Scheduler","APU_C0_Scheduler","RPU_C1_Scheduler","APU_C3_Scheduler"],"processors":["RPU_C1","RPU_C0","APU_C3","APU_C1","APU_C0","APU_C2"],"runtime_host":{"APU_C2_Scheduler":"APU_C2","APU_C3_Scheduler":"APU_C3","RPU_C0_Scheduler":"RPU_C0","APU_C1_Scheduler":"APU_C1","RPU_C1_Scheduler":"RPU_C1","APU_C0_Scheduler":"APU_C0"},"processor_affinities":{"APU_C0":"APU_C0_Scheduler","RPU_C0":"RPU_C0_Scheduler","APU_C3":"APU_C3_Scheduler","APU_C1":"APU_C1_Scheduler","APU_C2":"APU_C2_Scheduler","RPU_C1":"RPU_C1_Scheduler"},"is_bare_metal":["APU_C0_Scheduler","RPU_C1_Scheduler","APU_C3_Scheduler","APU_C2_Scheduler","RPU_C0_Scheduler","APU_C1_Scheduler"],"is_fixed_priority":[],"is_preemptive":[],"is_earliest_deadline_first":[],"is_super_loop":["APU_C0_Scheduler","RPU_C0_Scheduler","APU_C2_Scheduler","APU_C1_Scheduler","RPU_C1_Scheduler","APU_C3_Scheduler"]}}