#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26c6280 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26d72d0 .scope module, "tb" "tb" 3 106;
 .timescale -12 -12;
L_0x26c4200 .functor NOT 1, L_0x2721ac0, C4<0>, C4<0>, C4<0>;
L_0x26c46a0 .functor XOR 1, L_0x27216e0, L_0x2721810, C4<0>, C4<0>;
L_0x26c4de0 .functor XOR 1, L_0x26c46a0, L_0x2721950, C4<0>, C4<0>;
v0x27104e0_0 .net *"_ivl_10", 0 0, L_0x2721950;  1 drivers
v0x27105e0_0 .net *"_ivl_12", 0 0, L_0x26c4de0;  1 drivers
v0x27106c0_0 .net *"_ivl_2", 0 0, L_0x2721640;  1 drivers
v0x2710780_0 .net *"_ivl_4", 0 0, L_0x27216e0;  1 drivers
v0x2710860_0 .net *"_ivl_6", 0 0, L_0x2721810;  1 drivers
v0x2710990_0 .net *"_ivl_8", 0 0, L_0x26c46a0;  1 drivers
v0x2710a70_0 .net "areset", 0 0, L_0x26c4440;  1 drivers
v0x2710b10_0 .var "clk", 0 0;
v0x2710bb0_0 .net "j", 0 0, v0x270f0f0_0;  1 drivers
v0x2710ce0_0 .net "k", 0 0, v0x270f1c0_0;  1 drivers
v0x2710d80_0 .net "out_dut", 0 0, v0x2710080_0;  1 drivers
v0x2710e20_0 .net "out_ref", 0 0, L_0x27214b0;  1 drivers
v0x2710ec0_0 .var/2u "stats1", 159 0;
v0x2710f60_0 .var/2u "strobe", 0 0;
v0x2711020_0 .net "tb_match", 0 0, L_0x2721ac0;  1 drivers
v0x27110c0_0 .net "tb_mismatch", 0 0, L_0x26c4200;  1 drivers
v0x2711160_0 .net "wavedrom_enable", 0 0, v0x270f3f0_0;  1 drivers
v0x2711200_0 .net "wavedrom_title", 511 0, v0x270f490_0;  1 drivers
L_0x2721640 .concat [ 1 0 0 0], L_0x27214b0;
L_0x27216e0 .concat [ 1 0 0 0], L_0x27214b0;
L_0x2721810 .concat [ 1 0 0 0], v0x2710080_0;
L_0x2721950 .concat [ 1 0 0 0], L_0x27214b0;
L_0x2721ac0 .cmp/eeq 1, L_0x2721640, L_0x26c4de0;
S_0x26d7460 .scope module, "good1" "reference_module" 3 149, 3 4 0, S_0x26d72d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "j";
    .port_info 2 /INPUT 1 "k";
    .port_info 3 /INPUT 1 "areset";
    .port_info 4 /OUTPUT 1 "out";
P_0x26eabc0 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0x26eac00 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
v0x26c7cd0_0 .net *"_ivl_0", 31 0, L_0x2711320;  1 drivers
L_0x7f40afe2f018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26c8140_0 .net *"_ivl_3", 30 0, L_0x7f40afe2f018;  1 drivers
L_0x7f40afe2f060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x26c4270_0 .net/2u *"_ivl_4", 31 0, L_0x7f40afe2f060;  1 drivers
v0x26c44b0_0 .net "areset", 0 0, L_0x26c4440;  alias, 1 drivers
v0x26c4770_0 .net "clk", 0 0, v0x2710b10_0;  1 drivers
v0x26c4f30_0 .net "j", 0 0, v0x270f0f0_0;  alias, 1 drivers
v0x26c53f0_0 .net "k", 0 0, v0x270f1c0_0;  alias, 1 drivers
v0x270db00_0 .var "next", 0 0;
v0x270dbc0_0 .net "out", 0 0, L_0x27214b0;  alias, 1 drivers
v0x270dd10_0 .var "state", 0 0;
E_0x26d5640 .event posedge, v0x26c44b0_0, v0x26c4770_0;
E_0x26d4f30 .event anyedge, v0x270dd10_0, v0x26c4f30_0, v0x26c53f0_0;
L_0x2711320 .concat [ 1 31 0 0], v0x270dd10_0, L_0x7f40afe2f018;
L_0x27214b0 .cmp/eq 32, L_0x2711320, L_0x7f40afe2f060;
S_0x270de70 .scope module, "stim1" "stimulus_gen" 3 143, 3 33 0, S_0x26d72d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "j";
    .port_info 2 /OUTPUT 1 "k";
    .port_info 3 /OUTPUT 1 "areset";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
    .port_info 6 /INPUT 1 "tb_match";
L_0x26c4440 .functor BUFZ 1, v0x270f2b0_0, C4<0>, C4<0>, C4<0>;
v0x270ee30_0 .net "areset", 0 0, L_0x26c4440;  alias, 1 drivers
v0x270ef20_0 .net "clk", 0 0, v0x2710b10_0;  alias, 1 drivers
v0x270eff0_0 .var "d", 23 0;
v0x270f0f0_0 .var "j", 0 0;
v0x270f1c0_0 .var "k", 0 0;
v0x270f2b0_0 .var "reset", 0 0;
v0x270f350_0 .net "tb_match", 0 0, L_0x2721ac0;  alias, 1 drivers
v0x270f3f0_0 .var "wavedrom_enable", 0 0;
v0x270f490_0 .var "wavedrom_title", 511 0;
E_0x26bb9f0/0 .event negedge, v0x26c4770_0;
E_0x26bb9f0/1 .event posedge, v0x26c4770_0;
E_0x26bb9f0 .event/or E_0x26bb9f0/0, E_0x26bb9f0/1;
S_0x270e130 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 93, 3 93 0, S_0x270de70;
 .timescale -12 -12;
v0x270e370_0 .var/2s "i", 31 0;
E_0x26efd30 .event posedge, v0x26c4770_0;
S_0x270e470 .scope task, "reset_test" "reset_test" 3 44, 3 44 0, S_0x270de70;
 .timescale -12 -12;
v0x270e690_0 .var/2u "arfail", 0 0;
v0x270e770_0 .var "async", 0 0;
v0x270e830_0 .var/2u "datafail", 0 0;
v0x270e8d0_0 .var/2u "srfail", 0 0;
E_0x26f0050 .event negedge, v0x26c4770_0;
TD_tb.stim1.reset_test ;
    %wait E_0x26efd30;
    %wait E_0x26efd30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x270f2b0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26efd30;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x26f0050;
    %load/vec4 v0x270f350_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x270e830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x270f2b0_0, 0;
    %wait E_0x26efd30;
    %load/vec4 v0x270f350_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x270e690_0, 0, 1;
    %wait E_0x26efd30;
    %load/vec4 v0x270f350_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x270e8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x270f2b0_0, 0;
    %load/vec4 v0x270e8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 58 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x270e690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x270e770_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x270e830_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x270e770_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 60 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x270e990 .scope task, "wavedrom_start" "wavedrom_start" 3 71, 3 71 0, S_0x270de70;
 .timescale -12 -12;
v0x270eb70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x270ec50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 74, 3 74 0, S_0x270de70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x270f700 .scope module, "top_module1" "top_module" 3 156, 4 1 0, S_0x26d72d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "j";
    .port_info 2 /INPUT 1 "k";
    .port_info 3 /INPUT 1 "areset";
    .port_info 4 /OUTPUT 1 "out";
P_0x270f8c0 .param/l "A" 0 4 12, C4<0>;
P_0x270f900 .param/l "B" 0 4 13, C4<1>;
v0x270fb90_0 .net "areset", 0 0, L_0x26c4440;  alias, 1 drivers
v0x270fca0_0 .net "clk", 0 0, v0x2710b10_0;  alias, 1 drivers
v0x270fdb0_0 .net "j", 0 0, v0x270f0f0_0;  alias, 1 drivers
v0x270fea0_0 .net "k", 0 0, v0x270f1c0_0;  alias, 1 drivers
v0x270ff90_0 .var "next_state", 0 0;
v0x2710080_0 .var "out", 0 0;
v0x2710120_0 .var "state", 0 0;
E_0x26d5450 .event anyedge, v0x2710120_0;
E_0x270fb30 .event anyedge, v0x2710120_0, v0x26c4f30_0, v0x26c53f0_0;
S_0x2710280 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 165, 3 165 0, S_0x26d72d0;
 .timescale -12 -12;
E_0x2710460 .event anyedge, v0x2710f60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2710f60_0;
    %nor/r;
    %assign/vec4 v0x2710f60_0, 0;
    %wait E_0x2710460;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x270de70;
T_4 ;
    %pushi/vec4 1387519, 0, 24;
    %store/vec4 v0x270eff0_0, 0, 24;
    %end;
    .thread T_4, $init;
    .scope S_0x270de70;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x270f2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x270f0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x270f1c0_0, 0;
    %wait E_0x26efd30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x270f2b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x270f0f0_0, 0;
    %wait E_0x26efd30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x270f0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270e770_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x270e470;
    %join;
    %fork t_1, S_0x270e130;
    %jmp t_0;
    .scope S_0x270e130;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x270e370_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x270e370_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x26efd30;
    %load/vec4 v0x270eff0_0;
    %pushi/vec4 22, 0, 34;
    %load/vec4 v0x270e370_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %pad/s 34;
    %sub;
    %part/s 2;
    %split/vec4 1;
    %assign/vec4 v0x270f0f0_0, 0;
    %assign/vec4 v0x270f1c0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x270e370_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x270e370_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x270de70;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x270ec50;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26bb9f0;
    %vpi_func 3 97 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x270f1c0_0, 0;
    %assign/vec4 v0x270f0f0_0, 0;
    %vpi_func 3 98 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x270f2b0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 101 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x26d7460;
T_6 ;
Ewait_0 .event/or E_0x26d4f30, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x270dd10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x26c4f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.3, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.4, 8;
T_6.3 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.4, 8;
 ; End of false expr.
    %blend;
T_6.4;
    %pad/s 1;
    %store/vec4 v0x270db00_0, 0, 1;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x26c53f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.5, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.6, 8;
T_6.5 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_6.6, 8;
 ; End of false expr.
    %blend;
T_6.6;
    %pad/s 1;
    %store/vec4 v0x270db00_0, 0, 1;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x26d7460;
T_7 ;
    %wait E_0x26d5640;
    %load/vec4 v0x26c44b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x270dd10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x270db00_0;
    %assign/vec4 v0x270dd10_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x270f700;
T_8 ;
    %wait E_0x270fb30;
    %load/vec4 v0x2710120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270ff90_0, 0, 1;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x270fdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270ff90_0, 0, 1;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270ff90_0, 0, 1;
T_8.5 ;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x270fea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270ff90_0, 0, 1;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270ff90_0, 0, 1;
T_8.7 ;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x270f700;
T_9 ;
    %wait E_0x26d5640;
    %load/vec4 v0x270fb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2710120_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x270ff90_0;
    %assign/vec4 v0x2710120_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x270f700;
T_10 ;
    %wait E_0x26d5450;
    %load/vec4 v0x2710120_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2710080_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2710080_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x26d72d0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2710b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2710f60_0, 0, 1;
    %end;
    .thread T_11, $init;
    .scope S_0x26d72d0;
T_12 ;
T_12.0 ;
    %delay 5, 0;
    %load/vec4 v0x2710b10_0;
    %inv;
    %store/vec4 v0x2710b10_0, 0, 1;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x26d72d0;
T_13 ;
    %vpi_call/w 3 135 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 136 "$dumpvars", 32'sb00000000000000000000000000000001, v0x270ef20_0, v0x27110c0_0, v0x2710b10_0, v0x2710bb0_0, v0x2710ce0_0, v0x2710a70_0, v0x2710e20_0, v0x2710d80_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x26d72d0;
T_14 ;
    %load/vec4 v0x2710ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x2710ec0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2710ec0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 174 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.1;
T_14.0 ;
    %vpi_call/w 3 175 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_14.1 ;
    %load/vec4 v0x2710ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2710ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 177 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 178 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2710ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2710ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 179 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_14, $final;
    .scope S_0x26d72d0;
T_15 ;
    %wait E_0x26bb9f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2710ec0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2710ec0_0, 4, 32;
    %load/vec4 v0x2711020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x2710ec0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_func 3 190 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2710ec0_0, 4, 32;
T_15.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2710ec0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2710ec0_0, 4, 32;
T_15.0 ;
    %load/vec4 v0x2710e20_0;
    %load/vec4 v0x2710e20_0;
    %load/vec4 v0x2710d80_0;
    %xor;
    %load/vec4 v0x2710e20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.4, 6;
    %load/vec4 v0x2710ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %vpi_func 3 194 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2710ec0_0, 4, 32;
T_15.6 ;
    %load/vec4 v0x2710ec0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2710ec0_0, 4, 32;
T_15.4 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm2/fsm2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/machine/fsm2/iter0/response2/top_module.sv";
