$date
  Mon Sep 19 22:48:06 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module example $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ y $end
$var reg 1 % ab $end
$var reg 1 & bb $end
$var reg 1 ' cb $end
$var reg 1 ( n1 $end
$var reg 1 ) n2 $end
$var reg 1 * n3 $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
U$
U%
U&
U'
U(
U)
U*
#1000000
1%
1&
1'
#2000000
0)
0*
#3000000
1(
#7000000
1$
#10000000
1#
#11000000
0'
#12000000
#13000000
0(
#17000000
0$
#20000000
1"
0#
#21000000
0&
1'
#22000000
#23000000
#30000000
1#
#31000000
0'
#32000000
#33000000
#40000000
1!
0"
0#
#41000000
0%
1&
1'
#42000000
#43000000
1)
#47000000
1$
#50000000
1#
#51000000
0'
#52000000
1*
#53000000
0)
#56000000
1$
#57000000
1$
#60000000
1"
0#
#61000000
0&
1'
#62000000
0*
#63000000
#66000000
0$
#70000000
1#
#71000000
0'
#72000000
#73000000
#80000000
