$date
	Sun Apr 10 17:11:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! qb $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ r $end
$var reg 1 % s $end
$scope module uut $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 # clk $end
$var wire 1 " q $end
$var wire 1 ! qb $end
$var wire 1 $ r $end
$var wire 1 % s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
1&
1%
0$
0#
x"
x!
$end
#5
0!
1"
0&
1#
#10
1&
0#
0%
#15
1#
#20
0#
1$
#25
0"
1!
0'
1#
#30
1'
0#
0$
#35
1#
#40
0#
1$
1%
#45
1"
0&
0'
1#
#50
0"
1'
1&
0#
0$
0%
#55
1#
#60
0#
