{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508409708420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508409708435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 12:41:47 2017 " "Processing started: Thu Oct 19 12:41:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508409708435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508409708435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECA1_Assignment1 -c ECA1_Assignment1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECA1_Assignment1 -c ECA1_Assignment1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508409708435 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Quartus II" 0 -1 1508409712157 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508409712789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eca1_assignment1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eca1_assignment1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ECA1_Assignment1-Behavioral " "Found design unit 1: ECA1_Assignment1-Behavioral" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749270 ""} { "Info" "ISGN_ENTITY_NAME" "1 ECA1_Assignment1 " "Found entity 1: ECA1_Assignment1" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409749270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-rtl " "Found design unit 1: uart-rtl" {  } { { "uart/synthesis/uart.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/uart.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749286 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart/synthesis/uart.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/uart.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409749286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409749324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409749355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_irq_mapper " "Found entity 1: uart_irq_mapper" {  } { { "uart/synthesis/submodules/uart_irq_mapper.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409749371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0 " "Found entity 1: uart_mm_interconnect_0" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409749424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_avalon_st_adapter " "Found entity 1: uart_mm_interconnect_0_avalon_st_adapter" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409749440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409749471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_rsp_mux_001 " "Found entity 1: uart_mm_interconnect_0_rsp_mux_001" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409749487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749524 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409749524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_rsp_mux " "Found entity 1: uart_mm_interconnect_0_rsp_mux" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409749556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_rsp_demux " "Found entity 1: uart_mm_interconnect_0_rsp_demux" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409749571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_cmd_mux_001 " "Found entity 1: uart_mm_interconnect_0_cmd_mux_001" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409749607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_cmd_mux " "Found entity 1: uart_mm_interconnect_0_cmd_mux" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409749625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_cmd_demux_001 " "Found entity 1: uart_mm_interconnect_0_cmd_demux_001" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409749656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_cmd_demux " "Found entity 1: uart_mm_interconnect_0_cmd_demux" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409749672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1508409749706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1508409749707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_router_003_default_decode " "Found entity 1: uart_mm_interconnect_0_router_003_default_decode" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749709 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_mm_interconnect_0_router_003 " "Found entity 2: uart_mm_interconnect_0_router_003" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409749709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1508409749725 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1508409749725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_router_002_default_decode " "Found entity 1: uart_mm_interconnect_0_router_002_default_decode" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749725 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_mm_interconnect_0_router_002 " "Found entity 2: uart_mm_interconnect_0_router_002" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409749725 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1508409749756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1508409749756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_router_001_default_decode " "Found entity 1: uart_mm_interconnect_0_router_001_default_decode" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749756 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_mm_interconnect_0_router_001 " "Found entity 2: uart_mm_interconnect_0_router_001" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409749756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1508409749787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1508409749787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_router_default_decode " "Found entity 1: uart_mm_interconnect_0_router_default_decode" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749787 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_mm_interconnect_0_router " "Found entity 2: uart_mm_interconnect_0_router" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409749787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "uart/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409749825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409749856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409749872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "uart/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409749910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "uart/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409749926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "uart/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409749957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_onchip_memory2_0 " "Found entity 1: uart_onchip_memory2_0" {  } { { "uart/synthesis/submodules/uart_onchip_memory2_0.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409749972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409749972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_nios2_gen2_0 " "Found entity 1: uart_nios2_gen2_0" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409750005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: uart_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750057 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: uart_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750057 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: uart_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750057 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: uart_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750057 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: uart_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750057 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: uart_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750057 ""} { "Info" "ISGN_ENTITY_NAME" "7 uart_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: uart_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750057 ""} { "Info" "ISGN_ENTITY_NAME" "8 uart_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: uart_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750057 ""} { "Info" "ISGN_ENTITY_NAME" "9 uart_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: uart_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750057 ""} { "Info" "ISGN_ENTITY_NAME" "10 uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750057 ""} { "Info" "ISGN_ENTITY_NAME" "11 uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750057 ""} { "Info" "ISGN_ENTITY_NAME" "12 uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750057 ""} { "Info" "ISGN_ENTITY_NAME" "13 uart_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: uart_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750057 ""} { "Info" "ISGN_ENTITY_NAME" "14 uart_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: uart_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750057 ""} { "Info" "ISGN_ENTITY_NAME" "15 uart_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: uart_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750057 ""} { "Info" "ISGN_ENTITY_NAME" "16 uart_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: uart_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750057 ""} { "Info" "ISGN_ENTITY_NAME" "17 uart_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: uart_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750057 ""} { "Info" "ISGN_ENTITY_NAME" "18 uart_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: uart_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750057 ""} { "Info" "ISGN_ENTITY_NAME" "19 uart_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: uart_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750057 ""} { "Info" "ISGN_ENTITY_NAME" "20 uart_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: uart_nios2_gen2_0_cpu_nios2_oci" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750057 ""} { "Info" "ISGN_ENTITY_NAME" "21 uart_nios2_gen2_0_cpu " "Found entity 21: uart_nios2_gen2_0_cpu" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409750057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: uart_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409750088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: uart_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409750110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: uart_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409750142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_nios2_gen2_0_cpu_test_bench " "Found entity 1: uart_nios2_gen2_0_cpu_test_bench" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409750173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file uart/synthesis/submodules/uart_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag_uart_0_sim_scfifo_w " "Found entity 1: uart_jtag_uart_0_sim_scfifo_w" {  } { { "uart/synthesis/submodules/uart_jtag_uart_0.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750208 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_jtag_uart_0_scfifo_w " "Found entity 2: uart_jtag_uart_0_scfifo_w" {  } { { "uart/synthesis/submodules/uart_jtag_uart_0.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750208 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_jtag_uart_0_sim_scfifo_r " "Found entity 3: uart_jtag_uart_0_sim_scfifo_r" {  } { { "uart/synthesis/submodules/uart_jtag_uart_0.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750208 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_jtag_uart_0_scfifo_r " "Found entity 4: uart_jtag_uart_0_scfifo_r" {  } { { "uart/synthesis/submodules/uart_jtag_uart_0.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750208 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_jtag_uart_0 " "Found entity 5: uart_jtag_uart_0" {  } { { "uart/synthesis/submodules/uart_jtag_uart_0.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508409750208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508409750208 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECA1_Assignment1 " "Elaborating entity \"ECA1_Assignment1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508409750457 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result ECA1_Assignment1.vhd(18) " "Verilog HDL or VHDL warning at ECA1_Assignment1.vhd(18): object \"result\" assigned a value but never read" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1508409750473 "|ECA1_Assignment1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "procCycleArray ECA1_Assignment1.vhd(81) " "VHDL Process Statement warning at ECA1_Assignment1.vhd(81): signal \"procCycleArray\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508409750611 "|ECA1_Assignment1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "procCycleArray ECA1_Assignment1.vhd(379) " "VHDL Process Statement warning at ECA1_Assignment1.vhd(379): signal \"procCycleArray\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508409750627 "|ECA1_Assignment1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter ECA1_Assignment1.vhd(374) " "VHDL Process Statement warning at ECA1_Assignment1.vhd(374): inferring latch(es) for signal or variable \"counter\", which holds its previous value in one or more paths through the process" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 374 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508409750627 "|ECA1_Assignment1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outputDataReady ECA1_Assignment1.vhd(374) " "VHDL Process Statement warning at ECA1_Assignment1.vhd(374): inferring latch(es) for signal or variable \"outputDataReady\", which holds its previous value in one or more paths through the process" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 374 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508409750627 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputDataReady ECA1_Assignment1.vhd(374) " "Inferred latch for \"outputDataReady\" at ECA1_Assignment1.vhd(374)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750727 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[0\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[0\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750727 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[1\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[1\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750727 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[2\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[2\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750727 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[3\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[3\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750727 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[4\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[4\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750727 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[5\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[5\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750727 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[6\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[6\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750727 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[7\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[7\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750727 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[8\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[8\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750727 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[9\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[9\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750727 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[10\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[10\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750727 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[11\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[11\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750727 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[12\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[12\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750727 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[13\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[13\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750727 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[14\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[14\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750727 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[15\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[15\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750727 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[16\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[16\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750727 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[17\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[17\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750727 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[18\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[18\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750727 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[19\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[19\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750727 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[20\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[20\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750742 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[21\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[21\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750742 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[22\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[22\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750742 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[23\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[23\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750742 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[24\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[24\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750742 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[25\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[25\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750742 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[26\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[26\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750742 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[27\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[27\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750742 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[28\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[28\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750742 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[29\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[29\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750742 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[30\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[30\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750742 "|ECA1_Assignment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calcReady:counter\[31\] ECA1_Assignment1.vhd(379) " "Inferred latch for \"calcReady:counter\[31\]\" at ECA1_Assignment1.vhd(379)" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508409750742 "|ECA1_Assignment1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1508409750774 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1508409750774 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "result " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"result\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1508409750774 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outputDataReady VCC " "Pin \"outputDataReady\" is stuck at VCC" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508409752330 "|ECA1_Assignment1|outputDataReady"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1508409752330 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo " "Ignored assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752393 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity altera_avalon_sc_fifo -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity altera_avalon_sc_fifo -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752393 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752393 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1508409752393 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent " "Ignored assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752408 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity altera_merlin_master_agent -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity altera_merlin_master_agent -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752408 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752408 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1508409752408 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator " "Ignored assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752410 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity altera_merlin_master_translator -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity altera_merlin_master_translator -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752410 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752410 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1508409752410 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent " "Ignored assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752411 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity altera_merlin_slave_agent -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity altera_merlin_slave_agent -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752411 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752411 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1508409752411 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator " "Ignored assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752412 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity altera_merlin_slave_translator -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity altera_merlin_slave_translator -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752412 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752412 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1508409752412 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller " "Ignored assignments for entity \"altera_reset_controller\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752414 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity altera_reset_controller -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity altera_reset_controller -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752414 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752414 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1508409752414 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart " "Ignored assignments for entity \"uart\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity uart -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity uart -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity uart -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity uart -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_QSYS_MODE SYSTEM -entity uart -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_QSYS_MODE SYSTEM -entity uart -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity uart -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity uart -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity uart -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity uart -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME uart HAS_SOPCINFO 1 GENERATION_ID 1507634495\" -entity uart -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME uart HAS_SOPCINFO 1 GENERATION_ID 1507634495\" -entity uart -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1508409752415 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_irq_mapper " "Ignored assignments for entity \"uart_irq_mapper\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity uart_irq_mapper -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity uart_irq_mapper -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_irq_mapper -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_irq_mapper -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_irq_mapper -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_irq_mapper -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1508409752415 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_jtag_uart_0 " "Ignored assignments for entity \"uart_jtag_uart_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity uart_jtag_uart_0 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity uart_jtag_uart_0 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_jtag_uart_0 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_jtag_uart_0 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_jtag_uart_0 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_jtag_uart_0 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1508409752415 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0 " "Ignored assignments for entity \"uart_mm_interconnect_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity uart_mm_interconnect_0 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity uart_mm_interconnect_0 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1508409752415 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0_avalon_st_adapter " "Ignored assignments for entity \"uart_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity uart_mm_interconnect_0_avalon_st_adapter -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity uart_mm_interconnect_0_avalon_st_adapter -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0_avalon_st_adapter -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0_avalon_st_adapter -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0_avalon_st_adapter -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0_avalon_st_adapter -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1508409752415 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Ignored assignments for entity \"uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME error_adapter -entity uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_NAME error_adapter -entity uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1508409752415 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0_cmd_demux " "Ignored assignments for entity \"uart_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity uart_mm_interconnect_0_cmd_demux -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity uart_mm_interconnect_0_cmd_demux -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0_cmd_demux -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0_cmd_demux -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0_cmd_demux -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0_cmd_demux -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1508409752415 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0_cmd_demux_001 " "Ignored assignments for entity \"uart_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity uart_mm_interconnect_0_cmd_demux_001 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity uart_mm_interconnect_0_cmd_demux_001 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0_cmd_demux_001 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0_cmd_demux_001 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0_cmd_demux_001 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0_cmd_demux_001 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1508409752415 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0_cmd_mux " "Ignored assignments for entity \"uart_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity uart_mm_interconnect_0_cmd_mux -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity uart_mm_interconnect_0_cmd_mux -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0_cmd_mux -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0_cmd_mux -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0_cmd_mux -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0_cmd_mux -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1508409752415 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0_cmd_mux_001 " "Ignored assignments for entity \"uart_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity uart_mm_interconnect_0_cmd_mux_001 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity uart_mm_interconnect_0_cmd_mux_001 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0_cmd_mux_001 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0_cmd_mux_001 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0_cmd_mux_001 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0_cmd_mux_001 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1508409752415 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0_router " "Ignored assignments for entity \"uart_mm_interconnect_0_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity uart_mm_interconnect_0_router -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity uart_mm_interconnect_0_router -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0_router -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0_router -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0_router -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0_router -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1508409752415 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0_router_001 " "Ignored assignments for entity \"uart_mm_interconnect_0_router_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity uart_mm_interconnect_0_router_001 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity uart_mm_interconnect_0_router_001 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0_router_001 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0_router_001 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0_router_001 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0_router_001 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752415 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1508409752415 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0_router_002 " "Ignored assignments for entity \"uart_mm_interconnect_0_router_002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity uart_mm_interconnect_0_router_002 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity uart_mm_interconnect_0_router_002 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0_router_002 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0_router_002 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0_router_002 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0_router_002 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752430 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1508409752430 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0_router_003 " "Ignored assignments for entity \"uart_mm_interconnect_0_router_003\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity uart_mm_interconnect_0_router_003 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity uart_mm_interconnect_0_router_003 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0_router_003 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0_router_003 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0_router_003 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0_router_003 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752430 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1508409752430 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0_rsp_demux " "Ignored assignments for entity \"uart_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity uart_mm_interconnect_0_rsp_demux -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity uart_mm_interconnect_0_rsp_demux -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0_rsp_demux -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0_rsp_demux -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0_rsp_demux -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0_rsp_demux -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752430 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1508409752430 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0_rsp_mux " "Ignored assignments for entity \"uart_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity uart_mm_interconnect_0_rsp_mux -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity uart_mm_interconnect_0_rsp_mux -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0_rsp_mux -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0_rsp_mux -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0_rsp_mux -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0_rsp_mux -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752430 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1508409752430 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0_rsp_mux_001 " "Ignored assignments for entity \"uart_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity uart_mm_interconnect_0_rsp_mux_001 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity uart_mm_interconnect_0_rsp_mux_001 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0_rsp_mux_001 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_mm_interconnect_0_rsp_mux_001 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0_rsp_mux_001 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_mm_interconnect_0_rsp_mux_001 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752430 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1508409752430 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_nios2_gen2_0 " "Ignored assignments for entity \"uart_nios2_gen2_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_nios2_gen2 -entity uart_nios2_gen2_0 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_gen2 -entity uart_nios2_gen2_0 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_nios2_gen2_0 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_nios2_gen2_0 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_nios2_gen2_0 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_nios2_gen2_0 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752430 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1508409752430 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_nios2_gen2_0_cpu " "Ignored assignments for entity \"uart_nios2_gen2_0_cpu\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_nios2_gen2_unit -entity uart_nios2_gen2_0_cpu -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_gen2_unit -entity uart_nios2_gen2_0_cpu -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_nios2_gen2_0_cpu -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_nios2_gen2_0_cpu -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_nios2_gen2_0_cpu -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_nios2_gen2_0_cpu -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752430 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1508409752430 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_onchip_memory2_0 " "Ignored assignments for entity \"uart_onchip_memory2_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity uart_onchip_memory2_0 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity uart_onchip_memory2_0 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752446 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_onchip_memory2_0 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity uart_onchip_memory2_0 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752446 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_onchip_memory2_0 -qip uart/synthesis/uart.qip -library uart " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity uart_onchip_memory2_0 -qip uart/synthesis/uart.qip -library uart was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1508409752446 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1508409752446 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/output_files/ECA1_Assignment1.map.smsg " "Generated suppressed messages file C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/output_files/ECA1_Assignment1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1508409752647 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1508409756690 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508409756690 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508409757007 "|ECA1_Assignment1|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1508409757007 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1508409757007 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1508409757007 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1508409757007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "801 " "Peak virtual memory: 801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508409757188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 12:42:37 2017 " "Processing ended: Thu Oct 19 12:42:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508409757188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508409757188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508409757188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508409757188 ""}
