--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Feb 25 16:23:52 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     Fipsy_Top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets \vga_inst/led_count[5]]
            1580 items scored, 1392 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.283ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \vga_inst/paddle_left_y_i1  (from \vga_inst/led_count[5] +)
   Destination:    FD1S3AX    D              \vga_inst/paddle_left_y_i8  (to \vga_inst/led_count[5] -)

   Delay:                  10.123ns  (37.7% logic, 62.3% route), 9 logic levels.

 Constraint Details:

     10.123ns data_path \vga_inst/paddle_left_y_i1 to \vga_inst/paddle_left_y_i8 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.283ns

 Path Details: \vga_inst/paddle_left_y_i1 to \vga_inst/paddle_left_y_i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \vga_inst/paddle_left_y_i1 (from \vga_inst/led_count[5])
Route         5   e 1.462                                  \vga_inst/paddle_left_y[1]
LUT4        ---     0.493              A to Z              \vga_inst/i1_2_lut_adj_19
Route         1   e 0.941                                  \vga_inst/n6_adj_413
LUT4        ---     0.493              D to Z              \vga_inst/i4_4_lut
Route         4   e 1.340                                  \vga_inst/n2365
LUT4        ---     0.493              D to Z              \vga_inst/i1_2_lut_rep_36_4_lut
Route         8   e 1.540                                  \vga_inst/n3600
A1_TO_FCO   ---     0.827           C[2] to COUT           \vga_inst/add_158_3
Route         1   e 0.020                                  \vga_inst/n2800
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/add_158_5
Route         1   e 0.020                                  \vga_inst/n2801
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/add_158_7
Route         1   e 0.020                                  \vga_inst/n2802
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/add_158_9
Route         1   e 0.020                                  \vga_inst/n2803
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/add_158_11
Route         1   e 0.941                                  \vga_inst/paddle_left_y_9__N_146[8]
                  --------
                   10.123  (37.7% logic, 62.3% route), 9 logic levels.


Error:  The following path violates requirements by 5.283ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \vga_inst/paddle_left_y_i1  (from \vga_inst/led_count[5] +)
   Destination:    FD1S3AX    D              \vga_inst/paddle_left_y_i9  (to \vga_inst/led_count[5] -)

   Delay:                  10.123ns  (37.7% logic, 62.3% route), 9 logic levels.

 Constraint Details:

     10.123ns data_path \vga_inst/paddle_left_y_i1 to \vga_inst/paddle_left_y_i9 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.283ns

 Path Details: \vga_inst/paddle_left_y_i1 to \vga_inst/paddle_left_y_i9

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \vga_inst/paddle_left_y_i1 (from \vga_inst/led_count[5])
Route         5   e 1.462                                  \vga_inst/paddle_left_y[1]
LUT4        ---     0.493              A to Z              \vga_inst/i1_2_lut_adj_19
Route         1   e 0.941                                  \vga_inst/n6_adj_413
LUT4        ---     0.493              D to Z              \vga_inst/i4_4_lut
Route         4   e 1.340                                  \vga_inst/n2365
LUT4        ---     0.493              D to Z              \vga_inst/i1_2_lut_rep_36_4_lut
Route         8   e 1.540                                  \vga_inst/n3600
A1_TO_FCO   ---     0.827           C[2] to COUT           \vga_inst/add_158_3
Route         1   e 0.020                                  \vga_inst/n2800
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/add_158_5
Route         1   e 0.020                                  \vga_inst/n2801
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/add_158_7
Route         1   e 0.020                                  \vga_inst/n2802
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/add_158_9
Route         1   e 0.020                                  \vga_inst/n2803
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/add_158_11
Route         1   e 0.941                                  \vga_inst/paddle_left_y_9__N_146[9]
                  --------
                   10.123  (37.7% logic, 62.3% route), 9 logic levels.


Error:  The following path violates requirements by 5.283ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \vga_inst/paddle_left_y_i2  (from \vga_inst/led_count[5] +)
   Destination:    FD1S3AX    D              \vga_inst/paddle_left_y_i8  (to \vga_inst/led_count[5] -)

   Delay:                  10.123ns  (37.7% logic, 62.3% route), 9 logic levels.

 Constraint Details:

     10.123ns data_path \vga_inst/paddle_left_y_i2 to \vga_inst/paddle_left_y_i8 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.283ns

 Path Details: \vga_inst/paddle_left_y_i2 to \vga_inst/paddle_left_y_i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \vga_inst/paddle_left_y_i2 (from \vga_inst/led_count[5])
Route         5   e 1.462                                  \vga_inst/paddle_left_y[2]
LUT4        ---     0.493              B to Z              \vga_inst/i1_2_lut_adj_19
Route         1   e 0.941                                  \vga_inst/n6_adj_413
LUT4        ---     0.493              D to Z              \vga_inst/i4_4_lut
Route         4   e 1.340                                  \vga_inst/n2365
LUT4        ---     0.493              D to Z              \vga_inst/i1_2_lut_rep_36_4_lut
Route         8   e 1.540                                  \vga_inst/n3600
A1_TO_FCO   ---     0.827           C[2] to COUT           \vga_inst/add_158_3
Route         1   e 0.020                                  \vga_inst/n2800
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/add_158_5
Route         1   e 0.020                                  \vga_inst/n2801
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/add_158_7
Route         1   e 0.020                                  \vga_inst/n2802
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/add_158_9
Route         1   e 0.020                                  \vga_inst/n2803
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/add_158_11
Route         1   e 0.941                                  \vga_inst/paddle_left_y_9__N_146[8]
                  --------
                   10.123  (37.7% logic, 62.3% route), 9 logic levels.

Warning: 10.283 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets \vga_inst/line_cycle]
            397 items scored, 152 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 1.557ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \vga_inst/row_275__i4  (from \vga_inst/line_cycle +)
   Destination:    FD1S3IX    CD             \vga_inst/row_275__i8  (to \vga_inst/line_cycle -)

   Delay:                   6.397ns  (22.4% logic, 77.6% route), 3 logic levels.

 Constraint Details:

      6.397ns data_path \vga_inst/row_275__i4 to \vga_inst/row_275__i8 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.557ns

 Path Details: \vga_inst/row_275__i4 to \vga_inst/row_275__i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \vga_inst/row_275__i4 (from \vga_inst/line_cycle)
Route        13   e 1.861                                  \vga_inst/row[4]
LUT4        ---     0.493              D to Z              \vga_inst/i1_2_lut_rep_40_3_lut_4_lut
Route         7   e 1.502                                  \vga_inst/n3604
LUT4        ---     0.493              A to Z              \vga_inst/i2134_4_lut
Route        10   e 1.604                                  \vga_inst/n1335
                  --------
                    6.397  (22.4% logic, 77.6% route), 3 logic levels.


Error:  The following path violates requirements by 1.557ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \vga_inst/row_275__i4  (from \vga_inst/line_cycle +)
   Destination:    FD1S3IX    CD             \vga_inst/row_275__i7  (to \vga_inst/line_cycle -)

   Delay:                   6.397ns  (22.4% logic, 77.6% route), 3 logic levels.

 Constraint Details:

      6.397ns data_path \vga_inst/row_275__i4 to \vga_inst/row_275__i7 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.557ns

 Path Details: \vga_inst/row_275__i4 to \vga_inst/row_275__i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \vga_inst/row_275__i4 (from \vga_inst/line_cycle)
Route        13   e 1.861                                  \vga_inst/row[4]
LUT4        ---     0.493              D to Z              \vga_inst/i1_2_lut_rep_40_3_lut_4_lut
Route         7   e 1.502                                  \vga_inst/n3604
LUT4        ---     0.493              A to Z              \vga_inst/i2134_4_lut
Route        10   e 1.604                                  \vga_inst/n1335
                  --------
                    6.397  (22.4% logic, 77.6% route), 3 logic levels.


Error:  The following path violates requirements by 1.557ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \vga_inst/row_275__i4  (from \vga_inst/line_cycle +)
   Destination:    FD1S3IX    CD             \vga_inst/row_275__i6  (to \vga_inst/line_cycle -)

   Delay:                   6.397ns  (22.4% logic, 77.6% route), 3 logic levels.

 Constraint Details:

      6.397ns data_path \vga_inst/row_275__i4 to \vga_inst/row_275__i6 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.557ns

 Path Details: \vga_inst/row_275__i4 to \vga_inst/row_275__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \vga_inst/row_275__i4 (from \vga_inst/line_cycle)
Route        13   e 1.861                                  \vga_inst/row[4]
LUT4        ---     0.493              D to Z              \vga_inst/i1_2_lut_rep_40_3_lut_4_lut
Route         7   e 1.502                                  \vga_inst/n3604
LUT4        ---     0.493              A to Z              \vga_inst/i2134_4_lut
Route        10   e 1.604                                  \vga_inst/n1335
                  --------
                    6.397  (22.4% logic, 77.6% route), 3 logic levels.

Warning: 6.557 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk]
            452 items scored, 288 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 6.047ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SP8KC      CLK            \vga_inst/fipsy_logo_inst/addr_reg_8__I_0  (from clk +)
   Destination:    FD1P3AX    SP             \vga_inst/fipsy_rom_data_mem_i0_i7  (to clk +)

   Delay:                  10.762ns  (64.9% logic, 35.1% route), 5 logic levels.

 Constraint Details:

     10.762ns data_path \vga_inst/fipsy_logo_inst/addr_reg_8__I_0 to \vga_inst/fipsy_rom_data_mem_i0_i7 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 6.047ns

 Path Details: \vga_inst/fipsy_logo_inst/addr_reg_8__I_0 to \vga_inst/fipsy_rom_data_mem_i0_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
EBSR_CO     ---     4.908            CLK to DO[9]          \vga_inst/fipsy_logo_inst/addr_reg_8__I_0 (from clk)
Route         3   e 1.258                                  \vga_inst/fipsy_rom_data[7]
A1_TO_FCO   ---     0.827           A[2] to COUT           \vga_inst/fipsy_rom_data_mem_7__I_0_0
Route         1   e 0.020                                  \vga_inst/n2682
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/fipsy_rom_data_mem_7__I_0_7
Route         1   e 0.020                                  \vga_inst/n2683
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/fipsy_rom_data_mem_7__I_0_8
Route         1   e 0.941                                  \vga_inst/n447
LUT4        ---     0.493              D to Z              \vga_inst/i1_4_lut_adj_23
Route         8   e 1.540                                  \vga_inst/fipsy_rom_data_mem_7__N_232
                  --------
                   10.762  (64.9% logic, 35.1% route), 5 logic levels.


Error:  The following path violates requirements by 6.047ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SP8KC      CLK            \vga_inst/fipsy_logo_inst/addr_reg_8__I_0  (from clk +)
   Destination:    FD1P3AX    SP             \vga_inst/fipsy_rom_data_mem_i0_i7  (to clk +)

   Delay:                  10.762ns  (64.9% logic, 35.1% route), 5 logic levels.

 Constraint Details:

     10.762ns data_path \vga_inst/fipsy_logo_inst/addr_reg_8__I_0 to \vga_inst/fipsy_rom_data_mem_i0_i7 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 6.047ns

 Path Details: \vga_inst/fipsy_logo_inst/addr_reg_8__I_0 to \vga_inst/fipsy_rom_data_mem_i0_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
EBSR_CO     ---     4.908            CLK to DO[9]          \vga_inst/fipsy_logo_inst/addr_reg_8__I_0 (from clk)
Route         3   e 1.258                                  \vga_inst/fipsy_rom_data[6]
A1_TO_FCO   ---     0.827           C[2] to COUT           \vga_inst/fipsy_rom_data_mem_7__I_0_0
Route         1   e 0.020                                  \vga_inst/n2682
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/fipsy_rom_data_mem_7__I_0_7
Route         1   e 0.020                                  \vga_inst/n2683
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/fipsy_rom_data_mem_7__I_0_8
Route         1   e 0.941                                  \vga_inst/n447
LUT4        ---     0.493              D to Z              \vga_inst/i1_4_lut_adj_23
Route         8   e 1.540                                  \vga_inst/fipsy_rom_data_mem_7__N_232
                  --------
                   10.762  (64.9% logic, 35.1% route), 5 logic levels.


Error:  The following path violates requirements by 6.047ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SP8KC      CLK            \vga_inst/fipsy_logo_inst/addr_reg_8__I_0  (from clk +)
   Destination:    FD1P3AX    SP             \vga_inst/fipsy_rom_data_mem_i0_i6  (to clk +)

   Delay:                  10.762ns  (64.9% logic, 35.1% route), 5 logic levels.

 Constraint Details:

     10.762ns data_path \vga_inst/fipsy_logo_inst/addr_reg_8__I_0 to \vga_inst/fipsy_rom_data_mem_i0_i6 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 6.047ns

 Path Details: \vga_inst/fipsy_logo_inst/addr_reg_8__I_0 to \vga_inst/fipsy_rom_data_mem_i0_i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
EBSR_CO     ---     4.908            CLK to DO[9]          \vga_inst/fipsy_logo_inst/addr_reg_8__I_0 (from clk)
Route         3   e 1.258                                  \vga_inst/fipsy_rom_data[6]
A1_TO_FCO   ---     0.827           C[2] to COUT           \vga_inst/fipsy_rom_data_mem_7__I_0_0
Route         1   e 0.020                                  \vga_inst/n2682
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/fipsy_rom_data_mem_7__I_0_7
Route         1   e 0.020                                  \vga_inst/n2683
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/fipsy_rom_data_mem_7__I_0_8
Route         1   e 0.941                                  \vga_inst/n447
LUT4        ---     0.493              D to Z              \vga_inst/i1_4_lut_adj_23
Route         8   e 1.540                                  \vga_inst/fipsy_rom_data_mem_7__N_232
                  --------
                   10.762  (64.9% logic, 35.1% route), 5 logic levels.

Warning: 11.047 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets \vga_inst/led_count[6]]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 12.058ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \vga_inst/ball_y_i0  (from \vga_inst/led_count[6] +)
   Destination:    FD1P3AX    SP             \vga_inst/game_state__i1  (to \vga_inst/led_count[6] -)

   Delay:                  16.773ns  (38.2% logic, 61.8% route), 12 logic levels.

 Constraint Details:

     16.773ns data_path \vga_inst/ball_y_i0 to \vga_inst/game_state__i1 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 12.058ns

 Path Details: \vga_inst/ball_y_i0 to \vga_inst/game_state__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \vga_inst/ball_y_i0 (from \vga_inst/led_count[6])
Route         6   e 1.515                                  \vga_inst/ball_y[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \vga_inst/sub_139_add_2_1
Route         1   e 0.020                                  \vga_inst/n2868
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/sub_139_add_2_3
Route         2   e 1.486                                  \vga_inst/n614
A1_TO_FCO   ---     0.827           B[2] to COUT           \vga_inst/add_2373_1
Route         1   e 0.020                                  \vga_inst/n2805
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/add_2373_3
Route         1   e 0.020                                  \vga_inst/n2806
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/add_2373_5
Route         1   e 0.941                                  \vga_inst/n283
LUT4        ---     0.493              A to Z              \vga_inst/i1_2_lut_adj_51
Route         1   e 0.941                                  \vga_inst/n5
LUT4        ---     0.493              A to Z              \vga_inst/i1_4_lut_adj_35
Route         1   e 0.941                                  \vga_inst/n7
LUT4        ---     0.493              B to Z              \vga_inst/i5_4_lut
Route         1   e 0.941                                  \vga_inst/n2930
LUT4        ---     0.493              B to Z              \vga_inst/i2150_4_lut
Route        12   e 1.657                                  \vga_inst/n2462
LUT4        ---     0.493              D to Z              \vga_inst/i1_2_lut_rep_28_4_lut
Route         1   e 0.941                                  \vga_inst/n3592
LUT4        ---     0.493              A to Z              \vga_inst/i285_3_lut_4_lut
Route         1   e 0.941                                  \vga_inst/led_count_6__N_32_enable_5
                  --------
                   16.773  (38.2% logic, 61.8% route), 12 logic levels.


Error:  The following path violates requirements by 12.058ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \vga_inst/ball_y_i0  (from \vga_inst/led_count[6] +)
   Destination:    FD1P3AX    SP             \vga_inst/game_state__i1  (to \vga_inst/led_count[6] -)

   Delay:                  16.773ns  (38.2% logic, 61.8% route), 12 logic levels.

 Constraint Details:

     16.773ns data_path \vga_inst/ball_y_i0 to \vga_inst/game_state__i1 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 12.058ns

 Path Details: \vga_inst/ball_y_i0 to \vga_inst/game_state__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \vga_inst/ball_y_i0 (from \vga_inst/led_count[6])
Route         6   e 1.515                                  \vga_inst/ball_y[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \vga_inst/sub_139_add_2_1
Route         1   e 0.020                                  \vga_inst/n2868
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/sub_139_add_2_3
Route         1   e 0.020                                  \vga_inst/n2869
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/sub_139_add_2_5
Route         2   e 1.486                                  \vga_inst/n612
A1_TO_FCO   ---     0.827           A[2] to COUT           \vga_inst/add_2373_3
Route         1   e 0.020                                  \vga_inst/n2806
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/add_2373_5
Route         1   e 0.941                                  \vga_inst/n283
LUT4        ---     0.493              A to Z              \vga_inst/i1_2_lut_adj_51
Route         1   e 0.941                                  \vga_inst/n5
LUT4        ---     0.493              A to Z              \vga_inst/i1_4_lut_adj_35
Route         1   e 0.941                                  \vga_inst/n7
LUT4        ---     0.493              B to Z              \vga_inst/i5_4_lut
Route         1   e 0.941                                  \vga_inst/n2930
LUT4        ---     0.493              B to Z              \vga_inst/i2150_4_lut
Route        12   e 1.657                                  \vga_inst/n2462
LUT4        ---     0.493              D to Z              \vga_inst/i1_2_lut_rep_28_4_lut
Route         1   e 0.941                                  \vga_inst/n3592
LUT4        ---     0.493              A to Z              \vga_inst/i285_3_lut_4_lut
Route         1   e 0.941                                  \vga_inst/led_count_6__N_32_enable_5
                  --------
                   16.773  (38.2% logic, 61.8% route), 12 logic levels.


Error:  The following path violates requirements by 11.881ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \vga_inst/ball_y_i2  (from \vga_inst/led_count[6] +)
   Destination:    FD1P3AX    SP             \vga_inst/game_state__i1  (to \vga_inst/led_count[6] -)

   Delay:                  16.596ns  (37.7% logic, 62.3% route), 11 logic levels.

 Constraint Details:

     16.596ns data_path \vga_inst/ball_y_i2 to \vga_inst/game_state__i1 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 11.881ns

 Path Details: \vga_inst/ball_y_i2 to \vga_inst/game_state__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \vga_inst/ball_y_i2 (from \vga_inst/led_count[6])
Route         6   e 1.515                                  \vga_inst/ball_y[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \vga_inst/sub_139_add_2_3
Route         1   e 0.020                                  \vga_inst/n2869
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/sub_139_add_2_5
Route         2   e 1.486                                  \vga_inst/n612
A1_TO_FCO   ---     0.827           A[2] to COUT           \vga_inst/add_2373_3
Route         1   e 0.020                                  \vga_inst/n2806
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/add_2373_5
Route         1   e 0.941                                  \vga_inst/n283
LUT4        ---     0.493              A to Z              \vga_inst/i1_2_lut_adj_51
Route         1   e 0.941                                  \vga_inst/n5
LUT4        ---     0.493              A to Z              \vga_inst/i1_4_lut_adj_35
Route         1   e 0.941                                  \vga_inst/n7
LUT4        ---     0.493              B to Z              \vga_inst/i5_4_lut
Route         1   e 0.941                                  \vga_inst/n2930
LUT4        ---     0.493              B to Z              \vga_inst/i2150_4_lut
Route        12   e 1.657                                  \vga_inst/n2462
LUT4        ---     0.493              D to Z              \vga_inst/i1_2_lut_rep_28_4_lut
Route         1   e 0.941                                  \vga_inst/n3592
LUT4        ---     0.493              A to Z              \vga_inst/i285_3_lut_4_lut
Route         1   e 0.941                                  \vga_inst/led_count_6__N_32_enable_5
                  --------
                   16.596  (37.7% logic, 62.3% route), 11 logic levels.

Warning: 17.058 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets \vga_inst/led_count[5]]  |     5.000 ns|    10.283 ns|     9 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets \vga_inst/line_cycle]    |     5.000 ns|     6.557 ns|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk]                     |     5.000 ns|    11.047 ns|     5 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets \vga_inst/led_count[6]]  |     5.000 ns|    17.058 ns|    12 *
                                        |             |             |
--------------------------------------------------------------------------------


4 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\vga_inst/led_count_6__N_32_enable_14   |      13|    2330|     39.30%
                                        |        |        |
\vga_inst/n2462                         |      12|    2215|     37.37%
                                        |        |        |
\vga_inst/n2930                         |       1|    2215|     37.37%
                                        |        |        |
\vga_inst/n2464                         |       6|    1881|     31.73%
                                        |        |        |
\vga_inst/n2959                         |       1|    1881|     31.73%
                                        |        |        |
\vga_inst/ball_y[0]                     |       6|    1437|     24.24%
                                        |        |        |
\vga_inst/n7_adj_464                    |       1|    1387|     23.40%
                                        |        |        |
\vga_inst/n2869                         |       1|    1287|     21.71%
                                        |        |        |
\vga_inst/n9                            |       1|    1222|     20.61%
                                        |        |        |
\vga_inst/n2808                         |       1|    1104|     18.62%
                                        |        |        |
\vga_inst/n2874                         |       1|    1099|     18.54%
                                        |        |        |
\vga_inst/n7                            |       1|     993|     16.75%
                                        |        |        |
\vga_inst/n2870                         |       1|     982|     16.57%
                                        |        |        |
\vga_inst/ball_y[2]                     |       6|     944|     15.92%
                                        |        |        |
\vga_inst/ball_y[1]                     |       6|     939|     15.84%
                                        |        |        |
\vga_inst/n2807                         |       1|     896|     15.11%
                                        |        |        |
\vga_inst/n2885                         |       1|     814|     13.73%
                                        |        |        |
\vga_inst/n6_adj_466                    |       1|     770|     12.99%
                                        |        |        |
\vga_inst/n2868                         |       1|     729|     12.30%
                                        |        |        |
\vga_inst/n2873                         |       1|     705|     11.89%
                                        |        |        |
\vga_inst/n2884                         |       1|     694|     11.71%
                                        |        |        |
\vga_inst/n2875                         |       1|     689|     11.62%
                                        |        |        |
\vga_inst/n2806                         |       1|     687|     11.59%
                                        |        |        |
\vga_inst/n5                            |       1|     686|     11.57%
                                        |        |        |
\vga_inst/n17                           |       1|     611|     10.31%
                                        |        |        |
\vga_inst/n19                           |       1|     611|     10.31%
                                        |        |        |
\vga_inst/n17_adj_417                   |       1|     602|     10.16%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 5928  Score: 45365294

Constraints cover  23929 paths, 480 nets, and 1030 connections (61.4% coverage)


Peak memory: 72220672 bytes, TRCE: 5804032 bytes, DLYMAN: 4096 bytes
CPU_TIME_REPORT: 0 secs 
