#include <stdio.h>
#include <string.h>
#include "as63.h"

OPTBL_T gOpTab[] = {
	/* abx */
		{ "ABX",	0x00,	0x3a,	0x00,	none	},
	/* adc */
		{ "ADCA",	0x00,	0x89,	0x00,	load	},
		{ "ADCB",	0x00,	0xc9,	0x00,	load	},
	/* add */
		{ "ADDA",	0x00,	0x8b,	0x00,	load	},
		{ "ADDB",	0x00,	0xcb,	0x00,	load	},
		{ "ADDD",	0x00,	0xc3,	0x00,	load2	},
	/* and */
		{ "ANDA",	0x00,	0x84,	0x00,	load	},
		{ "ANDB",	0x00,	0xc4,	0x00,	load	},
	#ifdef HE
		{ "ANDC",	0x00,	0x1c,	0x00,	ccr 	},
	#endif
		{ "ANDCC",	0x00,	0x1c,	0x00,	ccr 	},
	/* asl */
		{ "ASL",	0x00,	0x08,	0x00,	memory	},
		{ "ASLA",	0x00,	0x48,	0x00,	none	},
		{ "ASLB",	0x00,	0x58,	0x00,	none	},
	/* asr */
		{ "ASR",	0x00,	0x07,	0x00,	memory	},
		{ "ASRA",	0x00,	0x47,	0x00,	none	},
		{ "ASRB",	0x00,	0x57,	0x00,	none	},
	/* br */
		{ "BCC",	0x00,	0x24,	0x00,	branch	},
		{ "BCS",	0x00,	0x25,	0x00,	branch	},
		{ "BEQ",	0x00,	0x27,	0x00,	branch	},
		{ "BGE",	0x00,	0x2c,	0x00,	branch	},
		{ "BGT",	0x00,	0x2e,	0x00,	branch	},
		{ "BHI",	0x00,	0x22,	0x00,	branch	},
		{ "BHS",	0x00,	0x24,	0x00,	branch	},
		{ "BLE",	0x00,	0x2f,	0x00,	branch	},
		{ "BLO",	0x00,	0x25,	0x00,	branch	},
		{ "BLS",	0x00,	0x23,	0x00,	branch	},
		{ "BLT",	0x00,	0x2d,	0x00,	branch	},
		{ "BMI",	0x00,	0x2b,	0x00,	branch	},
		{ "BNE",	0x00,	0x26,	0x00,	branch	},
		{ "BPL",	0x00,	0x2a,	0x00,	branch	},
		{ "BRA",	0x00,	0x20,	0x00,	branch	},
		{ "BRN",	0x00,	0x21,	0x00,	branch	},
		{ "BSR",	0x00,	0x8d,	0x00,	branch	},
		{ "BVC",	0x00,	0x28,	0x00,	branch	},
		{ "BVS",	0x00,	0x29,	0x00,	branch	},
	/* bit */
		{ "BITA",	0x00,	0x85,	0x00,	load	},
		{ "BITB",	0x00,	0xc5,	0x00,	load	},
	/* clr */
		{ "CLR",	0x00,	0x0f,	0x00,	memory	},
		{ "CLRA",	0x00,	0x4f,	0x00,	none	},
		{ "CLRB",	0x00,	0x5f,	0x00,	none	},
	/* cmp */
		{ "CMPA",	0x00,	0x81,	0x00,	load	},
		{ "CMPB",	0x00,	0xc1,	0x00,	load	},
		{ "CMPD",	0x10,	0x83,	0x00,	load2	},
		{ "CMPS",	0x11,	0x8c,	0x00,	load2	},
		{ "CMPU",	0x11,	0x83,	0x00,	load2	},
		{ "CMPX",	0x00,	0x8c,	0x00,	load2	},
		{ "CMPY",	0x10,	0x8c,	0x00,	load2	},
	/* com */
		{ "COM",	0x00,	0x03,	0x00,	memory	},
		{ "COMA",	0x00,	0x43,	0x00,	none	},
		{ "COMB",	0x00,	0x53,	0x00,	none	},
	/* cwai */
		{ "CWAI",	0x00,	0x3c,	0x00,	ccr 	},
	/* daa */
		{ "DAA",	0x00,	0x19,	0x00,	none	},
	/* dec */
		{ "DEC",	0x00,	0x0a,	0x00,	memory	},
		{ "DECA",	0x00,	0x4a,	0x00,	none	},
		{ "DECB",	0x00,	0x5a,	0x00,	none	},
	/* eor */
		{ "EORA",	0x00,	0x88,	0x00,	load	},
		{ "EORB",	0x00,	0xc8,	0x00,	load	},
	/* exg */
		{ "EXG",	0x00,	0x1e,	0x00,	transfer },
	/* inc */
		{ "INC",	0x00,	0x0c,	0x00,	memory	},
		{ "INCA",	0x00,	0x4c,	0x00,	none	},
		{ "INCB",	0x00,	0x5c,	0x00,	none	},
	/* jmp */
		{ "JMP",	0x00,	0x0e,	0x00,	memory	},
		{ "JSR",	0x00,	0x8d,	0x00,	store	},
	/* lb** */
		{ "LBCC",	0x10,	0x24,	0x00,	lbranch },
		{ "LBCS",	0x10,	0x25,	0x00,	lbranch },
		{ "LBEQ",	0x10,	0x27,	0x00,	lbranch },
		{ "LBGE",	0x10,	0x2c,	0x00,	lbranch },
		{ "LBGT",	0x10,	0x2e,	0x00,	lbranch },
		{ "LBHI",	0x10,	0x22,	0x00,	lbranch },
		{ "LBHS",	0x10,	0x24,	0x00,	lbranch },
		{ "LBLE",	0x10,	0x2f,	0x00,	lbranch },
		{ "LBLO",	0x10,	0x25,	0x00,	lbranch },
		{ "LBLS",	0x10,	0x23,	0x00,	lbranch },
		{ "LBLT",	0x10,	0x2d,	0x00,	lbranch },
		{ "LBMI",	0x10,	0x2b,	0x00,	lbranch },
		{ "LBNE",	0x10,	0x26,	0x00,	lbranch },
		{ "LBPL",	0x10,	0x2a,	0x00,	lbranch },
		{ "LBRA",	0x00,	0x16,	0x00,	lbranch },
		{ "LBRN",	0x10,	0x21,	0x00,	lbranch },
		{ "LBSR",	0x00,	0x17,	0x00,	lbranch },
		{ "LBVC",	0x10,	0x28,	0x00,	lbranch },
		{ "LBVS",	0x10,	0x29,	0x00,	lbranch },
	/* ld */
		{ "LDA",	0x00,	0x86,	0x00,	load	},
		{ "LDB",	0x00,	0xc6,	0x00,	load	},
		{ "LDD",	0x00,	0xcc,	0x00,	load2	},
		{ "LDS",	0x10,	0xce,	0x00,	load2	},
		{ "LDU",	0x00,	0xce,	0x00,	load2	},
		{ "LDX",	0x00,	0x8e,	0x00,	load2	},
		{ "LDY",	0x10,	0x8e,	0x00,	load2	},
	/* lea */
		{ "LEAS",	0x00,	0x32,	0x00,	lea 	},
		{ "LEAU",	0x00,	0x33,	0x00,	lea 	},
		{ "LEAX",	0x00,	0x30,	0x00,	lea 	},
		{ "LEAY",	0x00,	0x31,	0x00,	lea 	},
	/* lsl */
		{ "LSL",	0x00,	0x08,	0x00,	memory	},
		{ "LSLA",	0x00,	0x48,	0x00,	none	},
		{ "LSLB",	0x00,	0x58,	0x00,	none	},
	/* lsr */
		{ "LSR",	0x00,	0x04,	0x00,	memory	},
		{ "LSRA",	0x00,	0x44,	0x00,	none	},
		{ "LSRB",	0x00,	0x54,	0x00,	none	},
	/* mul */
		{ "MUL",	0x00,	0x3d,	0x00,	none	},
	/* neg */
		{ "NEG",	0x00,	0x00,	0x00,	memory	},
		{ "NEGA",	0x00,	0x40,	0x00,	none	},
		{ "NEGB",	0x00,	0x50,	0x00,	none	},
	/* nop */
		{ "NOP",	0x00,	0x12,	0x00,	none	},
	/* or */
		{ "ORA",	0x00,	0x8a,	0x00,	load	},
		{ "ORB",	0x00,	0xca,	0x00,	load	},
		{ "ORCC",	0x00,	0x1a,	0x00,	ccr 	},
	/* psh,pul */
		{ "PSHS",	0x00,	0x34,	0x00,	pshs	},
		{ "PSHU",	0x00,	0x36,	0x00,	pshu	},
		{ "PULS",	0x00,	0x35,	0x00,	puls	},
		{ "PULU",	0x00,	0x37,	0x00,	pulu	},
	/* rol */
		{ "ROL",	0x00,	0x09,	0x00,	memory	},
		{ "ROLA",	0x00,	0x49,	0x00,	none	},
		{ "ROLB",	0x00,	0x59,	0x00,	none	},
	/* ror */
		{ "ROR",	0x00,	0x06,	0x00,	memory	},
		{ "RORA",	0x00,	0x46,	0x00,	none	},
		{ "RORB",	0x00,	0x56,	0x00,	none	},
	/* rts */
		{ "RTI",	0x00,	0x3b,	0x00,	none	},
		{ "RTS",	0x00,	0x39,	0x00,	none	},
	/* sbc */
		{ "SBCA",	0x00,	0x82,	0x00,	load	},
		{ "SBCB",	0x00,	0xc2,	0x00,	load	},
	/* sex */
		{ "SEX",	0x00,	0x1d,	0x00,	none	},
	/* st */
		{ "STA",	0x00,	0x87,	0x00,	store	},
		{ "STB",	0x00,	0xc7,	0x00,	store	},
		{ "STD",	0x00,	0xcd,	0x00,	store	},
		{ "STS",	0x10,	0xcf,	0x00,	store	},
		{ "STU",	0x00,	0xcf,	0x00,	store	},
		{ "STX",	0x00,	0x8f,	0x00,	store	},
		{ "STY",	0x10,	0x8f,	0x00,	store	},
	/* sub */
		{ "SUBA",	0x00,	0x80,	0x00,	load	},
		{ "SUBB",	0x00,	0xc0,	0x00,	load	},
		{ "SUBD",	0x00,	0x83,	0x00,	load2	},
	/* swi */
		{ "SWI",	0x00,	0x3f,	0x00,	none	},
		{ "SWI2",	0x10,	0x3f,	0x00,	none	},
		{ "SWI3",	0x11,	0x3f,	0x00,	none	},
		{ "SYNC",	0x00,	0x13,	0x00,	none	},
	/* tfr */
		{ "TFR",	0x00,	0x1f,	0x00,	transfer },
	/* tst */
		{ "TST",	0x00,	0x0d,	0x00,	memory	},
		{ "TSTA",	0x00,	0x4d,	0x00,	none	},
		{ "TSTB",	0x00,	0x5d,	0x00,	none	},

	#ifdef OPED
		{ "ADCD",	0x10,	0x89,	0x00,	oped	},
		{ "ANDD",	0x10,	0x84,	0x00,	oped	},
		{ "EORD",	0x10,	0x88,	0x00,	oped	},
		{ "ORD",	0x10,	0x8a,	0x00,	oped	},
		{ "SBCD",	0x10,	0x82,	0x00,	oped	},
		{ "ASLD",	0x10,	0x48,	0x00,	none_d	},
		{ "ASRD",	0x10,	0x47,	0x00,	none_d	},
		{ "CLRD",	0x10,	0x4f,	0x00,	none_d	},
		{ "COMD",	0x10,	0x43,	0x00,	none_d	},
		{ "DECD",	0x10,	0x4a,	0x00,	none_d	},
		{ "INCD",	0x10,	0x4c,	0x00,	none_d	},
		{ "LSLD",	0x10,	0x48,	0x00,	none_d	},
		{ "LSRD",	0x10,	0x44,	0x00,	none_d	},
		{ "NEGD",	0x10,	0x40,	0x00,	none_d	},
		{ "ROLD",	0x10,	0x49,	0x00,	none_d	},
		{ "RORD",	0x10,	0x46,	0x00,	none_d	},
		{ "TSTD",	0x10,	0x4d,	0x00,	none_d	},
	#endif
  /* HD6309 		*/
  #ifndef M6809
	  #ifndef OPED
		{ "ADCD",	0x10,	0x89,	0x01,	load2	},
		{ "ANDD",	0x10,	0x84,	0x01,	load2	},
		{ "EORD",	0x10,	0x88,	0x01,	load2	},
		{ "ORD",	0x10,	0x8a,	0x01,	load2	},
		{ "SBCD",	0x10,	0x82,	0x01,	load2	},
		{ "ASLD",	0x10,	0x48,	0x01,	none	},
		{ "ASRD",	0x10,	0x47,	0x01,	none	},
		{ "CLRD",	0x10,	0x4f,	0x01,	none	},
		{ "COMD",	0x10,	0x43,	0x01,	none	},
		{ "DECD",	0x10,	0x4a,	0x01,	none	},
		{ "INCD",	0x10,	0x4c,	0x01,	none	},
		{ "LSLD",	0x10,	0x48,	0x01,	none	},
		{ "LSRD",	0x10,	0x44,	0x01,	none	},
		{ "NEGD",	0x10,	0x40,	0x01,	none	},
		{ "ROLD",	0x10,	0x49,	0x01,	none	},
		{ "RORD",	0x10,	0x46,	0x01,	none	},
		{ "TSTD",	0x10,	0x4d,	0x01,	none	},
	  #endif
		{ "MULD",	0x11,	0x8f,	0x01,	load2	},
		{ "BITD",	0x10,	0x85,	0x01,	load2	},
		{ "DIVD",	0x11,	0x8d,	0x01,	load	},
	/* W */
		{ "ADDW",	0x10,	0x8b,	0x01,	load2	},
		{ "CMPW",	0x10,	0x81,	0x01,	load2	},
		{ "LDW",	0x10,	0x86,	0x01,	load2	},
		{ "SUBW",	0x10,	0x80,	0x01,	load2	},
		{ "STW",	0x10,	0x87,	0x01,	store	},
		{ "CLRW",	0x10,	0x5f,	0x01,	none	},
		{ "COMW",	0x10,	0x53,	0x01,	none	},
		{ "DECW",	0x10,	0x5a,	0x01,	none	},
		{ "INCW",	0x10,	0x5c,	0x01,	none	},
		{ "LSRW",	0x11,	0x54,	0x01,	none	},
		{ "PSHSW",	0x10,	0x38,	0x01,	none	},
		{ "PSHUW",	0x10,	0x3a,	0x01,	none	},
		{ "PULSW",	0x10,	0x39,	0x01,	none	},
		{ "PULUW",	0x10,	0x3b,	0x01,	none	},
		{ "ROLW",	0x10,	0x59,	0x01,	none	},
		{ "RORW",	0x10,	0x56,	0x01,	none	},
		{ "SEXW",	0x00,	0x14,	0x01,	none	},
		{ "TSTW",	0x10,	0x5d,	0x01,	none	},
	  #ifdef OPEQ
		{ "ASLW",	WQ_LSLW,	4,	0x01,	none_wq },
		{ "ASRW",	WQ_ASRW,	6,	0x01,	none_wq },
		{ "LSLW",	WQ_LSLW,	4,	0x01,	none_wq },
		{ "NEGW",	WQ_NEGW,	4,	0x01,	none_wq },
	  #endif
	/* r,r */
		{ "ADCR",	0x10,	0x31,	0x01,	transfer },
		{ "ADDR",	0x10,	0x30,	0x01,	transfer },
		{ "ANDR",	0x10,	0x34,	0x01,	transfer },
		{ "CMPR",	0x10,	0x37,	0x01,	transfer },
		{ "EORR",	0x10,	0x36,	0x01,	transfer },
		{ "ORR",	0x10,	0x35,	0x01,	transfer },
		{ "SBCR",	0x10,	0x33,	0x01,	transfer },
		{ "SUBR",	0x10,	0x32,	0x01,	transfer },
		{ "TFM",	0x11,	0x38,	0x01,	tfm 	},
	/* imm */
		{ "AIM",	0x00,	0x02,	0x01,	immemory },
		{ "BIM",	0x00,	0x0B,	0x01,	immemory },
		{ "TIM",	0x00,	0x0B,	0x01,	immemory },
		{ "EIM",	0x00,	0x05,	0x01,	immemory },
		{ "OIM",	0x00,	0x01,	0x01,	immemory },
	/* E */
		{ "ADDE",	0x11,	0x8b,	0x01,	load	},
		{ "CLRE",	0x11,	0x4f,	0x01,	none	},
		{ "CMPE",	0x11,	0x81,	0x01,	load	},
		{ "COME",	0x11,	0x43,	0x01,	none	},
		{ "DECE",	0x11,	0x4a,	0x01,	none	},
		{ "INCE",	0x11,	0x4c,	0x01,	none	},
		{ "LDE",	0x11,	0x86,	0x01,	load	},
		{ "STE",	0x11,	0x87,	0x01,	store	},
		{ "SUBE",	0x11,	0x80,	0x01,	load	},
		{ "TSTE",	0x11,	0x4d,	0x01,	none	},
	/* F */
		{ "ADDF",	0x11,	0xcb,	0x01,	load	},
		{ "CLRF",	0x11,	0x5f,	0x01,	none	},
		{ "CMPF",	0x11,	0xc1,	0x01,	load	},
		{ "COMF",	0x11,	0x53,	0x01,	none	},
		{ "DECF",	0x11,	0x5a,	0x01,	none	},
		{ "INCF",	0x11,	0x5c,	0x01,	none	},
		{ "LDF",	0x11,	0xc6,	0x01,	load	},
		{ "STF",	0x11,	0xc7,	0x01,	store	},
		{ "SUBF",	0x11,	0xc0,	0x01,	load	},
		{ "TSTF",	0x11,	0x5d,	0x01,	none	},
	/*Q*/
		{ "DIVQ",	0x11,	0x8e,	0x01,	load2	},
		{ "LDQ",	0x10,	0xcc,	0x01,	load4	},
		{ "STQ",	0x10,	0xcd,	0x01,	store	},
	  #ifdef OPEQ
		{ "ASLQ",	WQ_LSLQ,	6,	0x01,	none_wq },
		{ "ASRQ",	WQ_ASRQ,	4,	0x01,	none_wq },
		{ "CLRQ",	WQ_CLRQ,	4,	0x01,	none_wq },
		{ "COMQ",	WQ_COMQ,	4,	0x01,	none_wq },
		{ "DECQ",	WQ_DECQ,	8,	0x01,	none_wq },
		{ "INCQ",	WQ_INCQ,	6,	0x01,	none_wq },
		{ "LSLQ",	WQ_LSLQ,	6,	0x01,	none_wq },
		{ "LSRQ",	WQ_LSRQ,	4,	0x01,	none_wq },
		{ "NEGQ",	WQ_NEGQ,   10,	0x01,	none_wq },
		{ "ROLQ",	WQ_ROLQ,	4,	0x01,	none_wq },
		{ "RORQ",	WQ_RORQ,	4,	0x01,	none_wq },
		{ "TSTQ",	WQ_TSTQ,	3,	0x01,	none_wq },
		{ "ADDQ",	0x89,	0x8b,	0x01,	opeq	},
		{ "SUBQ",	0x82,	0x80,	0x01,	opeq	},
	  #endif
	/* md */
		{ "BITMD",	0x11,	0x3c,	0x01,	ccr 	},
  #endif /* not M6809 */
  #ifdef M6800
		{ "CLC",	0,		0,		0,		mmmm	},
		{ "SEC",	0,		0,		0,		mmmm	},
		{ "CLI",	0,		0,		0,		mmmm	},
		{ "SEI",	0,		0,		0,		mmmm	},
		{ "CLV",	0,		0,		0,		mmmm	},
		{ "SEV",	0,		0,		0,		mmmm	},
		{ "CLF",	0,		0,		0,		mmmm	},
		{ "SEF",	0,		0,		0,		mmmm	},
		{ "CLZ",	0,		0,		0,		mmmm	},
		{ "SEZ",	0,		0,		0,		mmmm	},
		{ "PSHA",	0,		0,		0,		mmmm	},
		{ "PSHB",	0,		0,		0,		mmmm	},
		{ "PULA",	0,		0,		0,		mmmm	},
		{ "PULB",	0,		0,		0,		mmmm	},
		{ "PSHX",	0,		0,		0,		mmmm	},
		{ "PULX",	0,		0,		0,		mmmm	},
		{ "DES",	0,		0,		0,		mmmm	},
		{ "DEX",	0,		0,		0,		mmmm	},
		{ "INS",	0,		0,		0,		mmmm	},
		{ "INX",	0,		0,		0,		mmmm	},
		{ "WAI",	0,		0,		0,		mmmm	},
		{ "TAB",	0,		0,		0,		mmmm	},
		{ "TBA",	0,		0,		0,		mmmm	},
		{ "TAP",	0,		0,		0,		mmmm	},
		{ "TPA",	0,		0,		0,		mmmm	},
		{ "TSX",	0,		0,		0,		mmmm	},
		{ "TXS",	0,		0,		0,		mmmm	},
		{ "ABA",	0,		0,		0,		mmmm	},
		{ "CBA",	0,		0,		0,		mmmm	},
		{ "SBA",	0,		0,		0,		mmmm	},
  #endif
	/* ‹^Ž—–½—ß */
		{ "OS9",	0x10,	0x3f,	0x00,	os9svc	},
		{ "MOD",	0x00,	0x00,	0x00,	mod 	},
		{ "EMOD",	0x00,	0x00,	0x00,	emod	},

		{ "FCB",	0x00,	0x00,	0x00,	fcb 	},
		{ "FCC",	0x00,	0x00,	0x00,	fcc 	},
		{ "FCS",	0x00,	0x00,	0x00,	fcs 	},
		{ "FDB",	0x00,	0x00,	0x00,	fdb 	},
		{ "RZB",	0x00,	0x00,	0x00,	rzb 	},
		{ "RMB",	0x00,	0x00,	0x00,	rmb 	},

		{ "EQU",	0x00,	0x00,	0x00,	equ 	},
		{ "SET",	0x00,	0x00,	0x00,	set 	},
		{ "CSECT",	0x00,	0x00,	0x00,	csct	},
		{ "ENDSECT",0x00,	0x00,	0x00,	endsct	},

		{ "SETDP",	0x00,	0x00,	0x00,	setdp	},
		{ "ORG",	0x00,	0x00,	0x00,	org 	},
		{ "END",	0x00,	0x00,	0x00,	endop	},

		{ "LIB",	0x00,	0x00,	0x00,	library },
		{ "USE",	0x00,	0x00,	0x00,	library },
		{ "INCLUDE",0x00,	0x00,	0x00,	library },
	  #ifdef HE
		{ ".INCLUDE",0x00,	0x00,	0x00,	library },
	  #endif
	/* if */
		{ "IF", 	CO_IF,	0x00,	0x00,	NULL	},
		{ "IFNE",	CO_IF,	0x00,	0x00,	NULL	},
		{ "IFN",	CO_IFN, 0x00,	0x00,	NULL	},
		{ "IFEQ",	CO_IFN, 0x00,	0x00,	NULL	},
		{ "IFGE",	CO_IFGE,0x00,	0x00,	NULL	},
		{ "IFGT",	CO_IFGT,0x00,	0x00,	NULL	},
		{ "IFLE",	CO_IFLE,0x00,	0x00,	NULL	},
		{ "IFLT",	CO_IFLT,0x00,	0x00,	NULL	},
		{ "IFP1",	CO_IFP1,0x00,	0x00,	NULL	},
		{ "ELSE",	CO_ELSE,0x00,	0x00,	NULL	},
		{ "ELSIF",	CO_ELIF,0x00,	0x00,	NULL	},
		{ "ENDIF",	CO_ENDC,0x00,	0x00,	NULL	},
		{ "ENDC",	CO_ENDC,0x00,	0x00,	NULL	},
	  #ifdef HE
		{ ".IF",	CO_IF,	0x00,	0x00,	NULL	},
		{ ".ELSE",	CO_ELSE,0x00,	0x00,	NULL	},
		{ ".ELSIF", CO_ELIF,0x00,	0x00,	NULL	},
		{ ".ENDIF", CO_ENDC,0x00,	0x00,	NULL	},
	  #endif
	/* etc */
		{ "OPT",	0x00,	0x00,	0x00,	opt 	},
		{ "VSECT",	0x00,	0x00,	0x00,	vsct	},
		{ "PSECT",	0x00,	0x00,	0x00,	psct	},
		{ "SPC",	0x00,	0x00,	0x00,	spc 	},
		{ "NAM",	0x00,	0x00,	0x00,	nam 	},
		{ "TTL",	0x00,	0x00,	0x00,	nam 	},
		{ "FAIL",	0x00,	0x00,	0x00,	nam 	},
		{ "PAG",	0x00,	0x00,	0x00,	page	},
		{ "",		0x00,	0x00,	0x00,	none	}
};

