Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Dec  8 16:43:41 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_34_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 Delay1No27_instance/Y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 0.991ns (28.951%)  route 2.432ns (71.049%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 6.562 - 4.000 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.201ns (routing 0.955ns, distribution 1.246ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.868ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=61379, routed)       2.201     3.152    Delay1No27_instance/clk_IBUF_BUFG
    SLICE_X104Y316       FDCE                                         r  Delay1No27_instance/Y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y316       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.231 r  Delay1No27_instance/Y_reg[13]/Q
                         net (fo=4, routed)           0.788     4.019    Delay1No26_instance/Y_reg[33]_0[13]
    SLICE_X98Y369        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.168 r  Delay1No26_instance/geqOp_carry_i_10__1/O
                         net (fo=1, routed)           0.008     4.176    Sum10_4_impl_instance/FPAddSubOp_instance/S[6]
    SLICE_X98Y369        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.291 r  Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.317    Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X98Y370        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.332 r  Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.358    Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X98Y371        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.410 r  Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.196     4.606    Delay1No27_instance/CO[0]
    SLICE_X98Y372        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.096     4.702 r  Delay1No27_instance/shiftedFracY_d1[12]_i_4__1/O
                         net (fo=3, routed)           0.293     4.995    Delay1No26_instance/Y_reg[23]_0[0]
    SLICE_X101Y374       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.144 r  Delay1No26_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.187     5.331    Delay1No26_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X98Y372        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     5.382 r  Delay1No26_instance/shiftedFracY_d1[12]_i_3__1/O
                         net (fo=34, routed)          0.247     5.629    Delay1No27_instance/shiftVal__5[0]
    SLICE_X97Y369        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     5.777 r  Delay1No27_instance/shiftedFracY_d1[7]_i_2__1/O
                         net (fo=4, routed)           0.377     6.154    Delay1No27_instance/shiftedFracY_d1_reg[38][6]
    SLICE_X92Y370        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     6.190 r  Delay1No27_instance/shiftedFracY_d1[27]_i_4__1/O
                         net (fo=2, routed)           0.226     6.416    Delay1No27_instance/level4__1[7]
    SLICE_X95Y370        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     6.517 r  Delay1No27_instance/shiftedFracY_d1[27]_i_1__1/O
                         net (fo=1, routed)           0.058     6.575    Sum10_4_impl_instance/FPAddSubOp_instance/D[16]
    SLICE_X95Y370        FDRE                                         r  Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=61379, routed)       1.902     6.562    Sum10_4_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X95Y370        FDRE                                         r  Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[27]/C
                         clock pessimism              0.382     6.944    
                         clock uncertainty           -0.035     6.908    
    SLICE_X95Y370        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.933    Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[27]
  -------------------------------------------------------------------
                         required time                          6.933    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                  0.359    




