// Seed: 3387447359
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    id_6,
    output tri1 id_2,
    input tri1 id_3,
    id_7,
    input wor id_4
);
  parameter id_8 = 1;
  id_9(
      .id_0(1'd0), .id_1(1), .id_2(id_3), .id_3(id_7), .id_4(1 ? -1 : 1)
  );
  assign id_2 = ~-1;
  id_10(
      .id_0(1'b0),
      .id_1(1),
      .id_2(-1),
      .id_3(1),
      .id_4(-1),
      .id_5(id_3),
      .id_6(-1),
      .id_7(id_6),
      .id_8(1)
  );
  wire id_11, id_12, id_13;
endmodule
module module_1 (
    input  wire id_0,
    input  wire id_1,
    output tri0 id_2,
    output wire id_3
);
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_1,
      id_0
  );
endmodule
