[ START MERGED ]
[ END MERGED ]
[ START CLIPPED ]
VCC_net
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.13.0.56.2 -- WARNING: Map write only section -- Wed May 22 16:33:46 2024

SYSCONFIG SLAVE_SPI_PORT=DISABLE MASTER_SPI_PORT=ENABLE SLAVE_PARALLEL_PORT=DISABLE BACKGROUND_RECONFIG=OFF DONE_EX=OFF DONE_OD=ON DONE_PULL=ON MCCLK_FREQ=62 TRANSFR=OFF CONFIG_IOVOLTAGE=3.3 CONFIG_SECURE=OFF WAKE_UP=21 COMPRESS_CONFIG=ON CONFIG_MODE=JTAG INBUF=OFF ;
LOCATE COMP "i_analog" SITE "H18" ;
LOCATE COMP "i_clk" SITE "G2" ;
LOCATE COMP "o_digital" SITE "U18" ;
FREQUENCY NET "i_clk_c" 25.000000 MHz ;
FREQUENCY NET "clk_80mhz" 83.333333 MHz ;
FREQUENCY PORT "i_clk" 25.000000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
