Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Mon Apr 18 14:17:58 2022
| Host             : Suprabhu running 64-bit major release  (build 9200)
| Command          : report_power -file zyNet_power_routed.rpt -pb zyNet_power_summary_routed.pb -rpx zyNet_power_routed.rpx
| Design           : zyNet
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 249.548 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 248.473                           |
| Device Static (W)        | 1.074                             |
| Effective TJA (C/W)      | 11.5                              |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    29.104 |    15607 |       --- |             --- |
|   LUT as Logic |    26.339 |     6907 |     53200 |           12.98 |
|   CARRY4       |     1.873 |      344 |     13300 |            2.59 |
|   Register     |     0.838 |     6457 |    106400 |            6.07 |
|   F7/F8 Muxes  |     0.048 |       32 |     53200 |            0.06 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |      406 |       --- |             --- |
| Signals        |    47.047 |    14353 |       --- |             --- |
| Block RAM      |     1.907 |       15 |       140 |           10.71 |
| DSPs           |   167.255 |      160 |       220 |           72.73 |
| I/O            |     3.160 |      105 |       200 |           52.50 |
| Static Power   |     1.074 |          |           |                 |
| Total          |   249.548 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |   245.726 |     245.410 |      0.316 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.339 |       0.239 |      0.100 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     1.384 |       1.383 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.187 |       0.144 |      0.043 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------+-----------+
| Name              | Power (W) |
+-------------------+-----------+
| zyNet             |   248.473 |
|   alw             |     0.336 |
|   l1              |   103.708 |
|     n_0           |     7.746 |
|       ReLUinst.s1 |     4.474 |
|     n_1           |     3.303 |
|       ReLUinst.s1 |     0.116 |
|     n_10          |     3.467 |
|       ReLUinst.s1 |     0.164 |
|     n_11          |     3.251 |
|       ReLUinst.s1 |     0.120 |
|     n_12          |     3.386 |
|       ReLUinst.s1 |     0.124 |
|     n_13          |     3.476 |
|       ReLUinst.s1 |     0.178 |
|     n_14          |     3.226 |
|       ReLUinst.s1 |     0.121 |
|     n_15          |     3.344 |
|       ReLUinst.s1 |     0.139 |
|     n_16          |     3.344 |
|       ReLUinst.s1 |     0.155 |
|     n_17          |     3.340 |
|       ReLUinst.s1 |     0.127 |
|     n_18          |     3.178 |
|       ReLUinst.s1 |     0.121 |
|     n_19          |     3.207 |
|       ReLUinst.s1 |     0.131 |
|     n_2           |     3.126 |
|       ReLUinst.s1 |     0.106 |
|     n_20          |     3.218 |
|       ReLUinst.s1 |     0.106 |
|     n_21          |     3.310 |
|       ReLUinst.s1 |     0.124 |
|     n_22          |     3.289 |
|       ReLUinst.s1 |     0.151 |
|     n_23          |     3.306 |
|       ReLUinst.s1 |     0.116 |
|     n_24          |     3.367 |
|       ReLUinst.s1 |     0.145 |
|     n_25          |     3.341 |
|       ReLUinst.s1 |     0.143 |
|     n_26          |     3.322 |
|       ReLUinst.s1 |     0.152 |
|     n_27          |     3.354 |
|       ReLUinst.s1 |     0.144 |
|     n_28          |     3.100 |
|       ReLUinst.s1 |     0.114 |
|     n_29          |     3.268 |
|       ReLUinst.s1 |     0.112 |
|     n_3           |     3.274 |
|       ReLUinst.s1 |     0.118 |
|     n_4           |     3.409 |
|       ReLUinst.s1 |     0.179 |
|     n_5           |     3.472 |
|       ReLUinst.s1 |     0.160 |
|     n_6           |     3.483 |
|       ReLUinst.s1 |     0.168 |
|     n_7           |     3.293 |
|       ReLUinst.s1 |     0.121 |
|     n_8           |     3.226 |
|       ReLUinst.s1 |     0.111 |
|     n_9           |     3.279 |
|       ReLUinst.s1 |     0.146 |
|   l2              |    82.313 |
|     n_0           |     3.179 |
|       ReLUinst.s1 |     0.553 |
|     n_1           |     2.782 |
|       ReLUinst.s1 |     0.049 |
|     n_10          |     2.665 |
|       ReLUinst.s1 |     0.035 |
|     n_11          |     2.733 |
|       ReLUinst.s1 |     0.050 |
|     n_12          |     2.743 |
|       ReLUinst.s1 |     0.043 |
|     n_13          |     2.825 |
|       ReLUinst.s1 |     0.054 |
|     n_14          |     2.737 |
|       ReLUinst.s1 |     0.044 |
|     n_15          |     2.662 |
|       ReLUinst.s1 |     0.032 |
|     n_16          |     2.672 |
|       ReLUinst.s1 |     0.033 |
|     n_17          |     2.590 |
|       ReLUinst.s1 |     0.036 |
|     n_18          |     2.802 |
|       ReLUinst.s1 |     0.046 |
|     n_19          |     2.797 |
|       ReLUinst.s1 |     0.042 |
|     n_2           |     2.580 |
|       ReLUinst.s1 |     0.029 |
|     n_20          |     2.647 |
|       ReLUinst.s1 |     0.031 |
|     n_21          |     2.750 |
|       ReLUinst.s1 |     0.042 |
|     n_22          |     2.777 |
|       ReLUinst.s1 |     0.051 |
|     n_23          |     2.586 |
|       ReLUinst.s1 |     0.023 |
|     n_24          |     2.905 |
|       ReLUinst.s1 |     0.080 |
|     n_25          |     2.671 |
|       ReLUinst.s1 |     0.037 |
|     n_26          |     2.797 |
|       ReLUinst.s1 |     0.080 |
|     n_27          |     2.787 |
|       ReLUinst.s1 |     0.051 |
|     n_28          |     2.643 |
|       ReLUinst.s1 |     0.035 |
|     n_29          |     2.650 |
|       ReLUinst.s1 |     0.022 |
|     n_3           |     2.834 |
|       ReLUinst.s1 |     0.051 |
|     n_4           |     2.762 |
|       ReLUinst.s1 |     0.043 |
|     n_5           |     2.673 |
|       ReLUinst.s1 |     0.044 |
|     n_6           |     2.772 |
|       ReLUinst.s1 |     0.043 |
|     n_7           |     2.752 |
|       ReLUinst.s1 |     0.044 |
|     n_8           |     2.792 |
|       ReLUinst.s1 |     0.044 |
|     n_9           |     2.748 |
|       ReLUinst.s1 |     0.043 |
|   l3              |    26.767 |
|     n_0           |     3.031 |
|       ReLUinst.s1 |     0.530 |
|     n_1           |     2.672 |
|       ReLUinst.s1 |     0.046 |
|     n_2           |     2.586 |
|       ReLUinst.s1 |     0.038 |
|     n_3           |     2.595 |
|       ReLUinst.s1 |     0.044 |
|     n_4           |     2.549 |
|       ReLUinst.s1 |     0.028 |
|     n_5           |     2.715 |
|       ReLUinst.s1 |     0.055 |
|     n_6           |     2.562 |
|       ReLUinst.s1 |     0.032 |
|     n_7           |     2.623 |
|       ReLUinst.s1 |     0.032 |
|     n_8           |     2.726 |
|       ReLUinst.s1 |     0.046 |
|     n_9           |     2.708 |
|       ReLUinst.s1 |     0.036 |
|   l4              |    26.798 |
|     n_0           |     3.098 |
|       ReLUinst.s1 |     0.492 |
|       WM          |     0.002 |
|     n_1           |     2.662 |
|       ReLUinst.s1 |     0.052 |
|       WM          |     0.002 |
|     n_2           |     2.522 |
|       ReLUinst.s1 |     0.038 |
|       WM          |     0.002 |
|     n_3           |     2.660 |
|       ReLUinst.s1 |     0.055 |
|       WM          |     0.002 |
|     n_4           |     2.692 |
|       ReLUinst.s1 |     0.092 |
|       WM          |     0.001 |
|     n_5           |     2.706 |
|       ReLUinst.s1 |     0.073 |
|       WM          |     0.001 |
|     n_6           |     2.583 |
|       ReLUinst.s1 |     0.057 |
|       WM          |     0.002 |
|     n_7           |     2.747 |
|       ReLUinst.s1 |     0.060 |
|       WM          |     0.002 |
|     n_8           |     2.588 |
|       ReLUinst.s1 |     0.068 |
|       WM          |     0.002 |
|     n_9           |     2.540 |
|       ReLUinst.s1 |     0.051 |
|       WM          |     0.002 |
|   mFind           |     2.754 |
+-------------------+-----------+


