// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Thu Nov 19 23:36:58 2020
// Host        : DESKTOP-2V0TF99 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub
//               c:/Vivado_Projects/ANC_System/ANC_System.srcs/sources_1/ip/ila_2/ila_2_stub.v
// Design      : ila_2
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "ila,Vivado 2020.1" *)
module ila_2(clk, probe0, probe1, probe2, probe3, probe4, probe5, 
  probe6, probe7, probe8, probe9, probe10, probe11, probe12, probe13, probe14, probe15, probe16, probe17, 
  probe18, probe19, probe20, probe21, probe22, probe23)
/* synthesis syn_black_box black_box_pad_pin="clk,probe0[23:0],probe1[23:0],probe2[23:0],probe3[23:0],probe4[23:0],probe5[23:0],probe6[23:0],probe7[23:0],probe8[23:0],probe9[23:0],probe10[23:0],probe11[23:0],probe12[23:0],probe13[23:0],probe14[23:0],probe15[23:0],probe16[23:0],probe17[23:0],probe18[23:0],probe19[23:0],probe20[23:0],probe21[23:0],probe22[23:0],probe23[23:0]" */;
  input clk;
  input [23:0]probe0;
  input [23:0]probe1;
  input [23:0]probe2;
  input [23:0]probe3;
  input [23:0]probe4;
  input [23:0]probe5;
  input [23:0]probe6;
  input [23:0]probe7;
  input [23:0]probe8;
  input [23:0]probe9;
  input [23:0]probe10;
  input [23:0]probe11;
  input [23:0]probe12;
  input [23:0]probe13;
  input [23:0]probe14;
  input [23:0]probe15;
  input [23:0]probe16;
  input [23:0]probe17;
  input [23:0]probe18;
  input [23:0]probe19;
  input [23:0]probe20;
  input [23:0]probe21;
  input [23:0]probe22;
  input [23:0]probe23;
endmodule
