-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@cparch23.ecn.purdue.edu                      
-- Generated date:           Tue Nov 09 14:57:20 EST 2021                        

Solution Settings: fir.v5
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          30      49         51            0  0          
    Design Total:                      30      49         51            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                        Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    ------------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: Altera_DIST]                                                                                 
    DIST_1R1W_RBW_rport(1,16,5,32,32,16)       0.000     0.000      0.000 2.000          1           0 
    DIST_1R1W_RBW_rwport(1,16,5,32,32,16)      0.000     0.000      0.000 2.000          1           0 
    [Lib: ccs_ioport]                                                                                  
    ccs_in(2,16)                               0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                              0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                                  
    mgc_add(30,0,30,0,30)                     17.000     0.000     17.000 2.548          5           3 
    mgc_add(5,0,1,0,5)                         4.500     0.000      4.500 1.642          0           1 
    mgc_add(5,0,2,1,5)                         4.500     0.000      4.500 1.652          4           2 
    mgc_add(5,0,2,1,6)                         4.500     0.000      4.500 1.706          1           1 
    mgc_and(1,2)                               0.354     0.000      0.354 1.279          0           2 
    mgc_and(1,3)                               0.559     0.000      0.559 1.279          0           4 
    mgc_and(1,4)                               0.764     0.000      0.764 1.279          0           5 
    mgc_and(1,5)                               0.969     0.000      0.969 1.279          0           7 
    mgc_and(1,6)                               1.174     0.000      1.174 1.496          0           3 
    mgc_and(30,2)                             10.631     0.000     10.631 1.279          0           1 
    mgc_and(5,2)                               1.772     0.000      1.772 1.279          0           1 
    mgc_mul(16,1,16,1,30)                    310.000     1.000      0.000 4.600          1           1 
    mgc_mux(16,5,32)                         166.490     0.000    166.490 2.844          5           1 
    mgc_mux(30,1,2)                           15.254     0.000     15.254 1.312          0           2 
    mgc_mux(5,1,2)                             2.542     0.000      2.542 1.312          0           2 
    mgc_mux1hot(16,4)                         20.898     0.000     20.898 1.687          0           1 
    mgc_mux1hot(16,6)                         34.449     0.000     34.449 1.972          0           2 
    mgc_mux1hot(16,8)                         48.000     0.000     48.000 2.175          0           1 
    mgc_mux1hot(5,5)                           8.648     0.000      8.648 1.844          0           1 
    mgc_nor(1,2)                               0.354     0.000      0.354 1.268          0           8 
    mgc_nor(1,3)                               0.559     0.000      0.559 1.268          0           6 
    mgc_nor(1,4)                               0.764     0.000      0.764 1.268          0           4 
    mgc_not(1)                                 0.000     0.000      0.000 0.000          0          50 
    mgc_or(1,2)                                0.354     0.000      0.354 1.268          0           4 
    mgc_or(1,3)                                0.559     0.000      0.559 1.268          0           3 
    mgc_or(1,4)                                0.764     0.000      0.764 1.268          0           1 
    mgc_or(1,5)                                0.969     0.000      0.969 1.268          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                 0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(16,0,0,1,1,1,1)                0.000     0.000      0.000 0.000          0          67 
    mgc_reg_pos(30,0,0,1,1,1,1)                0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(5,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(6,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           1 
    [Lib: mgc_ioport]                                                                                  
    mgc_io_sync(0)                             0.000     0.000      0.000 0.000          3           3 
                                                                                                       
    TOTAL AREA (After Assignment):           771.077     1.000    461.000                              
    
  C++ to RTL Interface Mappings
    C++ Field RTL Range RTL Range Expression Expression Limits 
    --------- --------- -------------------- -----------------
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   1249.9          2715.2           771.1        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           1249.9 (100%)   2715.2 (100%)    771.1 (100%) 
      MUX:               832.4  (67%)   1354.0  (50%)    348.5  (45%) 
      FUNC:              417.5  (33%)   1330.5  (49%)    379.0  (49%) 
      LOGIC:               0.0            30.8   (1%)     43.6   (6%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             0.0             0.0        
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             0.0             0.0        
                                                                      
    
  Register-to-Variable Mappings
    Register                        Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    MAC-1:mul.itm                           30         Y           Y      MAC-1:mul.itm                                         
                                                                          MAC-4:mul.itm                                         
    MAC-2:mul.itm                           30         Y           Y      MAC-2:mul.itm                                         
                                                                          MAC-5:mul.itm                                         
                                                                          MAC-3:mul.itm                                         
    acc(32:3)#1.sva                         30         Y           Y      acc(32:3)#1.sva                                       
                                                                          acc(32:3)#3.sva                                       
                                                                          MAC:acc#4.itm                                         
    MAC:mux#1.itm                           16         Y           Y      MAC:mux#1.itm                                         
                                                                          MAC:mux#4.itm                                         
    MAC:mux#2.itm                           16         Y           Y      MAC:mux#2.itm                                         
    MAC:mux#3.itm                           16         Y           Y      MAC:mux#3.itm                                         
    MAC:mux.itm                             16         Y           Y      MAC:mux.itm                                           
    out1:rsci.idat                          16         Y           Y      out1:rsci.idat                                        
    regs(0).sva                             16         Y           Y      regs(0).sva                                           
    regs(0).sva#1                           16         Y           Y      regs(0).sva#1                                         
    regs(1).sva                             16         Y           Y      regs(1).sva                                           
    regs(1).sva#1                           16         Y           Y      regs(1).sva#1                                         
    regs(10).sva                            16         Y           Y      regs(10).sva                                          
    regs(10).sva#1                          16         Y           Y      regs(10).sva#1                                        
    regs(11).sva                            16         Y           Y      regs(11).sva                                          
    regs(11).sva#1                          16         Y           Y      regs(11).sva#1                                        
    regs(12).sva                            16         Y           Y      regs(12).sva                                          
    regs(12).sva#1                          16         Y           Y      regs(12).sva#1                                        
    regs(13).sva                            16         Y           Y      regs(13).sva                                          
    regs(13).sva#1                          16         Y           Y      regs(13).sva#1                                        
    regs(14).sva                            16         Y           Y      regs(14).sva                                          
    regs(14).sva#1                          16         Y           Y      regs(14).sva#1                                        
    regs(15).sva                            16         Y           Y      regs(15).sva                                          
    regs(15).sva#1                          16         Y           Y      regs(15).sva#1                                        
    regs(16).sva                            16         Y           Y      regs(16).sva                                          
    regs(16).sva#1                          16         Y           Y      regs(16).sva#1                                        
    regs(17).sva                            16         Y           Y      regs(17).sva                                          
    regs(17).sva#1                          16         Y           Y      regs(17).sva#1                                        
    regs(18).sva                            16         Y           Y      regs(18).sva                                          
    regs(18).sva#1                          16         Y           Y      regs(18).sva#1                                        
    regs(19).sva                            16         Y           Y      regs(19).sva                                          
    regs(19).sva#1                          16         Y           Y      regs(19).sva#1                                        
    regs(2).sva                             16         Y           Y      regs(2).sva                                           
    regs(2).sva#1                           16         Y           Y      regs(2).sva#1                                         
    regs(20).sva                            16         Y           Y      regs(20).sva                                          
    regs(20).sva#1                          16         Y           Y      regs(20).sva#1                                        
    regs(21).sva                            16         Y           Y      regs(21).sva                                          
    regs(21).sva#1                          16         Y           Y      regs(21).sva#1                                        
    regs(22).sva                            16         Y           Y      regs(22).sva                                          
    regs(22).sva#1                          16         Y           Y      regs(22).sva#1                                        
    regs(23).sva                            16         Y           Y      regs(23).sva                                          
    regs(23).sva#1                          16         Y           Y      regs(23).sva#1                                        
    regs(24).sva                            16         Y           Y      regs(24).sva                                          
    regs(24).sva#1                          16         Y           Y      regs(24).sva#1                                        
    regs(25).sva                            16         Y           Y      regs(25).sva                                          
    regs(25).sva#1                          16         Y           Y      regs(25).sva#1                                        
    regs(26).sva                            16         Y           Y      regs(26).sva                                          
    regs(26).sva#1                          16         Y           Y      regs(26).sva#1                                        
    regs(27).sva                            16         Y           Y      regs(27).sva                                          
    regs(27).sva#1                          16         Y           Y      regs(27).sva#1                                        
    regs(28).sva                            16         Y           Y      regs(28).sva                                          
    regs(28).sva#1                          16         Y           Y      regs(28).sva#1                                        
    regs(29).sva                            16         Y           Y      regs(29).sva                                          
    regs(29).sva#1                          16         Y           Y      regs(29).sva#1                                        
    regs(3).sva                             16         Y           Y      regs(3).sva                                           
    regs(3).sva#1                           16         Y           Y      regs(3).sva#1                                         
    regs(30).sva                            16         Y           Y      regs(30).sva                                          
    regs(30).sva#1                          16         Y           Y      regs(30).sva#1                                        
    regs(4).sva                             16         Y           Y      regs(4).sva                                           
    regs(4).sva#1                           16         Y           Y      regs(4).sva#1                                         
    regs(5).sva                             16         Y           Y      regs(5).sva                                           
    regs(5).sva#1                           16         Y           Y      regs(5).sva#1                                         
    regs(6).sva                             16         Y           Y      regs(6).sva                                           
    regs(6).sva#1                           16         Y           Y      regs(6).sva#1                                         
    regs(7).sva                             16         Y           Y      regs(7).sva                                           
    regs(7).sva#1                           16         Y           Y      regs(7).sva#1                                         
    regs(8).sva                             16         Y           Y      regs(8).sva                                           
    regs(8).sva#1                           16         Y           Y      regs(8).sva#1                                         
    regs(9).sva                             16         Y           Y      regs(9).sva                                           
    regs(9).sva#1                           16         Y           Y      regs(9).sva#1                                         
    MAC:i(5:0)#3.sva                         6         Y           Y      MAC:i(5:0)#3.sva                                      
    MAC-3:acc#2.psp.sva                      5         Y           Y      MAC-3:acc#2.psp.sva                                   
    MAC-4:acc#2.psp.sva                      5         Y           Y      MAC-4:acc#2.psp.sva                                   
    MAC-5:acc#2.itm                          5         Y           Y      MAC-5:acc#2.itm                                       
                                                                          MAC:i(4:0).sva                                        
    reg(out1:rsc.triosy:obj.ld).cse          1                            reg(out1:rsc.triosy:obj.ld).cse                       
                                                                                                                                
    Total:                                1184           1183        1183 (Total Gating Ratio: 1.00, CG Opt Gating Ratio: 1.00) 
    
  Timing Report
    Critical Path
      Max Delay:  9.530148
      Slack:      0.4698519999999995
      
      Path                                                    Startpoint                 Endpoint                Delay  Slack  
      ------------------------------------------------------- -------------------------- ----------------------- ------ ------
      1                                                       fir:core/reg(MAC-5:acc#2)  fir:core/reg(MAC:mux#3) 9.5301 0.4699 
                                                                                                                               
        Instance                                              Component                                          Delta  Delay  
        --------                                              ---------                                          -----  -----  
        fir:core/reg(MAC-5:acc#2)                             mgc_reg_pos_5_0_0_1_1_1_1                          0.0000 0.0000 
        fir:core/MAC-5:acc#2.itm                                                                                 0.0000 0.0000 
        fir:core/MAC-1:acc#2                                  mgc_addc_5_0_2_1_5                                 1.6525 1.6525 
        fir:core/MAC-1:acc#2.psp.sva:mx0w0                                                                       0.0000 1.6525 
        fir:core/MAC:i:asn#2                                                                                     0.0000 1.6525 
        fir:core/MAC:i:asn#2.itm                                                                                 0.0000 1.6525 
        fir:core/MAC-2:acc#2                                  mgc_addc_5_0_2_1_6                                 1.7060 3.3584 
        fir:core/MAC-2:acc#2.tmp                                                                                 0.0000 3.3584 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva:mx0w0)(4-0)#1                                                        0.0000 3.3584 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva:mx0w0)(4-0)#1.itm                                                    0.0000 3.3584 
        fir:core/MAC-3:acc#2                                  mgc_addc_5_0_2_1_5                                 1.6525 5.0109 
        fir:core/MAC-3:acc#2.psp.sva:mx0w0                                                                       0.0000 5.0109 
        fir:core/MAC:slc(MAC-3:acc#2.psp.sva:mx0w0)(4)                                                           0.0000 5.0109 
        fir:core/MAC:slc(MAC-3:acc#2.psp.sva:mx0w0)(4).itm                                                       0.0000 5.0109 
        fir:core/MAC:nor#11                                   mgc_nor_1_3                                        1.2679 6.2788 
        fir:core/MAC:nor#11.itm                                                                                  0.0000 6.2788 
        fir:core/MAC:and#7                                    mgc_and_1_4                                        1.2790 7.5577 
        fir:core/MAC:and#7.itm                                                                                   0.0000 7.5577 
        fir:core/MAC:MAC:mux1h                                mgc_mux1hot_16_6                                   1.9724 9.5301 
        fir:core/MAC:MAC:mux1h.itm                                                                               0.0000 9.5301 
        fir:core/reg(MAC:mux#3)                               mgc_reg_pos_16_0_0_1_1_1_1                         0.0000 9.5301 
                                                                                                                               
      2                                                       fir:core/reg(MAC-5:acc#2)  fir:core/reg(MAC:mux#3) 9.5301 0.4699 
                                                                                                                               
        Instance                                              Component                                          Delta  Delay  
        --------                                              ---------                                          -----  -----  
        fir:core/reg(MAC-5:acc#2)                             mgc_reg_pos_5_0_0_1_1_1_1                          0.0000 0.0000 
        fir:core/MAC-5:acc#2.itm                                                                                 0.0000 0.0000 
        fir:core/MAC-1:acc#2                                  mgc_addc_5_0_2_1_5                                 1.6525 1.6525 
        fir:core/MAC-1:acc#2.psp.sva:mx0w0                                                                       0.0000 1.6525 
        fir:core/MAC:i:asn#2                                                                                     0.0000 1.6525 
        fir:core/MAC:i:asn#2.itm                                                                                 0.0000 1.6525 
        fir:core/MAC-2:acc#2                                  mgc_addc_5_0_2_1_6                                 1.7060 3.3584 
        fir:core/MAC-2:acc#2.tmp                                                                                 0.0000 3.3584 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva:mx0w0)(4-0)#1                                                        0.0000 3.3584 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva:mx0w0)(4-0)#1.itm                                                    0.0000 3.3584 
        fir:core/MAC-3:acc#2                                  mgc_addc_5_0_2_1_5                                 1.6525 5.0109 
        fir:core/MAC-3:acc#2.psp.sva:mx0w0                                                                       0.0000 5.0109 
        fir:core/MAC:slc(MAC-3:acc#2.psp.sva:mx0w0)(4)#26                                                        0.0000 5.0109 
        fir:core/MAC:slc(MAC-3:acc#2.psp.sva:mx0w0)(4)#26.itm                                                    0.0000 5.0109 
        fir:core/MAC:nor#12                                   mgc_nor_1_4                                        1.2679 6.2788 
        fir:core/MAC:nor#12.itm                                                                                  0.0000 6.2788 
        fir:core/MAC:and#8                                    mgc_and_1_3                                        1.2790 7.5577 
        fir:core/MAC:and#8.itm                                                                                   0.0000 7.5577 
        fir:core/MAC:MAC:mux1h                                mgc_mux1hot_16_6                                   1.9724 9.5301 
        fir:core/MAC:MAC:mux1h.itm                                                                               0.0000 9.5301 
        fir:core/reg(MAC:mux#3)                               mgc_reg_pos_16_0_0_1_1_1_1                         0.0000 9.5301 
                                                                                                                               
      3                                                       fir:core/reg(MAC-5:acc#2)  fir:core/reg(MAC:mux#3) 9.5301 0.4699 
                                                                                                                               
        Instance                                              Component                                          Delta  Delay  
        --------                                              ---------                                          -----  -----  
        fir:core/reg(MAC-5:acc#2)                             mgc_reg_pos_5_0_0_1_1_1_1                          0.0000 0.0000 
        fir:core/MAC-5:acc#2.itm                                                                                 0.0000 0.0000 
        fir:core/MAC-1:acc#2                                  mgc_addc_5_0_2_1_5                                 1.6525 1.6525 
        fir:core/MAC-1:acc#2.psp.sva:mx0w0                                                                       0.0000 1.6525 
        fir:core/MAC:i:asn#2                                                                                     0.0000 1.6525 
        fir:core/MAC:i:asn#2.itm                                                                                 0.0000 1.6525 
        fir:core/MAC-2:acc#2                                  mgc_addc_5_0_2_1_6                                 1.7060 3.3584 
        fir:core/MAC-2:acc#2.tmp                                                                                 0.0000 3.3584 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva:mx0w0)(4-0)#1                                                        0.0000 3.3584 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva:mx0w0)(4-0)#1.itm                                                    0.0000 3.3584 
        fir:core/MAC-3:acc#2                                  mgc_addc_5_0_2_1_5                                 1.6525 5.0109 
        fir:core/MAC-3:acc#2.psp.sva:mx0w0                                                                       0.0000 5.0109 
        fir:core/MAC:slc(MAC-3:acc#2.psp.sva:mx0w0)(4)#27                                                        0.0000 5.0109 
        fir:core/MAC:slc(MAC-3:acc#2.psp.sva:mx0w0)(4)#27.itm                                                    0.0000 5.0109 
        fir:core/MAC:nor#13                                   mgc_nor_1_2                                        1.2679 6.2788 
        fir:core/MAC:nor#13.itm                                                                                  0.0000 6.2788 
        fir:core/MAC:and#9                                    mgc_and_1_5                                        1.2790 7.5577 
        fir:core/MAC:and#9.itm                                                                                   0.0000 7.5577 
        fir:core/MAC:MAC:mux1h                                mgc_mux1hot_16_6                                   1.9724 9.5301 
        fir:core/MAC:MAC:mux1h.itm                                                                               0.0000 9.5301 
        fir:core/reg(MAC:mux#3)                               mgc_reg_pos_16_0_0_1_1_1_1                         0.0000 9.5301 
                                                                                                                               
      4                                                       fir:core/reg(MAC-5:acc#2)  fir:core/reg(MAC:mux#3) 9.5301 0.4699 
                                                                                                                               
        Instance                                              Component                                          Delta  Delay  
        --------                                              ---------                                          -----  -----  
        fir:core/reg(MAC-5:acc#2)                             mgc_reg_pos_5_0_0_1_1_1_1                          0.0000 0.0000 
        fir:core/MAC-5:acc#2.itm                                                                                 0.0000 0.0000 
        fir:core/MAC-1:acc#2                                  mgc_addc_5_0_2_1_5                                 1.6525 1.6525 
        fir:core/MAC-1:acc#2.psp.sva:mx0w0                                                                       0.0000 1.6525 
        fir:core/MAC:i:asn#2                                                                                     0.0000 1.6525 
        fir:core/MAC:i:asn#2.itm                                                                                 0.0000 1.6525 
        fir:core/MAC-2:acc#2                                  mgc_addc_5_0_2_1_6                                 1.7060 3.3584 
        fir:core/MAC-2:acc#2.tmp                                                                                 0.0000 3.3584 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva:mx0w0)(4-0)#1                                                        0.0000 3.3584 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva:mx0w0)(4-0)#1.itm                                                    0.0000 3.3584 
        fir:core/MAC-3:acc#2                                  mgc_addc_5_0_2_1_5                                 1.6525 5.0109 
        fir:core/MAC-3:acc#2.psp.sva:mx0w0                                                                       0.0000 5.0109 
        fir:core/MAC:slc(MAC-3:acc#2.psp.sva:mx0w0)(3)#3                                                         0.0000 5.0109 
        fir:core/MAC:slc(MAC-3:acc#2.psp.sva:mx0w0)(3)#3.itm                                                     0.0000 5.0109 
        fir:core/MAC:nor#14                                   mgc_nor_1_3                                        1.2679 6.2788 
        fir:core/MAC:nor#14.itm                                                                                  0.0000 6.2788 
        fir:core/MAC:and#10                                   mgc_and_1_4                                        1.2790 7.5577 
        fir:core/MAC:and#10.itm                                                                                  0.0000 7.5577 
        fir:core/MAC:MAC:mux1h                                mgc_mux1hot_16_6                                   1.9724 9.5301 
        fir:core/MAC:MAC:mux1h.itm                                                                               0.0000 9.5301 
        fir:core/reg(MAC:mux#3)                               mgc_reg_pos_16_0_0_1_1_1_1                         0.0000 9.5301 
                                                                                                                               
      5                                                       fir:core/reg(MAC-5:acc#2)  fir:core/reg(MAC:mux#3) 9.5301 0.4699 
                                                                                                                               
        Instance                                              Component                                          Delta  Delay  
        --------                                              ---------                                          -----  -----  
        fir:core/reg(MAC-5:acc#2)                             mgc_reg_pos_5_0_0_1_1_1_1                          0.0000 0.0000 
        fir:core/MAC-5:acc#2.itm                                                                                 0.0000 0.0000 
        fir:core/MAC-1:acc#2                                  mgc_addc_5_0_2_1_5                                 1.6525 1.6525 
        fir:core/MAC-1:acc#2.psp.sva:mx0w0                                                                       0.0000 1.6525 
        fir:core/MAC:i:asn#2                                                                                     0.0000 1.6525 
        fir:core/MAC:i:asn#2.itm                                                                                 0.0000 1.6525 
        fir:core/MAC-2:acc#2                                  mgc_addc_5_0_2_1_6                                 1.7060 3.3584 
        fir:core/MAC-2:acc#2.tmp                                                                                 0.0000 3.3584 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva:mx0w0)(4-0)#1                                                        0.0000 3.3584 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva:mx0w0)(4-0)#1.itm                                                    0.0000 3.3584 
        fir:core/MAC-3:acc#2                                  mgc_addc_5_0_2_1_5                                 1.6525 5.0109 
        fir:core/MAC-3:acc#2.psp.sva:mx0w0                                                                       0.0000 5.0109 
        fir:core/MAC:slc(MAC-3:acc#2.psp.sva:mx0w0)(1)#5                                                         0.0000 5.0109 
        fir:core/MAC:slc(MAC-3:acc#2.psp.sva:mx0w0)(1)#5.itm                                                     0.0000 5.0109 
        fir:core/MAC:nor#15                                   mgc_nor_1_2                                        1.2679 6.2788 
        fir:core/MAC:nor#15.itm                                                                                  0.0000 6.2788 
        fir:core/MAC:and#12                                   mgc_and_1_5                                        1.2790 7.5577 
        fir:core/MAC:and#12.itm                                                                                  0.0000 7.5577 
        fir:core/MAC:MAC:mux1h                                mgc_mux1hot_16_6                                   1.9724 9.5301 
        fir:core/MAC:MAC:mux1h.itm                                                                               0.0000 9.5301 
        fir:core/reg(MAC:mux#3)                               mgc_reg_pos_16_0_0_1_1_1_1                         0.0000 9.5301 
                                                                                                                               
      6                                                       fir:core/reg(MAC-5:acc#2)  fir:core/reg(MAC:mux#3) 9.5301 0.4699 
                                                                                                                               
        Instance                                              Component                                          Delta  Delay  
        --------                                              ---------                                          -----  -----  
        fir:core/reg(MAC-5:acc#2)                             mgc_reg_pos_5_0_0_1_1_1_1                          0.0000 0.0000 
        fir:core/MAC-5:acc#2.itm                                                                                 0.0000 0.0000 
        fir:core/MAC-1:acc#2                                  mgc_addc_5_0_2_1_5                                 1.6525 1.6525 
        fir:core/MAC-1:acc#2.psp.sva:mx0w0                                                                       0.0000 1.6525 
        fir:core/MAC:i:asn#2                                                                                     0.0000 1.6525 
        fir:core/MAC:i:asn#2.itm                                                                                 0.0000 1.6525 
        fir:core/MAC-2:acc#2                                  mgc_addc_5_0_2_1_6                                 1.7060 3.3584 
        fir:core/MAC-2:acc#2.tmp                                                                                 0.0000 3.3584 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva:mx0w0)(4-0)#1                                                        0.0000 3.3584 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva:mx0w0)(4-0)#1.itm                                                    0.0000 3.3584 
        fir:core/MAC-3:acc#2                                  mgc_addc_5_0_2_1_5                                 1.6525 5.0109 
        fir:core/MAC-3:acc#2.psp.sva:mx0w0                                                                       0.0000 5.0109 
        fir:core/MAC:slc(MAC-3:acc#2.psp.sva:mx0w0)(3)                                                           0.0000 5.0109 
        fir:core/MAC:slc(MAC-3:acc#2.psp.sva:mx0w0)(3).itm                                                       0.0000 5.0109 
        fir:core/MAC:nor#11                                   mgc_nor_1_3                                        1.2679 6.2788 
        fir:core/MAC:nor#11.itm                                                                                  0.0000 6.2788 
        fir:core/MAC:and#7                                    mgc_and_1_4                                        1.2790 7.5577 
        fir:core/MAC:and#7.itm                                                                                   0.0000 7.5577 
        fir:core/MAC:MAC:mux1h                                mgc_mux1hot_16_6                                   1.9724 9.5301 
        fir:core/MAC:MAC:mux1h.itm                                                                               0.0000 9.5301 
        fir:core/reg(MAC:mux#3)                               mgc_reg_pos_16_0_0_1_1_1_1                         0.0000 9.5301 
                                                                                                                               
      7                                                       fir:core/reg(MAC-5:acc#2)  fir:core/reg(MAC:mux#3) 9.5301 0.4699 
                                                                                                                               
        Instance                                              Component                                          Delta  Delay  
        --------                                              ---------                                          -----  -----  
        fir:core/reg(MAC-5:acc#2)                             mgc_reg_pos_5_0_0_1_1_1_1                          0.0000 0.0000 
        fir:core/MAC-5:acc#2.itm                                                                                 0.0000 0.0000 
        fir:core/MAC-1:acc#2                                  mgc_addc_5_0_2_1_5                                 1.6525 1.6525 
        fir:core/MAC-1:acc#2.psp.sva:mx0w0                                                                       0.0000 1.6525 
        fir:core/MAC:i:asn#2                                                                                     0.0000 1.6525 
        fir:core/MAC:i:asn#2.itm                                                                                 0.0000 1.6525 
        fir:core/MAC-2:acc#2                                  mgc_addc_5_0_2_1_6                                 1.7060 3.3584 
        fir:core/MAC-2:acc#2.tmp                                                                                 0.0000 3.3584 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva:mx0w0)(4-0)#1                                                        0.0000 3.3584 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva:mx0w0)(4-0)#1.itm                                                    0.0000 3.3584 
        fir:core/MAC-3:acc#2                                  mgc_addc_5_0_2_1_5                                 1.6525 5.0109 
        fir:core/MAC-3:acc#2.psp.sva:mx0w0                                                                       0.0000 5.0109 
        fir:core/MAC:slc(MAC-3:acc#2.psp.sva:mx0w0)(2)                                                           0.0000 5.0109 
        fir:core/MAC:slc(MAC-3:acc#2.psp.sva:mx0w0)(2).itm                                                       0.0000 5.0109 
        fir:core/MAC:nor#11                                   mgc_nor_1_3                                        1.2679 6.2788 
        fir:core/MAC:nor#11.itm                                                                                  0.0000 6.2788 
        fir:core/MAC:and#7                                    mgc_and_1_4                                        1.2790 7.5577 
        fir:core/MAC:and#7.itm                                                                                   0.0000 7.5577 
        fir:core/MAC:MAC:mux1h                                mgc_mux1hot_16_6                                   1.9724 9.5301 
        fir:core/MAC:MAC:mux1h.itm                                                                               0.0000 9.5301 
        fir:core/reg(MAC:mux#3)                               mgc_reg_pos_16_0_0_1_1_1_1                         0.0000 9.5301 
                                                                                                                               
      8                                                       fir:core/reg(MAC-5:acc#2)  fir:core/reg(MAC:mux#3) 9.5301 0.4699 
                                                                                                                               
        Instance                                              Component                                          Delta  Delay  
        --------                                              ---------                                          -----  -----  
        fir:core/reg(MAC-5:acc#2)                             mgc_reg_pos_5_0_0_1_1_1_1                          0.0000 0.0000 
        fir:core/MAC-5:acc#2.itm                                                                                 0.0000 0.0000 
        fir:core/MAC-1:acc#2                                  mgc_addc_5_0_2_1_5                                 1.6525 1.6525 
        fir:core/MAC-1:acc#2.psp.sva:mx0w0                                                                       0.0000 1.6525 
        fir:core/MAC:i:asn#2                                                                                     0.0000 1.6525 
        fir:core/MAC:i:asn#2.itm                                                                                 0.0000 1.6525 
        fir:core/MAC-2:acc#2                                  mgc_addc_5_0_2_1_6                                 1.7060 3.3584 
        fir:core/MAC-2:acc#2.tmp                                                                                 0.0000 3.3584 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva:mx0w0)(4-0)#1                                                        0.0000 3.3584 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva:mx0w0)(4-0)#1.itm                                                    0.0000 3.3584 
        fir:core/MAC-3:acc#2                                  mgc_addc_5_0_2_1_5                                 1.6525 5.0109 
        fir:core/MAC-3:acc#2.psp.sva:mx0w0                                                                       0.0000 5.0109 
        fir:core/MAC:slc(MAC-3:acc#2.psp.sva:mx0w0)(0)#5                                                         0.0000 5.0109 
        fir:core/MAC:slc(MAC-3:acc#2.psp.sva:mx0w0)(0)#5.itm                                                     0.0000 5.0109 
        fir:core/MAC:nor#15                                   mgc_nor_1_2                                        1.2679 6.2788 
        fir:core/MAC:nor#15.itm                                                                                  0.0000 6.2788 
        fir:core/MAC:and#12                                   mgc_and_1_5                                        1.2790 7.5577 
        fir:core/MAC:and#12.itm                                                                                  0.0000 7.5577 
        fir:core/MAC:MAC:mux1h                                mgc_mux1hot_16_6                                   1.9724 9.5301 
        fir:core/MAC:MAC:mux1h.itm                                                                               0.0000 9.5301 
        fir:core/reg(MAC:mux#3)                               mgc_reg_pos_16_0_0_1_1_1_1                         0.0000 9.5301 
                                                                                                                               
      9                                                       fir:core/reg(MAC-5:acc#2)  fir:core/reg(MAC:mux#3) 9.5301 0.4699 
                                                                                                                               
        Instance                                              Component                                          Delta  Delay  
        --------                                              ---------                                          -----  -----  
        fir:core/reg(MAC-5:acc#2)                             mgc_reg_pos_5_0_0_1_1_1_1                          0.0000 0.0000 
        fir:core/MAC-5:acc#2.itm                                                                                 0.0000 0.0000 
        fir:core/MAC-1:acc#2                                  mgc_addc_5_0_2_1_5                                 1.6525 1.6525 
        fir:core/MAC-1:acc#2.psp.sva:mx0w0                                                                       0.0000 1.6525 
        fir:core/MAC:i:asn#2                                                                                     0.0000 1.6525 
        fir:core/MAC:i:asn#2.itm                                                                                 0.0000 1.6525 
        fir:core/MAC-2:acc#2                                  mgc_addc_5_0_2_1_6                                 1.7060 3.3584 
        fir:core/MAC-2:acc#2.tmp                                                                                 0.0000 3.3584 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva:mx0w0)(4-0)#1                                                        0.0000 3.3584 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva:mx0w0)(4-0)#1.itm                                                    0.0000 3.3584 
        fir:core/MAC-3:acc#2                                  mgc_addc_5_0_2_1_5                                 1.6525 5.0109 
        fir:core/MAC-3:acc#2.psp.sva:mx0w0                                                                       0.0000 5.0109 
        fir:core/MAC:slc(MAC-3:acc#2.psp.sva:mx0w0)(1)#2                                                         0.0000 5.0109 
        fir:core/MAC:slc(MAC-3:acc#2.psp.sva:mx0w0)(1)#2.itm                                                     0.0000 5.0109 
        fir:core/MAC:nor#13                                   mgc_nor_1_2                                        1.2679 6.2788 
        fir:core/MAC:nor#13.itm                                                                                  0.0000 6.2788 
        fir:core/MAC:and#9                                    mgc_and_1_5                                        1.2790 7.5577 
        fir:core/MAC:and#9.itm                                                                                   0.0000 7.5577 
        fir:core/MAC:MAC:mux1h                                mgc_mux1hot_16_6                                   1.9724 9.5301 
        fir:core/MAC:MAC:mux1h.itm                                                                               0.0000 9.5301 
        fir:core/reg(MAC:mux#3)                               mgc_reg_pos_16_0_0_1_1_1_1                         0.0000 9.5301 
                                                                                                                               
      10                                                      fir:core/reg(MAC-5:acc#2)  fir:core/reg(MAC:mux#3) 9.5301 0.4699 
                                                                                                                               
        Instance                                              Component                                          Delta  Delay  
        --------                                              ---------                                          -----  -----  
        fir:core/reg(MAC-5:acc#2)                             mgc_reg_pos_5_0_0_1_1_1_1                          0.0000 0.0000 
        fir:core/MAC-5:acc#2.itm                                                                                 0.0000 0.0000 
        fir:core/MAC-1:acc#2                                  mgc_addc_5_0_2_1_5                                 1.6525 1.6525 
        fir:core/MAC-1:acc#2.psp.sva:mx0w0                                                                       0.0000 1.6525 
        fir:core/MAC:i:asn#2                                                                                     0.0000 1.6525 
        fir:core/MAC:i:asn#2.itm                                                                                 0.0000 1.6525 
        fir:core/MAC-2:acc#2                                  mgc_addc_5_0_2_1_6                                 1.7060 3.3584 
        fir:core/MAC-2:acc#2.tmp                                                                                 0.0000 3.3584 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva:mx0w0)(4-0)#1                                                        0.0000 3.3584 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva:mx0w0)(4-0)#1.itm                                                    0.0000 3.3584 
        fir:core/MAC-3:acc#2                                  mgc_addc_5_0_2_1_5                                 1.6525 5.0109 
        fir:core/MAC-3:acc#2.psp.sva:mx0w0                                                                       0.0000 5.0109 
        fir:core/MAC:slc(MAC-3:acc#2.psp.sva:mx0w0)(2)#3                                                         0.0000 5.0109 
        fir:core/MAC:slc(MAC-3:acc#2.psp.sva:mx0w0)(2)#3.itm                                                     0.0000 5.0109 
        fir:core/MAC:nor#14                                   mgc_nor_1_3                                        1.2679 6.2788 
        fir:core/MAC:nor#14.itm                                                                                  0.0000 6.2788 
        fir:core/MAC:and#10                                   mgc_and_1_4                                        1.2790 7.5577 
        fir:core/MAC:and#10.itm                                                                                  0.0000 7.5577 
        fir:core/MAC:MAC:mux1h                                mgc_mux1hot_16_6                                   1.9724 9.5301 
        fir:core/MAC:MAC:mux1h.itm                                                                               0.0000 9.5301 
        fir:core/reg(MAC:mux#3)                               mgc_reg_pos_16_0_0_1_1_1_1                         0.0000 9.5301 
                                                                                                                               
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                             Port                                    Slack (Delay) Messages 
      ------------------------------------ ------------------------------------- ------- ------- --------
      fir:core/reg(acc(32:3)#1)            acc:asn(acc(32:3)#1.sva:acc:and.itm    1.0000  9.0000          
      fir:core/reg(out1:rsci.idat)         acc:slc(acc(32:3)#3.sva#1)(29-14).itm  4.9031  5.0969          
      fir:core/reg(regs(0))                regs(0).sva#1                          4.9811  5.0189          
      fir:core/reg(regs(5))                regs(5).sva#1                         10.0000  0.0000          
      fir:core/reg(regs(10))               regs(10).sva#1                        10.0000  0.0000          
      fir:core/reg(regs(15))               regs(15).sva#1                        10.0000  0.0000          
      fir:core/reg(regs(20))               regs(20).sva#1                        10.0000  0.0000          
      fir:core/reg(regs(25))               regs(25).sva#1                        10.0000  0.0000          
      fir:core/reg(regs(30))               regs(30).sva#1                        10.0000  0.0000          
      fir:core/reg(regs(0))#1              in1:rsci.idat                         10.0000  0.0000          
      fir:core/reg(regs(4))                regs(4).sva#1                         10.0000  0.0000          
      fir:core/reg(regs(9))                regs(9).sva#1                         10.0000  0.0000          
      fir:core/reg(regs(14))               regs(14).sva#1                        10.0000  0.0000          
      fir:core/reg(regs(19))               regs(19).sva#1                        10.0000  0.0000          
      fir:core/reg(regs(24))               regs(24).sva#1                        10.0000  0.0000          
      fir:core/reg(regs(29))               regs(29).sva#1                        10.0000  0.0000          
      fir:core/reg(out1:rsc.triosy:obj.ld) reg(out1:out1:and.cse                  8.7210  1.2790          
      fir:core/reg(regs(3))                regs(3).sva#1                         10.0000  0.0000          
      fir:core/reg(regs(8))                regs(8).sva#1                         10.0000  0.0000          
      fir:core/reg(regs(13))               regs(13).sva#1                        10.0000  0.0000          
      fir:core/reg(regs(18))               regs(18).sva#1                        10.0000  0.0000          
      fir:core/reg(regs(23))               regs(23).sva#1                        10.0000  0.0000          
      fir:core/reg(regs(28))               regs(28).sva#1                        10.0000  0.0000          
      fir:core/reg(regs(2))                regs(2).sva#1                         10.0000  0.0000          
      fir:core/reg(regs(7))                regs(7).sva#1                         10.0000  0.0000          
      fir:core/reg(regs(12))               regs(12).sva#1                        10.0000  0.0000          
      fir:core/reg(regs(17))               regs(17).sva#1                        10.0000  0.0000          
      fir:core/reg(regs(22))               regs(22).sva#1                        10.0000  0.0000          
      fir:core/reg(regs(27))               regs(27).sva#1                        10.0000  0.0000          
      fir:core/reg(regs(1))                regs(1).sva#1                         10.0000  0.0000          
      fir:core/reg(regs(6))                regs(6).sva#1                         10.0000  0.0000          
      fir:core/reg(regs(11))               regs(11).sva#1                        10.0000  0.0000          
      fir:core/reg(regs(16))               regs(16).sva#1                        10.0000  0.0000          
      fir:core/reg(regs(21))               regs(21).sva#1                        10.0000  0.0000          
      fir:core/reg(regs(26))               regs(26).sva#1                        10.0000  0.0000          
      fir:core/reg(regs(30))#1             regs(29).sva                           4.9811  5.0189          
      fir:core/reg(regs(29))#1             regs(28).sva                           4.9811  5.0189          
      fir:core/reg(regs(28))#1             regs(27).sva                           8.0276  1.9724          
      fir:core/reg(regs(27))#1             regs(26).sva                           8.0276  1.9724          
      fir:core/reg(regs(26))#1             regs(25).sva                           7.8252  2.1748          
      fir:core/reg(regs(25))#1             regs(24).sva                           4.9811  5.0189          
      fir:core/reg(regs(24))#1             regs(23).sva                           4.9811  5.0189          
      fir:core/reg(regs(23))#1             regs(22).sva                           8.0276  1.9724          
      fir:core/reg(regs(22))#1             regs(21).sva                           8.0276  1.9724          
      fir:core/reg(regs(21))#1             regs(20).sva                           7.8252  2.1748          
      fir:core/reg(regs(20))#1             regs(19).sva                           4.9811  5.0189          
      fir:core/reg(regs(19))#1             regs(18).sva                           4.9811  5.0189          
      fir:core/reg(regs(18))#1             regs(17).sva                           8.0276  1.9724          
      fir:core/reg(regs(17))#1             regs(16).sva                           8.0276  1.9724          
      fir:core/reg(regs(16))#1             regs(15).sva                           7.8252  2.1748          
      fir:core/reg(regs(15))#1             regs(14).sva                           4.9811  5.0189          
      fir:core/reg(regs(14))#1             regs(13).sva                           4.9811  5.0189          
      fir:core/reg(regs(13))#1             regs(12).sva                           8.0276  1.9724          
      fir:core/reg(regs(12))#1             regs(11).sva                           8.0276  1.9724          
      fir:core/reg(regs(11))#1             regs(10).sva                           7.8252  2.1748          
      fir:core/reg(regs(10))#1             regs(9).sva                            4.9811  5.0189          
      fir:core/reg(regs(9))#1              regs(8).sva                            4.9811  5.0189          
      fir:core/reg(regs(8))#1              regs(7).sva                            8.0276  1.9724          
      fir:core/reg(regs(7))#1              regs(6).sva                            8.0276  1.9724          
      fir:core/reg(regs(6))#1              regs(5).sva                            7.8252  2.1748          
      fir:core/reg(regs(5))#1              regs(4).sva                            4.9811  5.0189          
      fir:core/reg(regs(4))#1              regs(3).sva                            4.9811  5.0189          
      fir:core/reg(regs(3))#1              regs(2).sva                            8.0276  1.9724          
      fir:core/reg(regs(2))#1              regs(1).sva                            8.0276  1.9724          
      fir:core/reg(regs(1))#1              regs(0).sva                            7.8252  2.1748          
      fir:core/reg(MAC-5:acc#2)            MAC:i:MAC:i:and.itm                    0.7564  9.2436          
      fir:core/reg(MAC:i(5:0)#3)           MAC-2:acc#2.tmp                        0.4699  9.5301          
      fir:core/reg(MAC-3:acc#2.psp)        MAC-3:acc#2.psp.sva:mx0w0              0.4699  9.5301          
      fir:core/reg(MAC:mux)                z.out#2                                3.6690  6.3310          
      fir:core/reg(MAC:mux#1)              MAC:mux1h#5.itm                        3.6259  6.3741          
      fir:core/reg(MAC-4:acc#2.psp)        z.out#1                                0.7564  9.2436          
      fir:core/reg(MAC:mux#2)              MAC:MAC:mux1h#1.itm                    2.1223  7.8777          
      fir:core/reg(MAC:mux#3)              MAC:MAC:mux1h.itm                      0.4699  9.5301          
      fir:core/reg(MAC-2:mul)              z.out#3                                2.4449  7.5551          
      fir:core/reg(MAC-1:mul)              z.out#3                                2.4449  7.5551          
      fir                                  coeffs:rsc.radr                        6.0034  3.9966          
      fir                                  coeffs:rsc.triosy.lz                  10.0000  0.0000          
      fir                                  in1:rsc.triosy.lz                     10.0000  0.0000          
      fir                                  out1:rsc.dat                          10.0000  0.0000          
      fir                                  out1:rsc.triosy.lz                    10.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    6     1 
    -                    5     3 
    -                   30     3 
    and                          
    -                    5     1 
    -                   30     1 
    -                    1    21 
    mul                          
    -                   30     1 
    mux                          
    -                    5     2 
    -                   30     2 
    -                   16     1 
    mux1h                        
    -                    5     1 
    -                   16     4 
    nor                          
    -                    1    18 
    not                          
    -                    1    50 
    or                           
    -                    1     9 
    read_port                    
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                    6     1 
    -                    5     3 
    -                   30     3 
    -                   16    67 
    -                    1     1 
    write_port                   
    -                    0     1 
    
  End of Report
