verilog xil_defaultlib --include "../../../../ad9280_dma_hdmi.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ad9280_dma_hdmi.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../ad9280_dma_hdmi.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "../../../../ad9280_dma_hdmi.srcs/sources_1/bd/design_1/ipshared/f8d8/hdl" --include "../../../../ad9280_dma_hdmi.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../ad9280_dma_hdmi.srcs/sources_1/bd/design_1/ipshared/9097/src/mmcme2_drp.v" \
"../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_1/sim/design_1_v_axi4s_vid_out_0_1.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_2/sim/design_1_xlconcat_0_2.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_ad9280_sample_0_0/src/afifo/sim/afifo.v" \
"../../../bd/design_1/ipshared/1206/src/ad9280_sample.v" \
"../../../bd/design_1/ipshared/1206/hdl/ad9280_sample_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/1206/hdl/ad9280_sample_v1_0.v" \
"../../../bd/design_1/ip/design_1_ad9280_sample_0_0/sim/design_1_ad9280_sample_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_axis_register_slice_0_0/sim/design_1_axis_register_slice_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
