// Seed: 718634958
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    input  id_1,
    output id_2
);
  logic id_3 = !id_1;
  logic id_4;
  assign id_4 = ~id_3 ? id_0 : 1;
  logic id_5;
  logic id_6, id_7 = 1;
endmodule
