{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "1ecec5f7",
   "metadata": {},
   "source": [
    "---\n",
    "title: \"Introduction to SystemVerilog\"\n",
    "format: \n",
    "  html:\n",
    "    toc: true\n",
    "  pdf:\n",
    "    toc: true\n",
    "  revealjs:\n",
    "    slide-number: true\n",
    "    theme: dark\n",
    "    transition: slide\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d2f29a31",
   "metadata": {},
   "source": [
    "# SystemVerilog Tutorial - Complete Guide\n",
    "\n",
    "Welcome to the comprehensive SystemVerilog learning resource!"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b9b79eb0",
   "metadata": {},
   "source": [
    "## Prerequisites\n",
    "\n",
    "Before diving into SystemVerilog, ensure you have:\n",
    "\n",
    "- Basic understanding of digital logic\n",
    "- Familiarity with hardware description languages (helpful but not required)\n",
    "- Basic programming concepts\n",
    "- Understanding of binary, hexadecimal, and logic operations"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bf8f4309",
   "metadata": {},
   "source": [
    "## Learning Path Recommendations\n",
    "\n",
    "Choose your path based on your role and experience:\n",
    "\n",
    "- **For Hardware Designers**: Focus on Parts I, II, and VI\n",
    "- **For Verification Engineers**: Emphasize Parts I, III, IV, V, and VII\n",
    "- **For Complete Beginners**: Follow chapters sequentially\n",
    "- **For Experienced Verilog Users**: Start with Chapter 2, emphasize Parts III-V"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "new_section_1",
   "metadata": {},
   "source": [
    "## What is SystemVerilog?\n",
    "\n",
    "SystemVerilog is a hardware description and verification language that extends Verilog-2005. It provides:\n",
    "\n",
    "- Enhanced modeling capabilities\n",
    "- Object-oriented programming features\n",
    "- Advanced verification constructs\n",
    "- Improved data types and operators"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "new_section_2",
   "metadata": {},
   "source": [
    "## Course Structure\n",
    "\n",
    "This guide is organized into seven main parts:\n",
    "\n",
    "1. **Fundamentals** - Basic syntax and concepts\n",
    "2. **Design Constructs** - Modules, interfaces, and packages\n",
    "3. **Object-Oriented Programming** - Classes, inheritance, and polymorphism\n",
    "4. **Verification Features** - Assertions, coverage, and constraints\n",
    "5. **Advanced Verification** - Randomization and functional coverage\n",
    "6. **Practical Applications** - Real-world examples and projects\n",
    "7. **Advanced Topics** - Performance optimization and best practices"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "new_section_3",
   "metadata": {},
   "source": [
    "## Getting Started\n",
    "\n",
    "To begin your SystemVerilog journey:\n",
    "\n",
    "1. **Set up your environment** - Choose a simulator (ModelSim, VCS, Questa, etc.)\n",
    "2. **Review the prerequisites** - Ensure you have the necessary background\n",
    "3. **Follow your chosen learning path** - Based on your role and experience\n",
    "4. **Practice regularly** - Work through examples and exercises\n",
    "\n",
    "Let's start with the fundamentals!"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "systemverilog_learning",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.13.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}