<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Admin\OneDrive\Desktop\Intern_Docs\intern\fpga_gao_project\src\drv_key.v<br>
C:\Users\Admin\OneDrive\Desktop\Intern_Docs\intern\fpga_gao_project\src\gowin_osc\gowin_osc.v<br>
C:\Users\Admin\OneDrive\Desktop\Intern_Docs\intern\fpga_gao_project\src\top_hdl.v<br>
C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v<br>
C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v<br>
C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v<br>
C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v<br>
C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v<br>
C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\gw_jtag.v<br>
C:\Users\Admin\OneDrive\Desktop\Intern_Docs\intern\fpga_gao_project\impl\gwsynthesis\RTL_GAO\gw_gao_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Aug 15 11:20:29 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top_hdl</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.265s, Elapsed time = 0h 0m 0.27s, Peak memory usage = 248.594MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.036s, Peak memory usage = 248.594MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 248.594MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.034s, Peak memory usage = 248.594MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 248.594MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 248.594MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 248.594MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 248.594MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.029s, Peak memory usage = 248.594MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 248.594MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.015s, Peak memory usage = 248.594MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 248.594MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.056s, Peak memory usage = 248.594MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.039s, Peak memory usage = 248.594MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 248.594MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>352</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>21</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>56</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>206</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>565</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>89</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>146</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>330</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX16</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>15</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>5</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSCZ</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Black Box </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspGW_JTAG</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>593(578 LUT, 15 ALU) / 4608</td>
<td>13%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>352 / 3570</td>
<td>10%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 3570</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>352 / 3570</td>
<td>10%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>2 / 10</td>
<td>20%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>7.692</td>
<td>130.0</td>
<td>0.000</td>
<td>3.846</td>
<td> </td>
<td> </td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT </td>
</tr>
<tr>
<td>gclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>gclk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
<td>130.000(MHz)</td>
<td>119.466(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>gclk</td>
<td>50.000(MHz)</td>
<td>112.655(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>drv_key_ut0/fsm_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>gclk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>60.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>drv_key_ut0/fsm_0_s2/CLK</td>
</tr>
<tr>
<td>60.878</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>drv_key_ut0/fsm_0_s2/Q</td>
</tr>
<tr>
<td>61.589</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>drv_key_ut0/flag_press_s6/I1</td>
</tr>
<tr>
<td>62.403</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>drv_key_ut0/flag_press_s6/F</td>
</tr>
<tr>
<td>63.115</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>62.076</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>62.046</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td>61.750</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.814, 31.605%; route: 1.423, 55.214%; tC2Q: 0.340, 13.181%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>drv_key_ut0/fsm_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>gclk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>60.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>drv_key_ut0/fsm_1_s2/CLK</td>
</tr>
<tr>
<td>60.878</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>drv_key_ut0/fsm_1_s2/Q</td>
</tr>
<tr>
<td>61.589</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>drv_key_ut0/flag_release_s3/I1</td>
</tr>
<tr>
<td>62.403</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>drv_key_ut0/flag_release_s3/F</td>
</tr>
<tr>
<td>63.115</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>62.076</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/CLK</td>
</tr>
<tr>
<td>62.046</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
<tr>
<td>61.750</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.814, 31.605%; route: 1.423, 55.214%; tC2Q: 0.340, 13.181%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>drv_key_ut0/fsm_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>gclk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>60.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>drv_key_ut0/fsm_0_s2/CLK</td>
</tr>
<tr>
<td>60.878</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>drv_key_ut0/fsm_0_s2/Q</td>
</tr>
<tr>
<td>61.589</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>drv_key_ut0/flag_press_s6/I1</td>
</tr>
<tr>
<td>62.403</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>drv_key_ut0/flag_press_s6/F</td>
</tr>
<tr>
<td>63.115</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>62.076</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/CLK</td>
</tr>
<tr>
<td>62.046</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
<tr>
<td>61.750</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.814, 31.605%; route: 1.423, 55.214%; tC2Q: 0.340, 13.181%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.934</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>0.878</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/Q</td>
</tr>
<tr>
<td>1.589</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s2/I1</td>
</tr>
<tr>
<td>2.403</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s2/F</td>
</tr>
<tr>
<td>3.115</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s2/I3</td>
</tr>
<tr>
<td>3.579</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s2/F</td>
</tr>
<tr>
<td>4.290</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s2/I2</td>
</tr>
<tr>
<td>4.899</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s2/F</td>
</tr>
<tr>
<td>5.610</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s2/I1</td>
</tr>
<tr>
<td>6.425</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s2/F</td>
</tr>
<tr>
<td>7.136</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s1/I0</td>
</tr>
<tr>
<td>7.901</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s1/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.230</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>7.692</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.466, 42.932%; route: 4.268, 52.862%; tC2Q: 0.340, 4.206%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.934</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>0.878</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/Q</td>
</tr>
<tr>
<td>1.589</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s2/I1</td>
</tr>
<tr>
<td>2.403</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s2/F</td>
</tr>
<tr>
<td>3.115</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s2/I3</td>
</tr>
<tr>
<td>3.579</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s2/F</td>
</tr>
<tr>
<td>4.290</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s2/I2</td>
</tr>
<tr>
<td>4.899</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s2/F</td>
</tr>
<tr>
<td>5.610</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s3/I2</td>
</tr>
<tr>
<td>6.219</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s3/F</td>
</tr>
<tr>
<td>6.931</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s2/I0</td>
</tr>
<tr>
<td>7.696</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s2/F</td>
</tr>
<tr>
<td>8.407</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.230</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>7.692</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.261, 41.443%; route: 4.268, 54.241%; tC2Q: 0.340, 4.316%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
