# vsim -c -do "run -all" testbench 
# Start time: 19:53:41 on Dec 07,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.numeric_std_unsigned(body)
# Loading work.testbench(test)
# Loading work.top(test)
# Loading work.arm(struct)
# Loading work.controller(struct)
# Loading work.decoder(behave)
# Loading work.datapath(struct)
# Loading work.mux2(behave)
# Loading work.flopr(asynchronous)
# Loading work.adder(behave)
# Loading work.regfile(behave)
# Loading work.extend(behave)
# Loading work.alu(behave)
# Loading work.cond_unit(behave)
# Loading work.flopenr(asynchronous)
# Loading work.condcheck(behave)
# Loading work.partial_if_id(arch)
# Loading work.partial_id_ex(arch)
# Loading work.partial_ex_mem(arch)
# Loading work.partial_mem_wb(arch)
# Loading work.imem(behave)
# Loading work.dmem(behave)
# ** Fatal: (vsim-3808) Incompatible modes for port "FlagsD".
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/i_arm/inst_partial_ID_EX File: arm_single.vhd Line: 688
# FATAL ERROR while loading design
# Error loading design
# End time: 19:53:41 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
