$date
	Thu Dec 04 09:40:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cla5_pipelined_tb $end
$var wire 5 ! S_out [4:0] $end
$var wire 1 " Cout_out $end
$var reg 5 # A_in [4:0] $end
$var reg 5 $ B_in [4:0] $end
$var reg 1 % Cin_in $end
$var reg 1 & clk $end
$scope module dut $end
$var wire 5 ' A_in [4:0] $end
$var wire 5 ( B_in [4:0] $end
$var wire 1 % Cin_in $end
$var wire 1 & clk $end
$var wire 5 ) s_comb [4:0] $end
$var wire 1 * c_comb $end
$var wire 5 + S_out [4:0] $end
$var wire 1 " Cout_out $end
$var wire 1 , Cin_reg $end
$var wire 5 - B_reg [4:0] $end
$var wire 5 . A_reg [4:0] $end
$scope begin gen_input_dffs_a[0] $end
$var parameter 2 / i $end
$scope module dfa $end
$var wire 1 & clk $end
$var wire 1 0 d $end
$var reg 1 1 q $end
$upscope $end
$upscope $end
$scope begin gen_input_dffs_a[1] $end
$var parameter 2 2 i $end
$scope module dfa $end
$var wire 1 & clk $end
$var wire 1 3 d $end
$var reg 1 4 q $end
$upscope $end
$upscope $end
$scope begin gen_input_dffs_a[2] $end
$var parameter 3 5 i $end
$scope module dfa $end
$var wire 1 & clk $end
$var wire 1 6 d $end
$var reg 1 7 q $end
$upscope $end
$upscope $end
$scope begin gen_input_dffs_a[3] $end
$var parameter 3 8 i $end
$scope module dfa $end
$var wire 1 & clk $end
$var wire 1 9 d $end
$var reg 1 : q $end
$upscope $end
$upscope $end
$scope begin gen_input_dffs_a[4] $end
$var parameter 4 ; i $end
$scope module dfa $end
$var wire 1 & clk $end
$var wire 1 < d $end
$var reg 1 = q $end
$upscope $end
$upscope $end
$scope begin gen_input_dffs_b[0] $end
$var parameter 2 > i $end
$scope module dfb $end
$var wire 1 & clk $end
$var wire 1 ? d $end
$var reg 1 @ q $end
$upscope $end
$upscope $end
$scope begin gen_input_dffs_b[1] $end
$var parameter 2 A i $end
$scope module dfb $end
$var wire 1 & clk $end
$var wire 1 B d $end
$var reg 1 C q $end
$upscope $end
$upscope $end
$scope begin gen_input_dffs_b[2] $end
$var parameter 3 D i $end
$scope module dfb $end
$var wire 1 & clk $end
$var wire 1 E d $end
$var reg 1 F q $end
$upscope $end
$upscope $end
$scope begin gen_input_dffs_b[3] $end
$var parameter 3 G i $end
$scope module dfb $end
$var wire 1 & clk $end
$var wire 1 H d $end
$var reg 1 I q $end
$upscope $end
$upscope $end
$scope begin gen_input_dffs_b[4] $end
$var parameter 4 J i $end
$scope module dfb $end
$var wire 1 & clk $end
$var wire 1 K d $end
$var reg 1 L q $end
$upscope $end
$upscope $end
$scope begin gen_output_dffs[0] $end
$var parameter 2 M j $end
$scope module dfo $end
$var wire 1 & clk $end
$var wire 1 N d $end
$var reg 1 O q $end
$upscope $end
$upscope $end
$scope begin gen_output_dffs[1] $end
$var parameter 2 P j $end
$scope module dfo $end
$var wire 1 & clk $end
$var wire 1 Q d $end
$var reg 1 R q $end
$upscope $end
$upscope $end
$scope begin gen_output_dffs[2] $end
$var parameter 3 S j $end
$scope module dfo $end
$var wire 1 & clk $end
$var wire 1 T d $end
$var reg 1 U q $end
$upscope $end
$upscope $end
$scope begin gen_output_dffs[3] $end
$var parameter 3 V j $end
$scope module dfo $end
$var wire 1 & clk $end
$var wire 1 W d $end
$var reg 1 X q $end
$upscope $end
$upscope $end
$scope begin gen_output_dffs[4] $end
$var parameter 4 Y j $end
$scope module dfo $end
$var wire 1 & clk $end
$var wire 1 Z d $end
$var reg 1 [ q $end
$upscope $end
$upscope $end
$scope module cla_inst $end
$var wire 5 \ A [4:0] $end
$var wire 5 ] B [4:0] $end
$var wire 5 ^ G [4:0] $end
$var wire 5 _ P [4:0] $end
$var wire 5 ` S [4:0] $end
$var wire 1 * Cout $end
$var wire 1 , Cin $end
$var wire 6 a C [5:0] $end
$upscope $end
$scope module dfc $end
$var wire 1 & clk $end
$var wire 1 % d $end
$var reg 1 , q $end
$upscope $end
$scope module dfcout $end
$var wire 1 & clk $end
$var wire 1 * d $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 Y
b11 V
b10 S
b1 P
b0 M
b100 J
b11 G
b10 D
b1 A
b0 >
b100 ;
b11 8
b10 5
b1 2
b0 /
$end
#0
$dumpvars
bx a
bx `
bx _
bx ^
bx ]
bx \
x[
xZ
xX
xW
xU
xT
xR
xQ
xO
xN
xL
0K
xI
0H
xF
1E
xC
0B
x@
1?
x=
0<
x:
09
x7
06
x4
13
x1
10
bx .
bx -
x,
bx +
x*
bx )
b101 (
b11 '
0&
0%
b101 $
b11 #
x"
bx !
$end
#5000
1W
0T
0Z
0Q
0*
0N
b1000 )
b1000 `
b110 _
b1 ^
11
14
07
0:
b11 .
b11 \
0=
1@
0C
1F
0I
b101 -
b101 ]
0L
b1110 a
0,
1&
#10000
0&
#15000
0"
0[
1X
0U
0R
b1000 !
b1000 +
0O
1&
#20000
0&
#25000
1&
#30000
0&
#35000
1&
#40000
1B
16
19
1<
0&
b111 $
b111 (
b11111 #
b11111 '
#45000
1*
b111110 a
0Z
0W
1T
1Q
b110 )
b110 `
b11000 _
b111 ^
17
1:
b11111 .
b11111 \
1=
b111 -
b111 ]
1C
1&
#50000
0&
#55000
1"
0X
1U
b110 !
b110 +
1R
1&
#60000
0&
#65000
1&
#70000
0&
#75000
1&
#80000
0?
1H
00
06
0<
0&
b1110 $
b1110 (
b1010 #
b1010 '
#85000
0Q
0*
1Z
1W
0T
b11100 a
b11000 )
b11000 `
b100 _
b1010 ^
01
07
b1010 .
b1010 \
0=
0@
b1110 -
b1110 ]
1I
1&
#90000
0&
#95000
0"
1[
1X
0U
b11000 !
b11000 +
0R
1&
#100000
0&
#105000
1&
#110000
0&
#115000
1&
#120000
0B
1K
03
16
1<
0&
1%
b11100 $
b11100 (
b11100 #
b11100 '
#125000
1*
0T
1N
b11001 )
b11001 `
b0 _
b11100 ^
04
17
b11100 .
b11100 \
1=
0C
b11100 -
b11100 ]
1L
b111001 a
1,
1&
#130000
0&
#135000
1"
b11001 !
b11001 +
1O
1&
#140000
0&
#145000
1&
#150000
0&
#155000
1&
#160000
0&
#165000
1&
#170000
0&
#175000
1&
#180000
0&
