Library IEEE;
use ieee.std_logic_1164.all;

entity count_inc_dec is
	port(
		clk , Ci, Co , ctrl : in std_logic;
		X : out std_logic_vector (0 down to 3);
		ctrl_b,clk_b : buffer std_logic
	);
end count_inc_dec ;
