-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft1D_512_scaled_fixed2ieee_63_1_Pipeline_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_val : IN STD_LOGIC_VECTOR (62 downto 0);
    c_0_03_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    c_1_04_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    c_2_05_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    c_3_02_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    shift_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    shift_out_ap_vld : OUT STD_LOGIC;
    in_shift_out : OUT STD_LOGIC_VECTOR (61 downto 0);
    in_shift_out_ap_vld : OUT STD_LOGIC;
    shift_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    shift_1_out_ap_vld : OUT STD_LOGIC;
    in_shift_1_out : OUT STD_LOGIC_VECTOR (61 downto 0);
    in_shift_1_out_ap_vld : OUT STD_LOGIC;
    ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of fft1D_512_scaled_fixed2ieee_63_1_Pipeline_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln424_fu_257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln421_fu_169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_phi_mux_UnifiedRetVal_phi_fu_135_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal in_shift_fu_62 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    signal in_shift_3_fu_244_p3 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal shift_fu_66 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal shift_1_fu_199_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shift_load_1_load_fu_278_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_fu_70 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal add_ln421_fu_175_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_2_fu_189_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_fu_189_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_206_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln423_fu_214_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln423_fu_220_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln423_fu_228_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal ashr_ln423_fu_232_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal shl_ln423_fu_238_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_return_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_85 : BOOLEAN;
    signal ap_condition_230 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component fft1D_512_mux_4_2_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft1D_512_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_4_2_32_1_1_U21 : component fft1D_512_mux_4_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => c_0_03_reload,
        din1 => c_1_04_reload,
        din2 => c_2_05_reload,
        din3 => c_3_02_reload,
        din4 => tmp_2_fu_189_p5,
        dout => tmp_2_fu_189_p6);

    flow_control_loop_pipe_sequential_init_U : component fft1D_512_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((icmp_ln421_fu_169_p2 = ap_const_lv1_1) or (icmp_ln424_fu_257_p2 = ap_const_lv1_0)))) then 
                    ap_return_preg <= ap_phi_mux_UnifiedRetVal_phi_fu_135_p4;
                end if; 
            end if;
        end if;
    end process;


    i_fu_70_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_70 <= ap_const_lv3_0;
                elsif ((ap_const_boolean_1 = ap_condition_230)) then 
                    i_fu_70 <= add_ln421_fu_175_p2;
                end if;
            end if; 
        end if;
    end process;

    in_shift_fu_62_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    in_shift_fu_62 <= in_val;
                elsif ((ap_const_boolean_1 = ap_condition_230)) then 
                    in_shift_fu_62 <= in_shift_3_fu_244_p3;
                end if;
            end if; 
        end if;
    end process;

    shift_fu_66_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    shift_fu_66 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_230)) then 
                    shift_fu_66 <= shift_1_fu_199_p2;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln421_fu_175_p2 <= std_logic_vector(unsigned(i_fu_70) + unsigned(ap_const_lv3_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_230_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln424_fu_257_p2, icmp_ln421_fu_169_p2)
    begin
                ap_condition_230 <= ((icmp_ln421_fu_169_p2 = ap_const_lv1_0) and (icmp_ln424_fu_257_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_85_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_85 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln424_fu_257_p2, icmp_ln421_fu_169_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((icmp_ln421_fu_169_p2 = ap_const_lv1_1) or (icmp_ln424_fu_257_p2 = ap_const_lv1_0)))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_phi_mux_UnifiedRetVal_phi_fu_135_p4_assign_proc : process(icmp_ln424_fu_257_p2, icmp_ln421_fu_169_p2, ap_condition_85)
    begin
        if ((ap_const_boolean_1 = ap_condition_85)) then
            if (((icmp_ln421_fu_169_p2 = ap_const_lv1_0) and (icmp_ln424_fu_257_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_UnifiedRetVal_phi_fu_135_p4 <= ap_const_lv1_0;
            elsif ((icmp_ln421_fu_169_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_UnifiedRetVal_phi_fu_135_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_UnifiedRetVal_phi_fu_135_p4 <= "X";
            end if;
        else 
            ap_phi_mux_UnifiedRetVal_phi_fu_135_p4 <= "X";
        end if; 
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln424_fu_257_p2, icmp_ln421_fu_169_p2, ap_block_pp0_stage0_11001, ap_phi_mux_UnifiedRetVal_phi_fu_135_p4, ap_return_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((icmp_ln421_fu_169_p2 = ap_const_lv1_1) or (icmp_ln424_fu_257_p2 = ap_const_lv1_0)))) then 
            ap_return <= ap_phi_mux_UnifiedRetVal_phi_fu_135_p4;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;

    ashr_ln423_fu_232_p2 <= std_logic_vector(shift_right(signed(in_shift_fu_62),to_integer(unsigned('0' & zext_ln423_fu_228_p1(31-1 downto 0)))));
    icmp_ln421_fu_169_p2 <= "1" when (i_fu_70 = ap_const_lv3_4) else "0";
    icmp_ln424_fu_257_p2 <= "1" when (tmp_2_fu_189_p6 = ap_const_lv32_10) else "0";
    in_shift_1_out <= in_shift_3_fu_244_p3(62 - 1 downto 0);

    in_shift_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln424_fu_257_p2, icmp_ln421_fu_169_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln421_fu_169_p2 = ap_const_lv1_0) and (icmp_ln424_fu_257_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_shift_1_out_ap_vld <= ap_const_logic_1;
        else 
            in_shift_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    in_shift_3_fu_244_p3 <= 
        ashr_ln423_fu_232_p2 when (tmp_fu_206_p3(0) = '1') else 
        shl_ln423_fu_238_p2;
    in_shift_out <= in_shift_fu_62(62 - 1 downto 0);

    in_shift_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln424_fu_257_p2, icmp_ln421_fu_169_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln421_fu_169_p2 = ap_const_lv1_0) and (icmp_ln424_fu_257_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln421_fu_169_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            in_shift_out_ap_vld <= ap_const_logic_1;
        else 
            in_shift_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln423_fu_220_p3 <= 
        sub_ln423_fu_214_p2 when (tmp_fu_206_p3(0) = '1') else 
        tmp_2_fu_189_p6;
    shift_1_fu_199_p2 <= std_logic_vector(unsigned(tmp_2_fu_189_p6) + unsigned(shift_fu_66));
    shift_1_out <= std_logic_vector(unsigned(tmp_2_fu_189_p6) + unsigned(shift_fu_66));

    shift_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln424_fu_257_p2, icmp_ln421_fu_169_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln421_fu_169_p2 = ap_const_lv1_0) and (icmp_ln424_fu_257_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            shift_1_out_ap_vld <= ap_const_logic_1;
        else 
            shift_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    shift_load_1_load_fu_278_p1 <= shift_fu_66;

    shift_out_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln424_fu_257_p2, icmp_ln421_fu_169_p2, shift_fu_66, shift_load_1_load_fu_278_p1, ap_block_pp0_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((icmp_ln421_fu_169_p2 = ap_const_lv1_1)) then 
                shift_out <= shift_load_1_load_fu_278_p1;
            elsif (((icmp_ln421_fu_169_p2 = ap_const_lv1_0) and (icmp_ln424_fu_257_p2 = ap_const_lv1_0))) then 
                shift_out <= shift_fu_66;
            else 
                shift_out <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            shift_out <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    shift_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln424_fu_257_p2, icmp_ln421_fu_169_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln421_fu_169_p2 = ap_const_lv1_0) and (icmp_ln424_fu_257_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln421_fu_169_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            shift_out_ap_vld <= ap_const_logic_1;
        else 
            shift_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln423_fu_238_p2 <= std_logic_vector(shift_left(unsigned(in_shift_fu_62),to_integer(unsigned('0' & zext_ln423_fu_228_p1(31-1 downto 0)))));
    sub_ln423_fu_214_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(tmp_2_fu_189_p6));
    tmp_2_fu_189_p5 <= i_fu_70(2 - 1 downto 0);
    tmp_fu_206_p3 <= tmp_2_fu_189_p6(31 downto 31);
    zext_ln423_fu_228_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln423_fu_220_p3),63));
end behav;
