Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Sep 10 11:46:57 2025
| Host         : DESKTOP-EFRMAI2 running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
| Design       : top_wrapper
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 102
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 92         |
| TIMING-18 | Warning  | Missing input or output delay | 10         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.163 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/multiplier_stored_reg[1]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.286 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/multiplier_stored_reg[2]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.345 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/multiplier_stored_reg[3]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.508 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/multiplier_stored_reg[4]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.529 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/multiplier_stored_reg[6]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.602 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/multiplier_stored_reg[7]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.621 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/multiplier_stored_reg[5]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.631 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/multiplier_stored_reg[8]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.652 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/multiplier_stored_reg[10]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.725 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/multiplier_stored_reg[11]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.743 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/multiplier_stored_reg[12]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.744 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/multiplier_stored_reg[9]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.764 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/multiplier_stored_reg[14]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.856 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/multiplier_stored_reg[13]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -23.335 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[0]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -24.156 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[1]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -24.337 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[2]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -24.379 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[3]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -24.515 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[4]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -24.594 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[7]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -24.635 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[5]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -24.724 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[8]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -24.745 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[12]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -24.748 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[11]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -24.749 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[9]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -24.758 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[14]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -24.795 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[15]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -24.806 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[13]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -24.812 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[19]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -24.835 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[6]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -24.839 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[10]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -24.870 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[18]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -24.890 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[20]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -24.917 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[17]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -24.931 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[16]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -24.990 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[22]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -25.003 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[24]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -25.017 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[21]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -25.103 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[23]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -25.260 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[31]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -5.109 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_stored_reg[1]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -5.150 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_stored_reg[4]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -5.168 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_stored_reg[3]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -5.383 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_stored_reg[0]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -5.721 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_stored_reg[5]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -5.896 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/counter_max_reg/B[0] (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -5.925 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_stored_reg[0]/R (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -6.003 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_stored_reg[1]/R (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -6.090 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_stored_reg[2]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -6.094 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_stored_reg[6]/D (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -6.185 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[12]/CE (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -6.185 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[16]/CE (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -6.185 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[8]/CE (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -6.190 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[7]/CE (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -6.199 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[31]/CE (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -6.257 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/counter_max_reg/B[1] (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -6.265 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[10]/CE (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -6.265 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[11]/CE (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -6.265 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[9]/CE (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -6.306 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_stored_reg[3]/R (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -6.306 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_stored_reg[4]/R (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -6.334 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/counter_max_reg/B[4] (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -6.335 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[0]/CE (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -6.335 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[13]/CE (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -6.335 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[14]/CE (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -6.335 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[15]/CE (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -6.338 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/counter_max_reg/B[2] (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -6.344 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[17]/CE (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -6.344 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[18]/CE (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -6.344 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[23]/CE (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -6.368 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[22]/CE (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -6.406 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[1]/CE (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -6.406 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[3]/CE (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -6.406 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[4]/CE (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -6.415 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[5]/CE (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -6.434 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/counter_max_reg/B[8] (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -6.450 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/counter_max_reg/B[7] (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -6.511 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[6]/CE (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -6.514 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[19]/CE (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -6.514 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[20]/CE (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -6.524 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[21]/CE (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -6.524 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[24]/CE (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -6.533 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/led_pwm_duty_reg[2]/CE (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -6.535 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/counter_max_reg/B[6] (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -6.582 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/counter_max_reg/B[10] (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -6.586 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/counter_max_reg/B[5] (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -6.634 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/counter_max_reg/B[12] (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -6.719 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/counter_max_reg/B[11] (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -6.732 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/counter_max_reg/B[14] (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -6.734 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/counter_max_reg/B[9] (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -6.789 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/counter_max_reg/B[13] (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -6.804 ns between top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C (clocked by clk_out1_top_clk_wiz_0_0) and top_i/LED_Toggle_0/U0/counter_max_reg/B[3] (clocked by clk_out1_top_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on RsRx relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on RsTx relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>


