#ifndef CONFIG_H
#define CONFIG_H

#include <stdint.h>
#include <stdbool.h>

// UART Configuration
// Note: CLI uses USB CDC (no GPIO pins required)

#define CHIPSHOT_UART_ID uart0
#define CHIPSHOT_UART_TX_PIN 0
#define CHIPSHOT_UART_RX_PIN 1
#define CHIPSHOT_UART_BAUD 115200

// Reserved GPIO Pins
// GP0/GP1 used for ChipSHOUTER UART0
// GP4/GP5 used for Target UART1
// GP8/GP9 used for Grbl UART1 (alternate)
#define PIN_GLITCH_OUT 2       // Glitch pulse output (normal)
#define PIN_GLITCH_OUT_INV 7   // Glitch pulse output (inverted)
#define PIN_CLOCK 6            // Clock generator output
#define PIN_BOOT0 13           // STM32 BOOT0 control
#define PIN_BOOT1 14           // STM32 BOOT1 control
#define PIN_ARMED 16           // ARMED status (CPU-controlled, HIGH when armed)
#define PIN_GLITCH_FIRED 22    // GLITCH_FIRED signal (PIO0 pulses when glitch fires)

// Power group GP10/11/12 is mode-multiplexed (see power_mode_t):
//   INTERNAL: GP10/11/12 are the ganged target power source/sink (POWER_MASK).
//   EXTERNAL: GP10 = supply ON/OFF, GP11 = crowbar gate, GP12 = reserved spare.
#define PIN_CROWBAR_GATE 11    // GP11 — crowbar MOSFET gate in EXTERNAL power mode (= POWER_PIN2)

// Target power mode: how the GP10/11/12 group is driven (mutually exclusive by physics)
typedef enum {
    POWER_MODE_INTERNAL = 0,   // GP10/11/12 ganged as the target power source (default)
    POWER_MODE_EXTERNAL        // GP10 supply enable, GP11 crowbar gate, GP12 spare
} power_mode_t;

// Trigger Types
typedef enum {
    TRIGGER_NONE = 0,
    TRIGGER_GPIO,
    TRIGGER_UART
} trigger_type_t;

// Edge Types
typedef enum {
    EDGE_RISING = 0,
    EDGE_FALLING
} edge_type_t;

// Target Types
// NOTE: target_is_stm32() below is a RANGE check over STM32F1..STM32L4 —
// any new member MUST be appended AFTER TARGET_STM32L4 (never inserted
// between TARGET_STM32F1 and TARGET_STM32L4), or it silently becomes
// "an STM32" everywhere target_is_stm32() gates behavior.
typedef enum {
    TARGET_NONE = 0,
    TARGET_LPC,         // LPC2xxx (ARM7TDMI-S) — CRP word at 0x000001FC
    TARGET_LPC_CM,      // LPC Cortex-M family (LPC17xx/11xx/12xx/13xx/18xx/43xx/54xxx) — CRP word at 0x000002FC
    TARGET_STM32F1,     // STM32F103 etc (Cortex-M3)
    TARGET_STM32F3,     // STM32F334 etc (Cortex-M4)
    TARGET_STM32F4,     // STM32F401/F429 etc (Cortex-M4)
    TARGET_STM32L4,     // STM32L451/L452 etc (Cortex-M4)
    TARGET_BAT32,       // Cmsemicon BAT32G135 (Cortex-M0+) — read-only (see bat32_target.h)
} target_type_t;

// Helper to check if any STM32 family is selected
static inline bool target_is_stm32(target_type_t t) {
    return t >= TARGET_STM32F1 && t <= TARGET_STM32L4;
}

// Helper to check if any LPC family is selected
static inline bool target_is_lpc(target_type_t t) {
    return t == TARGET_LPC || t == TARGET_LPC_CM;
}

// Helper to check if the BAT32G135 is selected
static inline bool target_is_bat32(target_type_t t) {
    return t == TARGET_BAT32;
}

// STM32 flash controller register map (varies by family)
typedef struct {
    const char *name;           // e.g. "STM32L4"
    uint32_t flash_base;        // Flash controller base
    uint32_t flash_keyr;        // Flash key register
    uint32_t flash_optkeyr;     // Option key register
    uint32_t flash_sr;          // Status register
    uint32_t flash_cr;          // Control register
    uint32_t flash_optr;        // Option register (shadow)
    uint32_t opt_base;          // Raw option byte base in flash
    uint32_t flash_key1;        // Flash unlock key 1
    uint32_t flash_key2;        // Flash unlock key 2
    uint32_t opt_key1;          // Option byte unlock key 1
    uint32_t opt_key2;          // Option byte unlock key 2
    uint8_t  rdp_level0;        // RDP value for Level 0
    uint8_t  rdp_level1;        // RDP value for Level 1
    uint8_t  rdp_level2;        // RDP value for Level 2 (permanent)
    uint32_t flash_size;        // Flash size in bytes
    uint32_t page_size;         // Flash page/sector size
    uint32_t sram_base;         // SRAM base address
    uint32_t sram_size;         // SRAM size in bytes
    uint32_t bootrom_base;      // System bootloader ROM base
    uint32_t bootrom_size;      // Bootloader ROM size
} stm32_target_info_t;

// Get target info for the currently selected STM32 family
const stm32_target_info_t *stm32_get_target_info(target_type_t type);

// System State Flags
typedef struct {
    bool armed;
    bool running;
    bool triggered;
    bool finished;
    bool error;
} system_flags_t;

// Glitch Configuration
typedef struct {
    uint32_t pause_cycles;    // Pause in system clock cycles (150MHz = 6.67ns per cycle)
    uint32_t width_cycles;    // Width in system clock cycles
    uint32_t gap_cycles;      // Gap in system clock cycles
    uint32_t vmin_mv;         // ADC-gated glitch depth threshold (millivolts; 0 = WIDTH-only PIO pulse, !=0 = CPU-side ADC-polling glitch with WIDTH as minimum dwell)
    uint32_t count;
    trigger_type_t trigger;
    uint8_t trigger_pin;
    edge_type_t trigger_edge;
    uint8_t trigger_byte;
    uint8_t trigger_uart_pin;  // GPIO pin for UART trigger snooping (GP4=TX, GP5=RX)
    // Output pins are hardwired: PIN_GLITCH_OUT (GP2) and PIN_GLITCH_OUT_INV (GP7)
} glitch_config_t;

// Target UART Configuration
typedef struct {
    uint8_t tx_pin;
    uint8_t rx_pin;
    uint32_t baudrate;
    bool initialized;
} target_uart_config_t;

// Target Reset Configuration
typedef struct {
    uint8_t pin;
    uint32_t period_ms;
    bool active_high;
    bool configured;
} target_reset_config_t;

// Target Power Configuration
typedef struct {
    uint8_t pin;
    uint32_t cycle_time_ms;
    bool configured;
} target_power_config_t;

// Clock Generator Configuration
typedef struct {
    uint8_t pin;
    uint32_t frequency;
    bool enabled;
} clock_config_t;

#endif // CONFIG_H
