{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 09:24:11 2021 " "Info: Processing started: Tue Oct 12 09:24:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Noisuy_CNC -c Noisuy_CNC " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Noisuy_CNC -c Noisuy_CNC" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register timer\[5\] register clk1 41.71 MHz 23.974 ns Internal " "Info: Clock \"clk\" has Internal fmax of 41.71 MHz between source register \"timer\[5\]\" and destination register \"clk1\" (period= 23.974 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.531 ns + Longest register register " "Info: + Longest register to register delay is 23.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer\[5\] 1 REG LC_X5_Y10_N8 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y10_N8; Fanout = 9; REG Node = 'timer\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer[5] } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.571 ns) + CELL(0.611 ns) 1.182 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[1\]~COUT 2 COMB LC_X5_Y10_N8 1 " "Info: 2: + IC(0.571 ns) + CELL(0.611 ns) = 1.182 ns; Loc. = LC_X5_Y10_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[1\]~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.182 ns" { timer[5] lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 1.691 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~31 3 COMB LC_X5_Y10_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.509 ns) = 1.691 ns; Loc. = LC_X5_Y10_N9; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[1]~COUT lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~31 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.467 ns) 2.601 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27 4 COMB LC_X5_Y10_N1 2 " "Info: 4: + IC(0.443 ns) + CELL(0.467 ns) = 2.601 ns; Loc. = LC_X5_Y10_N1; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~31 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 2.678 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~12 5 COMB LC_X5_Y10_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.077 ns) = 2.678 ns; Loc. = LC_X5_Y10_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 2.755 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~17 6 COMB LC_X5_Y10_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.077 ns) = 2.755 ns; Loc. = LC_X5_Y10_N3; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.163 ns) 2.918 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~22 7 COMB LC_X5_Y10_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.163 ns) = 2.918 ns; Loc. = LC_X5_Y10_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~17 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.609 ns) 3.527 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~0 8 COMB LC_X5_Y10_N6 14 " "Info: 8: + IC(0.000 ns) + CELL(0.609 ns) = 3.527 ns; Loc. = LC_X5_Y10_N6; Fanout = 14; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~22 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.319 ns) 5.012 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|StageOut\[38\]~37 9 COMB LC_X8_Y10_N3 2 " "Info: 9: + IC(1.166 ns) + CELL(0.319 ns) = 5.012 ns; Loc. = LC_X8_Y10_N3; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|StageOut\[38\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[38]~37 } "NODE_NAME" } } { "db/alt_u_div_7le.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/alt_u_div_7le.tdf" 66 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.673 ns) 7.186 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~27 10 COMB LC_X5_Y9_N4 2 " "Info: 10: + IC(1.501 ns) + CELL(0.673 ns) = 7.186 ns; Loc. = LC_X5_Y9_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.174 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[38]~37 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.609 ns) 7.795 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~5 11 COMB LC_X5_Y9_N7 14 " "Info: 11: + IC(0.000 ns) + CELL(0.609 ns) = 7.795 ns; Loc. = LC_X5_Y9_N7; Fanout = 14; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~5 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.125 ns) 9.388 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|StageOut\[44\]~1 12 COMB LC_X8_Y10_N2 5 " "Info: 12: + IC(1.468 ns) + CELL(0.125 ns) = 9.388 ns; Loc. = LC_X8_Y10_N2; Fanout = 5; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|StageOut\[44\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~5 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[44]~1 } "NODE_NAME" } } { "db/alt_u_div_7le.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/alt_u_div_7le.tdf" 66 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.611 ns) 11.148 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_7\|add_sub_cella\[2\]~2 13 COMB LC_X7_Y9_N3 2 " "Info: 13: + IC(1.149 ns) + CELL(0.611 ns) = 11.148 ns; Loc. = LC_X7_Y9_N3; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_7\|add_sub_cella\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[44]~1 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~2 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.163 ns) 11.311 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_7\|add_sub_cella\[2\]~27 14 COMB LC_X7_Y9_N4 2 " "Info: 14: + IC(0.000 ns) + CELL(0.163 ns) = 11.311 ns; Loc. = LC_X7_Y9_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_7\|add_sub_cella\[2\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~2 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.609 ns) 11.920 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_7\|add_sub_cella\[2\]~5 15 COMB LC_X7_Y9_N7 14 " "Info: 15: + IC(0.000 ns) + CELL(0.609 ns) = 11.920 ns; Loc. = LC_X7_Y9_N7; Fanout = 14; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_7\|add_sub_cella\[2\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~5 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.125 ns) 13.224 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|StageOut\[52\]~12 16 COMB LC_X8_Y10_N5 2 " "Info: 16: + IC(1.179 ns) + CELL(0.125 ns) = 13.224 ns; Loc. = LC_X8_Y10_N5; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|StageOut\[52\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~5 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[52]~12 } "NODE_NAME" } } { "db/alt_u_div_7le.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/alt_u_div_7le.tdf" 66 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.596 ns) 15.022 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_8\|add_sub_cella\[2\]~7 17 COMB LC_X8_Y9_N4 2 " "Info: 17: + IC(1.202 ns) + CELL(0.596 ns) = 15.022 ns; Loc. = LC_X8_Y9_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_8\|add_sub_cella\[2\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[52]~12 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.609 ns) 15.631 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_8\|add_sub_cella\[2\]~0 18 COMB LC_X8_Y9_N7 13 " "Info: 18: + IC(0.000 ns) + CELL(0.609 ns) = 15.631 ns; Loc. = LC_X8_Y9_N7; Fanout = 13; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_8\|add_sub_cella\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~7 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.319 ns) 17.180 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|StageOut\[61\]~24 19 COMB LC_X6_Y9_N0 2 " "Info: 19: + IC(1.230 ns) + CELL(0.319 ns) = 17.180 ns; Loc. = LC_X6_Y9_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|StageOut\[61\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~0 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[61]~24 } "NODE_NAME" } } { "db/alt_u_div_7le.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/alt_u_div_7le.tdf" 66 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(0.611 ns) 19.263 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_9\|add_sub_cella\[2\]~27 20 COMB LC_X13_Y9_N6 1 " "Info: 20: + IC(1.472 ns) + CELL(0.611 ns) = 19.263 ns; Loc. = LC_X13_Y9_N6; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_9\|add_sub_cella\[2\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.083 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[61]~24 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 19.772 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_9\|add_sub_cella\[2\]~0 21 COMB LC_X13_Y9_N7 7 " "Info: 21: + IC(0.000 ns) + CELL(0.509 ns) = 19.772 ns; Loc. = LC_X13_Y9_N7; Fanout = 7; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_9\|add_sub_cella\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.462 ns) 20.698 ns Equal1~4 22 COMB LC_X13_Y9_N0 1 " "Info: 22: + IC(0.464 ns) + CELL(0.462 ns) = 20.698 ns; Loc. = LC_X13_Y9_N0; Fanout = 1; COMB Node = 'Equal1~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~0 Equal1~4 } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.319 ns) 21.505 ns Equal1~5 23 COMB LC_X13_Y9_N8 1 " "Info: 23: + IC(0.488 ns) + CELL(0.319 ns) = 21.505 ns; Loc. = LC_X13_Y9_N8; Fanout = 1; COMB Node = 'Equal1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { Equal1~4 Equal1~5 } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 21.821 ns Equal1~6 24 COMB LC_X13_Y9_N9 1 " "Info: 24: + IC(0.191 ns) + CELL(0.125 ns) = 21.821 ns; Loc. = LC_X13_Y9_N9; Fanout = 1; COMB Node = 'Equal1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { Equal1~5 Equal1~6 } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.502 ns) 23.531 ns clk1 25 REG LC_X10_Y9_N2 18 " "Info: 25: + IC(1.208 ns) + CELL(0.502 ns) = 23.531 ns; Loc. = LC_X10_Y9_N2; Fanout = 18; REG Node = 'clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { Equal1~6 clk1 } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.799 ns ( 41.64 % ) " "Info: Total cell delay = 9.799 ns ( 41.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.732 ns ( 58.36 % ) " "Info: Total interconnect delay = 13.732 ns ( 58.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.531 ns" { timer[5] lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[1]~COUT lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~31 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~17 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~22 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[38]~37 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~5 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[44]~1 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~2 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~5 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[52]~12 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~7 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~0 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[61]~24 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~0 Equal1~4 Equal1~5 Equal1~6 clk1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.531 ns" { timer[5] {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[1]~COUT {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~31 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~17 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~22 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[38]~37 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~27 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~5 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[44]~1 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~2 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~27 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~5 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[52]~12 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~7 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~0 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[61]~24 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~27 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~0 {} Equal1~4 {} Equal1~5 {} Equal1~6 {} clk1 {} } { 0.000ns 0.571ns 0.000ns 0.443ns 0.000ns 0.000ns 0.000ns 0.000ns 1.166ns 1.501ns 0.000ns 1.468ns 1.149ns 0.000ns 0.000ns 1.179ns 1.202ns 0.000ns 1.230ns 1.472ns 0.000ns 0.464ns 0.488ns 0.191ns 1.208ns } { 0.000ns 0.611ns 0.509ns 0.467ns 0.077ns 0.077ns 0.163ns 0.609ns 0.319ns 0.673ns 0.609ns 0.125ns 0.611ns 0.163ns 0.609ns 0.125ns 0.596ns 0.609ns 0.319ns 0.611ns 0.509ns 0.462ns 0.319ns 0.125ns 0.502ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.388 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_18 68 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_18; Fanout = 68; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.574 ns) 2.388 ns clk1 2 REG LC_X10_Y9_N2 18 " "Info: 2: + IC(1.087 ns) + CELL(0.574 ns) = 2.388 ns; Loc. = LC_X10_Y9_N2; Fanout = 18; REG Node = 'clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { clk clk1 } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.48 % ) " "Info: Total cell delay = 1.301 ns ( 54.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 45.52 % ) " "Info: Total interconnect delay = 1.087 ns ( 45.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk clk1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} clk1 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.388 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_18 68 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_18; Fanout = 68; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.574 ns) 2.388 ns timer\[5\] 2 REG LC_X5_Y10_N8 9 " "Info: 2: + IC(1.087 ns) + CELL(0.574 ns) = 2.388 ns; Loc. = LC_X5_Y10_N8; Fanout = 9; REG Node = 'timer\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { clk timer[5] } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.48 % ) " "Info: Total cell delay = 1.301 ns ( 54.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 45.52 % ) " "Info: Total interconnect delay = 1.087 ns ( 45.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk timer[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} timer[5] {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk clk1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} clk1 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk timer[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} timer[5] {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.531 ns" { timer[5] lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[1]~COUT lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~31 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~17 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~22 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[38]~37 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~5 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[44]~1 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~2 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~5 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[52]~12 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~7 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~0 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[61]~24 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~0 Equal1~4 Equal1~5 Equal1~6 clk1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.531 ns" { timer[5] {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[1]~COUT {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~31 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~17 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~22 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[38]~37 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~27 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~5 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[44]~1 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~2 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~27 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~5 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[52]~12 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~7 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~0 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[61]~24 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~27 {} lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~0 {} Equal1~4 {} Equal1~5 {} Equal1~6 {} clk1 {} } { 0.000ns 0.571ns 0.000ns 0.443ns 0.000ns 0.000ns 0.000ns 0.000ns 1.166ns 1.501ns 0.000ns 1.468ns 1.149ns 0.000ns 0.000ns 1.179ns 1.202ns 0.000ns 1.230ns 1.472ns 0.000ns 0.464ns 0.488ns 0.191ns 1.208ns } { 0.000ns 0.611ns 0.509ns 0.467ns 0.077ns 0.077ns 0.163ns 0.609ns 0.319ns 0.673ns 0.609ns 0.125ns 0.611ns 0.163ns 0.609ns 0.125ns 0.596ns 0.609ns 0.319ns 0.611ns 0.509ns 0.462ns 0.319ns 0.125ns 0.502ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk clk1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} clk1 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk timer[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} timer[5] {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "accX\[3\] N\[1\] clk 5.245 ns register " "Info: tsu for register \"accX\[3\]\" (data pin = \"N\[1\]\", clock pin = \"clk\") is 5.245 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.425 ns + Longest pin register " "Info: + Longest pin to register delay is 7.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns N\[1\] 1 PIN PIN_8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_8; Fanout = 4; PIN Node = 'N\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[1] } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.092 ns) + CELL(0.571 ns) 3.371 ns Add3~48 2 COMB LC_X2_Y8_N2 3 " "Info: 2: + IC(2.092 ns) + CELL(0.571 ns) = 3.371 ns; Loc. = LC_X2_Y8_N2; Fanout = 3; COMB Node = 'Add3~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { N[1] Add3~48 } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.467 ns) 4.539 ns Add3~45 3 COMB LC_X3_Y8_N2 2 " "Info: 3: + IC(0.701 ns) + CELL(0.467 ns) = 4.539 ns; Loc. = LC_X3_Y8_N2; Fanout = 2; COMB Node = 'Add3~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { Add3~48 Add3~45 } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 4.616 ns Add3~39 4 COMB LC_X3_Y8_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 4.616 ns; Loc. = LC_X3_Y8_N3; Fanout = 2; COMB Node = 'Add3~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { Add3~45 Add3~39 } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 5.125 ns Add3~31 5 COMB LC_X3_Y8_N4 1 " "Info: 5: + IC(0.000 ns) + CELL(0.509 ns) = 5.125 ns; Loc. = LC_X3_Y8_N4; Fanout = 1; COMB Node = 'Add3~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { Add3~39 Add3~31 } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.931 ns) + CELL(0.369 ns) 7.425 ns accX\[3\] 6 REG LC_X3_Y7_N3 4 " "Info: 6: + IC(1.931 ns) + CELL(0.369 ns) = 7.425 ns; Loc. = LC_X3_Y7_N3; Fanout = 4; REG Node = 'accX\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { Add3~31 accX[3] } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.701 ns ( 36.38 % ) " "Info: Total cell delay = 2.701 ns ( 36.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.724 ns ( 63.62 % ) " "Info: Total interconnect delay = 4.724 ns ( 63.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.425 ns" { N[1] Add3~48 Add3~45 Add3~39 Add3~31 accX[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.425 ns" { N[1] {} N[1]~combout {} Add3~48 {} Add3~45 {} Add3~39 {} Add3~31 {} accX[3] {} } { 0.000ns 0.000ns 2.092ns 0.701ns 0.000ns 0.000ns 1.931ns } { 0.000ns 0.708ns 0.571ns 0.467ns 0.077ns 0.509ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.388 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_18 68 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_18; Fanout = 68; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.574 ns) 2.388 ns accX\[3\] 2 REG LC_X3_Y7_N3 4 " "Info: 2: + IC(1.087 ns) + CELL(0.574 ns) = 2.388 ns; Loc. = LC_X3_Y7_N3; Fanout = 4; REG Node = 'accX\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { clk accX[3] } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.48 % ) " "Info: Total cell delay = 1.301 ns ( 54.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 45.52 % ) " "Info: Total interconnect delay = 1.087 ns ( 45.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk accX[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} accX[3] {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.425 ns" { N[1] Add3~48 Add3~45 Add3~39 Add3~31 accX[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.425 ns" { N[1] {} N[1]~combout {} Add3~48 {} Add3~45 {} Add3~39 {} Add3~31 {} accX[3] {} } { 0.000ns 0.000ns 2.092ns 0.701ns 0.000ns 0.000ns 1.931ns } { 0.000ns 0.708ns 0.571ns 0.467ns 0.077ns 0.509ns 0.369ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk accX[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} accX[3] {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk flag_T flag_T~reg0 6.090 ns register " "Info: tco from clock \"clk\" to destination pin \"flag_T\" through register \"flag_T~reg0\" is 6.090 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.388 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_18 68 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_18; Fanout = 68; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.574 ns) 2.388 ns flag_T~reg0 2 REG LC_X6_Y10_N2 2 " "Info: 2: + IC(1.087 ns) + CELL(0.574 ns) = 2.388 ns; Loc. = LC_X6_Y10_N2; Fanout = 2; REG Node = 'flag_T~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { clk flag_T~reg0 } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.48 % ) " "Info: Total cell delay = 1.301 ns ( 54.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 45.52 % ) " "Info: Total interconnect delay = 1.087 ns ( 45.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk flag_T~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} flag_T~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 16 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.467 ns + Longest register pin " "Info: + Longest register to pin delay is 3.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flag_T~reg0 1 REG LC_X6_Y10_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y10_N2; Fanout = 2; REG Node = 'flag_T~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag_T~reg0 } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.013 ns) + CELL(1.454 ns) 3.467 ns flag_T 2 PIN PIN_4 0 " "Info: 2: + IC(2.013 ns) + CELL(1.454 ns) = 3.467 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'flag_T'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.467 ns" { flag_T~reg0 flag_T } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 41.94 % ) " "Info: Total cell delay = 1.454 ns ( 41.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.013 ns ( 58.06 % ) " "Info: Total interconnect delay = 2.013 ns ( 58.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.467 ns" { flag_T~reg0 flag_T } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.467 ns" { flag_T~reg0 {} flag_T {} } { 0.000ns 2.013ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk flag_T~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} flag_T~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.467 ns" { flag_T~reg0 flag_T } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.467 ns" { flag_T~reg0 {} flag_T {} } { 0.000ns 2.013ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "buffer\[6\] Nx\[6\] clk -0.740 ns register " "Info: th for register \"buffer\[6\]\" (data pin = \"Nx\[6\]\", clock pin = \"clk\") is -0.740 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.388 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_18 68 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_18; Fanout = 68; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.574 ns) 2.388 ns buffer\[6\] 2 REG LC_X6_Y8_N7 1 " "Info: 2: + IC(1.087 ns) + CELL(0.574 ns) = 2.388 ns; Loc. = LC_X6_Y8_N7; Fanout = 1; REG Node = 'buffer\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { clk buffer[6] } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.48 % ) " "Info: Total cell delay = 1.301 ns ( 54.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 45.52 % ) " "Info: Total interconnect delay = 1.087 ns ( 45.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk buffer[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} buffer[6] {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.266 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns Nx\[6\] 1 PIN PIN_44 4 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_44; Fanout = 4; PIN Node = 'Nx\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Nx[6] } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.819 ns) + CELL(0.739 ns) 3.266 ns buffer\[6\] 2 REG LC_X6_Y8_N7 1 " "Info: 2: + IC(1.819 ns) + CELL(0.739 ns) = 3.266 ns; Loc. = LC_X6_Y8_N7; Fanout = 1; REG Node = 'buffer\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.558 ns" { Nx[6] buffer[6] } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.447 ns ( 44.30 % ) " "Info: Total cell delay = 1.447 ns ( 44.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.819 ns ( 55.70 % ) " "Info: Total interconnect delay = 1.819 ns ( 55.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.266 ns" { Nx[6] buffer[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.266 ns" { Nx[6] {} Nx[6]~combout {} buffer[6] {} } { 0.000ns 0.000ns 1.819ns } { 0.000ns 0.708ns 0.739ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk buffer[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} buffer[6] {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.266 ns" { Nx[6] buffer[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.266 ns" { Nx[6] {} Nx[6]~combout {} buffer[6] {} } { 0.000ns 0.000ns 1.819ns } { 0.000ns 0.708ns 0.739ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 09:24:12 2021 " "Info: Processing ended: Tue Oct 12 09:24:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
