<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="INTERP1_BASE_1AND0 (w) register accessor: On write, the lower 16 bits go to BASE0, upper bits to BASE1 simultaneously. Each half is sign-extended to 32 bits if that lane’s SIGNED flag is set."><title>INTERP1_BASE_1AND0 in rp2040_pac::sio - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.1 (01f6ddf75 2026-02-11)" data-channel="1.93.1" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../static.files/storage-e2aeef58.js"></script><script defer src="sidebar-items.js"></script><script defer src="../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc type"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">INTERP1_BASE_1AND0</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../rp2040_pac/index.html">rp2040_<wbr>pac</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">INTER<wbr>P1_<wbr>BASE_<wbr>1AND0</a></h2><h3><a href="#aliased-type">Aliased Type</a></h3></section><div id="rustdoc-modnav"><h2><a href="index.html">In rp2040_<wbr>pac::<wbr>sio</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../index.html">rp2040_pac</a>::<wbr><a href="index.html">sio</a></div><h1>Type Alias <span class="type">INTER<wbr>P1_<wbr>BASE_<wbr>1AND0</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../src/rp2040_pac/sio.rs.html#1058">Source</a> </span></div><pre class="rust item-decl"><code>pub type INTERP1_BASE_1AND0 = <a class="struct" href="../generic/struct.Reg.html" title="struct rp2040_pac::generic::Reg">Reg</a>&lt;<a class="struct" href="interp1_base_1and0/struct.INTERP1_BASE_1AND0_SPEC.html" title="struct rp2040_pac::sio::interp1_base_1and0::INTERP1_BASE_1AND0_SPEC">INTERP1_BASE_1AND0_SPEC</a>&gt;;</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>INTERP1_BASE_1AND0 (w) register accessor: On write, the lower 16 bits go to BASE0, upper bits to BASE1 simultaneously.<br />
Each half is sign-extended to 32 bits if that lane’s SIGNED flag is set.</p>
<p>You can <a href="../generic/struct.Reg.html#method.reset" title="method rp2040_pac::generic::Reg::reset"><code>reset</code></a>, <a href="../generic/struct.Reg.html#method.write" title="method rp2040_pac::generic::Reg::write"><code>write</code></a>, <a href="../generic/struct.Reg.html#method.write_with_zero" title="method rp2040_pac::generic::Reg::write_with_zero"><code>write_with_zero</code></a> this register using <a href="interp1_base_1and0/type.W.html" title="type rp2040_pac::sio::interp1_base_1and0::W"><code>interp1_base_1and0::W</code></a>. See <a href="https://docs.rs/svd2rust/#read--modify--write-api">API</a>.</p>
<p>For information about available fields see <a href="interp1_base_1and0/index.html" title="mod rp2040_pac::sio::interp1_base_1and0"><code>interp1_base_1and0</code></a>
module</p>
</div></details><h2 id="aliased-type" class="section-header">Aliased Type<a href="#aliased-type" class="anchor">§</a></h2><pre class="rust item-decl"><code>pub struct INTERP1_BASE_1AND0 { <span class="comment">/* private fields */</span> }</code></pre><script src="../../type.impl/rp2040_pac/generic/struct.Reg.js" data-self-path="rp2040_pac::sio::INTERP1_BASE_1AND0" async></script></section></div></main></body></html>