============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  04:18:09 AM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

     Instance      Cells  Cell Area  Net Area  
-----------------------------------------------
square_root         1674      42501     12554  
  PARTE_OPERATIVA   1544      37369     11434  
    add_73_19        707      12205      4175  
  PARTE_CONTROLE      81       1547       309  
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  04:18:05 AM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

       Pin             Type      Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock clock)        launch                                   0 R 
PARTE_OPERATIVA
  s_reg[5]/CK                                   0             0 R 
  s_reg[5]/Q         DFFRHQX4         3 25.7  201  +330     330 R 
  n0007D5724/A                                       +0     330   
  n0007D5724/Y       NAND2X2          1  9.8  162   +75     405 F 
  n0052D/B0                                          +0     405   
  n0052D/Y           OAI2BB1X2        1  9.5  125  +113     518 R 
  n0053D/AN                                          +0     518   
  n0053D/Y           NAND3BX4         2 27.0  206  +186     703 R 
  add_73_19/A[5] 
    n0055D3981/A                                     +0     703   
    n0055D3981/Y     BUFX3            2 28.4  147  +186     890 R 
    n0028D31/A                                       +0     890   
    n0028D31/Y       NAND3X2          1 17.9  146  +110    1000 F 
    n0028D4501/A                                     +0    1000   
    n0028D4501/Y     NAND2X4          2 24.0  137  +109    1109 R 
    n0054D73/B0                                      +0    1109   
    n0054D73/Y       AOI21X4          1 17.2   97   +61    1170 F 
    n0054D4491/B0                                    +0    1171   
    n0054D4491/Y     OAI21X4          3 18.1  193   +88    1258 R 
    n0047D4084/A1N                                   +0    1258   
    n0047D4084/Y     OAI2BB1X4        4 36.1  170  +225    1483 R 
    n0011D32/A1N                                     +0    1483   
    n0011D32/Y       OAI2BB1X4        1 22.5  132  +198    1681 R 
    n0011D4176/S0                                    +0    1681   
    n0011D4176/Y     MXI2X4           1 25.3  170  +176    1857 F 
  add_73_19/Z[27] 
  n0035D5565/A                                       +0    1858   
  n0035D5565/Y       CLKINVX8         4 30.0   85   +71    1929 R 
  n0035D4483/A0                                      +0    1929   
  n0035D4483/Y       OAI21X1          1  7.4  180   +94    2022 F 
  s_neg_reg[27]/D    DFFRHQX4                        +0    2022   
  s_neg_reg[27]/CK   setup                      0  +332    2355 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)        capture                               2000 R 
                     uncertainty                   -200    1800 R 
------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    -555ps (TIMING VIOLATION)
Start-point  : PARTE_OPERATIVA/s_reg[5]/CK
End-point    : PARTE_OPERATIVA/s_neg_reg[27]/D
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  04:18:08 AM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

                   Leakage    Internal      Net       Switching  
  Instance  Cells Power(nW)  Power(nW)   Power(nW)    Power(nW)  
-----------------------------------------------------------------
square_root  1674  1664.166 8867116.676 2004428.147 10871544.822 

