

================================================================
== Vivado HLS Report for 'aes_substitute_bytes'
================================================================
* Date:           Sun Dec 12 23:30:55 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  185|  185|  185|  185|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  184|  184|        46|          -|          -|     4|    no    |
        | + Loop 1.1  |   44|   44|        11|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    121|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    110|    -|
|Register         |        -|      -|     114|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     114|    231|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln45_fu_167_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln78_1_fu_190_p2    |     +    |      0|  0|  40|          33|          33|
    |add_ln78_fu_181_p2      |     +    |      0|  0|  24|          17|          17|
    |column_index_fu_157_p2  |     +    |      0|  0|  12|           3|           1|
    |row_index_fu_133_p2     |     +    |      0|  0|  12|           3|           1|
    |icmp_ln41_fu_127_p2     |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln43_fu_151_p2     |   icmp   |      0|  0|   9|           3|           4|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 121|          68|          66|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  59|         14|    1|         14|
    |column_index_0_reg_100   |   9|          2|    3|          6|
    |row_index_0_reg_89       |   9|          2|    3|          6|
    |s_box_V_blk_n_AR         |   9|          2|    1|          2|
    |s_box_V_blk_n_R          |   9|          2|    1|          2|
    |state_matrix_V_address0  |  15|          3|    4|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 110|         25|   13|         42|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  13|   0|   13|          0|
    |column_index_0_reg_100       |   3|   0|    3|          0|
    |column_index_reg_235         |   3|   0|    3|          0|
    |row_index_0_reg_89           |   3|   0|    3|          0|
    |row_index_reg_222            |   3|   0|    3|          0|
    |s_box_V_addr_read_reg_251    |   8|   0|    8|          0|
    |s_box_V_addr_reg_245         |  32|   0|   32|          0|
    |sext_ln41_reg_214            |  33|   0|   33|          0|
    |sext_ln78_cast_reg_209       |   9|   0|   17|          8|
    |state_matrix_V_addr_reg_240  |   4|   0|    4|          0|
    |zext_ln43_reg_227            |   3|   0|    6|          3|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 114|   0|  125|         11|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |  aes_substitute_bytes | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |  aes_substitute_bytes | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |  aes_substitute_bytes | return value |
|ap_done                  | out |    1| ap_ctrl_hs |  aes_substitute_bytes | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |  aes_substitute_bytes | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |  aes_substitute_bytes | return value |
|state_matrix_V_address0  | out |    4|  ap_memory |     state_matrix_V    |     array    |
|state_matrix_V_ce0       | out |    1|  ap_memory |     state_matrix_V    |     array    |
|state_matrix_V_we0       | out |    1|  ap_memory |     state_matrix_V    |     array    |
|state_matrix_V_d0        | out |   16|  ap_memory |     state_matrix_V    |     array    |
|state_matrix_V_q0        |  in |   16|  ap_memory |     state_matrix_V    |     array    |
|m_axi_s_box_V_AWVALID    | out |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_AWREADY    |  in |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_AWADDR     | out |   32|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_AWID       | out |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_AWLEN      | out |   32|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_AWSIZE     | out |    3|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_AWBURST    | out |    2|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_AWLOCK     | out |    2|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_AWCACHE    | out |    4|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_AWPROT     | out |    3|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_AWQOS      | out |    4|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_AWREGION   | out |    4|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_AWUSER     | out |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_WVALID     | out |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_WREADY     |  in |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_WDATA      | out |    8|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_WSTRB      | out |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_WLAST      | out |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_WID        | out |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_WUSER      | out |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_ARVALID    | out |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_ARREADY    |  in |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_ARADDR     | out |   32|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_ARID       | out |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_ARLEN      | out |   32|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_ARSIZE     | out |    3|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_ARBURST    | out |    2|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_ARLOCK     | out |    2|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_ARCACHE    | out |    4|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_ARPROT     | out |    3|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_ARQOS      | out |    4|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_ARREGION   | out |    4|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_ARUSER     | out |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_RVALID     |  in |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_RREADY     | out |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_RDATA      |  in |    8|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_RLAST      |  in |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_RID        |  in |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_RUSER      |  in |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_RRESP      |  in |    2|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_BVALID     |  in |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_BREADY     | out |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_BRESP      |  in |    2|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_BID        |  in |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_BUSER      |  in |    1|    m_axi   |        s_box_V        |    pointer   |
|s_box_V_offset           |  in |   32|   ap_none  |     s_box_V_offset    |    scalar    |
|s_box_V_offset_offset    |  in |    2|   ap_none  | s_box_V_offset_offset |    scalar    |
+-------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%s_box_V_offset_offse = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %s_box_V_offset_offset)" [AES-XTS/main.cpp:46]   --->   Operation 14 'read' 's_box_V_offset_offse' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%s_box_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %s_box_V_offset)" [AES-XTS/main.cpp:46]   --->   Operation 15 'read' 's_box_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 %s_box_V_offset_offse, i8 0)" [AES-XTS/main.cpp:46]   --->   Operation 16 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln78_cast = sext i10 %tmp to i17" [AES-XTS/main.cpp:46]   --->   Operation 17 'sext' 'sext_ln78_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %s_box_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str8, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i32 %s_box_V_offset_read to i33" [AES-XTS/main.cpp:41]   --->   Operation 19 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %.loopexit" [AES-XTS/main.cpp:41]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%row_index_0 = phi i3 [ 0, %0 ], [ %row_index, %.loopexit.loopexit ]"   --->   Operation 21 'phi' 'row_index_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.13ns)   --->   "%icmp_ln41 = icmp eq i3 %row_index_0, -4" [AES-XTS/main.cpp:41]   --->   Operation 22 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.65ns)   --->   "%row_index = add i3 %row_index_0, 1" [AES-XTS/main.cpp:41]   --->   Operation 24 'add' 'row_index' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %2, label %.preheader.preheader" [AES-XTS/main.cpp:41]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_4 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %row_index_0, i2 0)" [AES-XTS/main.cpp:45]   --->   Operation 26 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i5 %tmp_4 to i6" [AES-XTS/main.cpp:43]   --->   Operation 27 'zext' 'zext_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader" [AES-XTS/main.cpp:43]   --->   Operation 28 'br' <Predicate = (!icmp_ln41)> <Delay = 1.76>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [AES-XTS/main.cpp:51]   --->   Operation 29 'ret' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%column_index_0 = phi i3 [ %column_index, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 30 'phi' 'column_index_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.13ns)   --->   "%icmp_ln43 = icmp eq i3 %column_index_0, -4" [AES-XTS/main.cpp:43]   --->   Operation 31 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 32 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.65ns)   --->   "%column_index = add i3 %column_index_0, 1" [AES-XTS/main.cpp:43]   --->   Operation 33 'add' 'column_index' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %.loopexit.loopexit, label %1" [AES-XTS/main.cpp:43]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i3 %column_index_0 to i6" [AES-XTS/main.cpp:45]   --->   Operation 35 'zext' 'zext_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.78ns)   --->   "%add_ln45 = add i6 %zext_ln43, %zext_ln45" [AES-XTS/main.cpp:45]   --->   Operation 36 'add' 'add_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i6 %add_ln45 to i64" [AES-XTS/main.cpp:45]   --->   Operation 37 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%state_matrix_V_addr = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln45_1" [AES-XTS/main.cpp:45]   --->   Operation 38 'getelementptr' 'state_matrix_V_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (2.32ns)   --->   "%temp_V = load i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:45]   --->   Operation 39 'load' 'temp_V' <Predicate = (!icmp_ln43)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 40 'br' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.95>
ST_4 : Operation 41 [1/2] (2.32ns)   --->   "%temp_V = load i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:45]   --->   Operation 41 'load' 'temp_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i16 %temp_V to i17" [AES-XTS/main.cpp:46]   --->   Operation 42 'sext' 'sext_ln78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.07ns)   --->   "%add_ln78 = add i17 %sext_ln78_cast, %sext_ln78" [AES-XTS/main.cpp:46]   --->   Operation 43 'add' 'add_ln78' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln78_1 = sext i17 %add_ln78 to i33" [AES-XTS/main.cpp:46]   --->   Operation 44 'sext' 'sext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (2.55ns)   --->   "%add_ln78_1 = add i33 %sext_ln41, %sext_ln78_1" [AES-XTS/main.cpp:46]   --->   Operation 45 'add' 'add_ln78_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln78_2 = sext i33 %add_ln78_1 to i64" [AES-XTS/main.cpp:46]   --->   Operation 46 'sext' 'sext_ln78_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%s_box_V_addr = getelementptr i8* %s_box_V, i64 %sext_ln78_2" [AES-XTS/main.cpp:46]   --->   Operation 47 'getelementptr' 's_box_V_addr' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 48 [7/7] (8.75ns)   --->   "%s_box_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr, i32 1)" [AES-XTS/main.cpp:46]   --->   Operation 48 'readreq' 's_box_V_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 49 [6/7] (8.75ns)   --->   "%s_box_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr, i32 1)" [AES-XTS/main.cpp:46]   --->   Operation 49 'readreq' 's_box_V_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 50 [5/7] (8.75ns)   --->   "%s_box_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr, i32 1)" [AES-XTS/main.cpp:46]   --->   Operation 50 'readreq' 's_box_V_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 51 [4/7] (8.75ns)   --->   "%s_box_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr, i32 1)" [AES-XTS/main.cpp:46]   --->   Operation 51 'readreq' 's_box_V_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 52 [3/7] (8.75ns)   --->   "%s_box_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr, i32 1)" [AES-XTS/main.cpp:46]   --->   Operation 52 'readreq' 's_box_V_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 53 [2/7] (8.75ns)   --->   "%s_box_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr, i32 1)" [AES-XTS/main.cpp:46]   --->   Operation 53 'readreq' 's_box_V_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 54 [1/7] (8.75ns)   --->   "%s_box_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr, i32 1)" [AES-XTS/main.cpp:46]   --->   Operation 54 'readreq' 's_box_V_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 55 [1/1] (8.75ns)   --->   "%s_box_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %s_box_V_addr)" [AES-XTS/main.cpp:46]   --->   Operation 55 'read' 's_box_V_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i8 %s_box_V_addr_read to i16" [AES-XTS/main.cpp:46]   --->   Operation 56 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 57 [1/1] (2.32ns)   --->   "store i16 %zext_ln78, i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:46]   --->   Operation 57 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader" [AES-XTS/main.cpp:43]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_matrix_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ s_box_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ s_box_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_box_V_offset_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s_box_V_offset_offse (read             ) [ 00000000000000]
s_box_V_offset_read  (read             ) [ 00000000000000]
tmp                  (bitconcatenate   ) [ 00000000000000]
sext_ln78_cast       (sext             ) [ 00111111111111]
specinterface_ln0    (specinterface    ) [ 00000000000000]
sext_ln41            (sext             ) [ 00111111111111]
br_ln41              (br               ) [ 01111111111111]
row_index_0          (phi              ) [ 00100000000000]
icmp_ln41            (icmp             ) [ 00111111111111]
empty                (speclooptripcount) [ 00000000000000]
row_index            (add              ) [ 01111111111111]
br_ln41              (br               ) [ 00000000000000]
tmp_4                (bitconcatenate   ) [ 00000000000000]
zext_ln43            (zext             ) [ 00011111111111]
br_ln43              (br               ) [ 00111111111111]
ret_ln51             (ret              ) [ 00000000000000]
column_index_0       (phi              ) [ 00010000000000]
icmp_ln43            (icmp             ) [ 00111111111111]
empty_20             (speclooptripcount) [ 00000000000000]
column_index         (add              ) [ 00111111111111]
br_ln43              (br               ) [ 00000000000000]
zext_ln45            (zext             ) [ 00000000000000]
add_ln45             (add              ) [ 00000000000000]
zext_ln45_1          (zext             ) [ 00000000000000]
state_matrix_V_addr  (getelementptr    ) [ 00001111111111]
br_ln0               (br               ) [ 01111111111111]
temp_V               (load             ) [ 00000000000000]
sext_ln78            (sext             ) [ 00000000000000]
add_ln78             (add              ) [ 00000000000000]
sext_ln78_1          (sext             ) [ 00000000000000]
add_ln78_1           (add              ) [ 00000000000000]
sext_ln78_2          (sext             ) [ 00000000000000]
s_box_V_addr         (getelementptr    ) [ 00000111111110]
s_box_V_load_req     (readreq          ) [ 00000000000000]
s_box_V_addr_read    (read             ) [ 00000000000001]
zext_ln78            (zext             ) [ 00000000000000]
store_ln46           (store            ) [ 00000000000000]
br_ln43              (br               ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_matrix_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_matrix_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_box_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_box_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_box_V_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_box_V_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_box_V_offset_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_box_V_offset_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i2.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="s_box_V_offset_offse_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="2" slack="0"/>
<pin id="54" dir="0" index="1" bw="2" slack="0"/>
<pin id="55" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_box_V_offset_offse/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="s_box_V_offset_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_box_V_offset_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_readreq_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="1"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="s_box_V_load_req/5 "/>
</bind>
</comp>

<comp id="71" class="1004" name="s_box_V_addr_read_read_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="8" slack="8"/>
<pin id="74" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_box_V_addr_read/12 "/>
</bind>
</comp>

<comp id="76" class="1004" name="state_matrix_V_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="6" slack="0"/>
<pin id="80" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_V_addr/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="0"/>
<pin id="85" dir="0" index="1" bw="16" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp_V/3 store_ln46/13 "/>
</bind>
</comp>

<comp id="89" class="1005" name="row_index_0_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="3" slack="1"/>
<pin id="91" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_index_0 (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="row_index_0_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="3" slack="0"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_index_0/2 "/>
</bind>
</comp>

<comp id="100" class="1005" name="column_index_0_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="1"/>
<pin id="102" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="column_index_0 (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="column_index_0_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="1" slack="1"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="column_index_0/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="10" slack="0"/>
<pin id="113" dir="0" index="1" bw="2" slack="0"/>
<pin id="114" dir="0" index="2" bw="1" slack="0"/>
<pin id="115" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="sext_ln78_cast_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="10" slack="0"/>
<pin id="121" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78_cast/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="sext_ln41_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln41_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="3" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="row_index_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_index/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_4_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="0" index="1" bw="3" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln43_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="0"/>
<pin id="149" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln43_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="0"/>
<pin id="153" dir="0" index="1" bw="3" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="column_index_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="column_index/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln45_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="0"/>
<pin id="165" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln45_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="1"/>
<pin id="169" dir="0" index="1" bw="3" slack="0"/>
<pin id="170" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln45_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="sext_ln78_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln78_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="3"/>
<pin id="183" dir="0" index="1" bw="16" slack="0"/>
<pin id="184" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sext_ln78_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="17" slack="0"/>
<pin id="188" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78_1/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln78_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="3"/>
<pin id="192" dir="0" index="1" bw="17" slack="0"/>
<pin id="193" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_1/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="sext_ln78_2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="33" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78_2/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="s_box_V_addr_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_box_V_addr/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln78_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="1"/>
<pin id="207" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/13 "/>
</bind>
</comp>

<comp id="209" class="1005" name="sext_ln78_cast_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="17" slack="3"/>
<pin id="211" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln78_cast "/>
</bind>
</comp>

<comp id="214" class="1005" name="sext_ln41_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="33" slack="3"/>
<pin id="216" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln41 "/>
</bind>
</comp>

<comp id="222" class="1005" name="row_index_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="row_index "/>
</bind>
</comp>

<comp id="227" class="1005" name="zext_ln43_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="1"/>
<pin id="229" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln43 "/>
</bind>
</comp>

<comp id="235" class="1005" name="column_index_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="column_index "/>
</bind>
</comp>

<comp id="240" class="1005" name="state_matrix_V_addr_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="1"/>
<pin id="242" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_matrix_V_addr "/>
</bind>
</comp>

<comp id="245" class="1005" name="s_box_V_addr_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="1"/>
<pin id="247" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="s_box_V_addr "/>
</bind>
</comp>

<comp id="251" class="1005" name="s_box_V_addr_read_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="1"/>
<pin id="253" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="s_box_V_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="46" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="48" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="75"><net_src comp="50" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="44" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="30" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="52" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="122"><net_src comp="111" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="58" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="93" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="93" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="144"><net_src comp="40" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="93" pin="4"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="150"><net_src comp="139" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="104" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="104" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="38" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="104" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="163" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="175"><net_src comp="167" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="180"><net_src comp="83" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="177" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="181" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="186" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="190" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="2" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="195" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="205" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="212"><net_src comp="119" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="217"><net_src comp="123" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="225"><net_src comp="133" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="230"><net_src comp="147" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="238"><net_src comp="157" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="243"><net_src comp="76" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="248"><net_src comp="199" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="254"><net_src comp="71" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="205" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_matrix_V | {13 }
	Port: s_box_V | {}
 - Input state : 
	Port: aes_substitute_bytes : state_matrix_V | {3 4 }
	Port: aes_substitute_bytes : s_box_V | {5 6 7 8 9 10 11 12 }
	Port: aes_substitute_bytes : s_box_V_offset | {1 }
	Port: aes_substitute_bytes : s_box_V_offset_offset | {1 }
  - Chain level:
	State 1
		sext_ln78_cast : 1
	State 2
		icmp_ln41 : 1
		row_index : 1
		br_ln41 : 2
		tmp_4 : 1
		zext_ln43 : 2
	State 3
		icmp_ln43 : 1
		column_index : 1
		br_ln43 : 2
		zext_ln45 : 1
		add_ln45 : 2
		zext_ln45_1 : 3
		state_matrix_V_addr : 4
		temp_V : 5
	State 4
		sext_ln78 : 1
		add_ln78 : 2
		sext_ln78_1 : 3
		add_ln78_1 : 4
		sext_ln78_2 : 5
		s_box_V_addr : 6
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		store_ln46 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |         row_index_fu_133        |    0    |    12   |
|          |       column_index_fu_157       |    0    |    12   |
|    add   |         add_ln45_fu_167         |    0    |    15   |
|          |         add_ln78_fu_181         |    0    |    23   |
|          |        add_ln78_1_fu_190        |    0    |    39   |
|----------|---------------------------------|---------|---------|
|   icmp   |         icmp_ln41_fu_127        |    0    |    9    |
|          |         icmp_ln43_fu_151        |    0    |    9    |
|----------|---------------------------------|---------|---------|
|          | s_box_V_offset_offse_read_fu_52 |    0    |    0    |
|   read   |  s_box_V_offset_read_read_fu_58 |    0    |    0    |
|          |   s_box_V_addr_read_read_fu_71  |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_64        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|            tmp_fu_111           |    0    |    0    |
|          |           tmp_4_fu_139          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |      sext_ln78_cast_fu_119      |    0    |    0    |
|          |         sext_ln41_fu_123        |    0    |    0    |
|   sext   |         sext_ln78_fu_177        |    0    |    0    |
|          |        sext_ln78_1_fu_186       |    0    |    0    |
|          |        sext_ln78_2_fu_195       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |         zext_ln43_fu_147        |    0    |    0    |
|   zext   |         zext_ln45_fu_163        |    0    |    0    |
|          |        zext_ln45_1_fu_172       |    0    |    0    |
|          |         zext_ln78_fu_205        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   119   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   column_index_0_reg_100  |    3   |
|    column_index_reg_235   |    3   |
|     row_index_0_reg_89    |    3   |
|     row_index_reg_222     |    3   |
| s_box_V_addr_read_reg_251 |    8   |
|    s_box_V_addr_reg_245   |    8   |
|     sext_ln41_reg_214     |   33   |
|   sext_ln78_cast_reg_209  |   17   |
|state_matrix_V_addr_reg_240|    4   |
|     zext_ln43_reg_227     |    6   |
+---------------------------+--------+
|           Total           |   88   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_83 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   119  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   88   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   88   |   128  |
+-----------+--------+--------+--------+
