\hypertarget{unionswitch__acl__mac__qos__acl__value__}{\section{switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+ Union Reference}
\label{unionswitch__acl__mac__qos__acl__value__}\index{switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+@{switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+}}
}


{\ttfamily \#include $<$switch\+\_\+acl.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
unsigned short \hyperlink{unionswitch__acl__mac__qos__acl__value___a80a80199c9b901817154d82e462de47c}{eth\+\_\+type}
\item 
\hyperlink{structswitch__mac__addr__s}{switch\+\_\+mac\+\_\+addr\+\_\+t} \hyperlink{unionswitch__acl__mac__qos__acl__value___a7b7f6d9ee00436e5ff87e441a53f93b9}{source\+\_\+mac}
\item 
\hyperlink{structswitch__mac__addr__s}{switch\+\_\+mac\+\_\+addr\+\_\+t} \hyperlink{unionswitch__acl__mac__qos__acl__value___aa28bfa3b0096d78e6dbe0234c6a36136}{dest\+\_\+mac}
\item 
uint8\+\_\+t \hyperlink{unionswitch__acl__mac__qos__acl__value___a1fb10d16c194d6b9c4e1cb5b01a9af9a}{vlan\+\_\+pri}
\item 
uint8\+\_\+t \hyperlink{unionswitch__acl__mac__qos__acl__value___a03d5c55bd7ffecaafbb379be16319c9c}{vlan\+\_\+cfi}
\item 
uint16\+\_\+t \hyperlink{unionswitch__acl__mac__qos__acl__value___ae8ef63c353711ba47e671c7e1848be7e}{port\+\_\+lag\+\_\+label}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Qo\+S Acl mac field list 

\subsection{Member Data Documentation}
\hypertarget{unionswitch__acl__mac__qos__acl__value___aa28bfa3b0096d78e6dbe0234c6a36136}{\index{switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+@{switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+}!dest\+\_\+mac@{dest\+\_\+mac}}
\index{dest\+\_\+mac@{dest\+\_\+mac}!switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+@{switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+}}
\subsubsection[{dest\+\_\+mac}]{\setlength{\rightskip}{0pt plus 5cm}{\bf switch\+\_\+mac\+\_\+addr\+\_\+t} switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+\+::dest\+\_\+mac}}\label{unionswitch__acl__mac__qos__acl__value___aa28bfa3b0096d78e6dbe0234c6a36136}
destionation mac \hypertarget{unionswitch__acl__mac__qos__acl__value___a80a80199c9b901817154d82e462de47c}{\index{switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+@{switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+}!eth\+\_\+type@{eth\+\_\+type}}
\index{eth\+\_\+type@{eth\+\_\+type}!switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+@{switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+}}
\subsubsection[{eth\+\_\+type}]{\setlength{\rightskip}{0pt plus 5cm}unsigned short switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+\+::eth\+\_\+type}}\label{unionswitch__acl__mac__qos__acl__value___a80a80199c9b901817154d82e462de47c}
ethernet type \hypertarget{unionswitch__acl__mac__qos__acl__value___ae8ef63c353711ba47e671c7e1848be7e}{\index{switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+@{switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+}!port\+\_\+lag\+\_\+label@{port\+\_\+lag\+\_\+label}}
\index{port\+\_\+lag\+\_\+label@{port\+\_\+lag\+\_\+label}!switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+@{switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+}}
\subsubsection[{port\+\_\+lag\+\_\+label}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+\+::port\+\_\+lag\+\_\+label}}\label{unionswitch__acl__mac__qos__acl__value___ae8ef63c353711ba47e671c7e1848be7e}
port label \hypertarget{unionswitch__acl__mac__qos__acl__value___a7b7f6d9ee00436e5ff87e441a53f93b9}{\index{switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+@{switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+}!source\+\_\+mac@{source\+\_\+mac}}
\index{source\+\_\+mac@{source\+\_\+mac}!switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+@{switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+}}
\subsubsection[{source\+\_\+mac}]{\setlength{\rightskip}{0pt plus 5cm}{\bf switch\+\_\+mac\+\_\+addr\+\_\+t} switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+\+::source\+\_\+mac}}\label{unionswitch__acl__mac__qos__acl__value___a7b7f6d9ee00436e5ff87e441a53f93b9}
source mac \hypertarget{unionswitch__acl__mac__qos__acl__value___a03d5c55bd7ffecaafbb379be16319c9c}{\index{switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+@{switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+}!vlan\+\_\+cfi@{vlan\+\_\+cfi}}
\index{vlan\+\_\+cfi@{vlan\+\_\+cfi}!switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+@{switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+}}
\subsubsection[{vlan\+\_\+cfi}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+\+::vlan\+\_\+cfi}}\label{unionswitch__acl__mac__qos__acl__value___a03d5c55bd7ffecaafbb379be16319c9c}
drop eligible \hypertarget{unionswitch__acl__mac__qos__acl__value___a1fb10d16c194d6b9c4e1cb5b01a9af9a}{\index{switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+@{switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+}!vlan\+\_\+pri@{vlan\+\_\+pri}}
\index{vlan\+\_\+pri@{vlan\+\_\+pri}!switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+@{switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+}}
\subsubsection[{vlan\+\_\+pri}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t switch\+\_\+acl\+\_\+mac\+\_\+qos\+\_\+acl\+\_\+value\+\_\+\+::vlan\+\_\+pri}}\label{unionswitch__acl__mac__qos__acl__value___a1fb10d16c194d6b9c4e1cb5b01a9af9a}
V\+L\+A\+N priority 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/root/workspace/\+A\+Hash\+Flow/src/switch-\/8.\+2.\+0/switchapi/include/switchapi/switch\+\_\+acl.\+h\end{DoxyCompactItemize}
