

================================================================
== Vitis HLS Report for 'sha_stream'
================================================================
* Date:           Fri Feb 28 00:38:19 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.179 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   130093|   131510|  1.041 ms|  1.052 ms|  130094|  131511|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+---------------+-----------+-----------+-----------+----------+
        |                          |  Latency (cycles) |   Iteration   |  Initiation Interval  |    Trip   |          |
        |         Loop Name        |   min   |   max   |    Latency    |  achieved |   target  |   Count   | Pipelined|
        +--------------------------+---------+---------+---------------+-----------+-----------+-----------+----------+
        |- sha_stream_label0       |   113292|   114280|  56646 ~ 57140|          -|          -|          2|        no|
        | + sha_update_label4      |    56642|    57088|            446|          -|          -|  127 ~ 128|        no|
        |  ++ local_memcpy_label3  |       48|       48|              3|          -|          -|         16|        no|
        | + local_memcpy_label3    |        0|       48|              3|          -|          -|     0 ~ 16|        no|
        +--------------------------+---------+---------+---------------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 14 16 
5 --> 6 
6 --> 7 11 
7 --> 8 10 
8 --> 9 
9 --> 7 
10 --> 6 
11 --> 12 4 
12 --> 13 
13 --> 11 
14 --> 15 
15 --> 21 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/sha/sha.c:198]   --->   Operation 27 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.69ns)   --->   "%store_ln141 = store i32 1732584193, i32 0" [data/benchmarks/sha/sha.c:141->data/benchmarks/sha/sha.c:207]   --->   Operation 28 'store' 'store_ln141' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln146 = store i32 0, i32 %sha_info_count_lo" [data/benchmarks/sha/sha.c:146->data/benchmarks/sha/sha.c:207]   --->   Operation 29 'store' 'store_ln146' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.41ns)   --->   "%store_ln147 = store i32 0, i32 %sha_info_count_hi" [data/benchmarks/sha/sha.c:147->data/benchmarks/sha/sha.c:207]   --->   Operation 30 'store' 'store_ln147' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln198 = store i2 0, i2 %j" [data/benchmarks/sha/sha.c:198]   --->   Operation 31 'store' 'store_ln198' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2, i8 %indata, i8 %local_indata"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 33 [1/1] (0.69ns)   --->   "%store_ln142 = store i32 4023233417, i32 1" [data/benchmarks/sha/sha.c:142->data/benchmarks/sha/sha.c:207]   --->   Operation 33 'store' 'store_ln142' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 34 [1/1] (0.69ns)   --->   "%store_ln143 = store i32 2562383102, i32 2" [data/benchmarks/sha/sha.c:143->data/benchmarks/sha/sha.c:207]   --->   Operation 34 'store' 'store_ln143' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%spectopmodule_ln193 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [data/benchmarks/sha/sha.c:193]   --->   Operation 35 'spectopmodule' 'spectopmodule_ln193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %indata, void @empty_4, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %indata"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_i, void @empty_4, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_i"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outdata, void @empty_4, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %outdata"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2, i8 %indata, i8 %local_indata"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 43 [1/1] (0.69ns)   --->   "%store_ln144 = store i32 271733878, i32 3" [data/benchmarks/sha/sha.c:144->data/benchmarks/sha/sha.c:207]   --->   Operation 43 'store' 'store_ln144' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 44 [1/1] (0.69ns)   --->   "%store_ln145 = store i32 3285377520, i32 4" [data/benchmarks/sha/sha.c:145->data/benchmarks/sha/sha.c:207]   --->   Operation 44 'store' 'store_ln145' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln210 = br void %for.inc21" [data/benchmarks/sha/sha.c:210]   --->   Operation 45 'br' 'br_ln210' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.41>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%j_1 = load i2 %j" [data/benchmarks/sha/sha.c:210]   --->   Operation 46 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln210 = trunc i2 %j_1" [data/benchmarks/sha/sha.c:210]   --->   Operation 47 'trunc' 'trunc_ln210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.43ns)   --->   "%icmp_ln210 = icmp_eq  i2 %j_1, i2 2" [data/benchmarks/sha/sha.c:210]   --->   Operation 48 'icmp' 'icmp_ln210' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.43ns)   --->   "%add_ln210 = add i2 %j_1, i2 1" [data/benchmarks/sha/sha.c:210]   --->   Operation 49 'add' 'add_ln210' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %icmp_ln210, void %for.inc21.split, void %for.end23" [data/benchmarks/sha/sha.c:210]   --->   Operation 50 'br' 'br_ln210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i2 %j_1" [data/benchmarks/sha/sha.c:210]   --->   Operation 51 'zext' 'zext_ln210' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%in_i_addr = getelementptr i32 %in_i, i64 0, i64 %zext_ln210" [data/benchmarks/sha/sha.c:212]   --->   Operation 52 'getelementptr' 'in_i_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (0.69ns)   --->   "%i = load i1 %in_i_addr" [data/benchmarks/sha/sha.c:212]   --->   Operation 53 'load' 'i' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%lo_bit_count = load i32 %sha_info_count_lo" [data/benchmarks/sha/sha.c:172->data/benchmarks/sha/sha.c:217]   --->   Operation 54 'load' 'lo_bit_count' <Predicate = (icmp_ln210)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%hi_bit_count = load i32 %sha_info_count_hi" [data/benchmarks/sha/sha.c:173->data/benchmarks/sha/sha.c:217]   --->   Operation 55 'load' 'hi_bit_count' <Predicate = (icmp_ln210)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%count = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %lo_bit_count, i32 3, i32 8" [data/benchmarks/sha/sha.c:175->data/benchmarks/sha/sha.c:217]   --->   Operation 56 'partselect' 'count' <Predicate = (icmp_ln210)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i6 %count" [data/benchmarks/sha/sha.c:171->data/benchmarks/sha/sha.c:217]   --->   Operation 57 'zext' 'zext_ln171' <Predicate = (icmp_ln210)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.70ns)   --->   "%count_1 = add i7 %zext_ln171, i7 1" [data/benchmarks/sha/sha.c:176->data/benchmarks/sha/sha.c:217]   --->   Operation 58 'add' 'count_1' <Predicate = (icmp_ln210)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i6 %count" [data/benchmarks/sha/sha.c:176->data/benchmarks/sha/sha.c:217]   --->   Operation 59 'zext' 'zext_ln176' <Predicate = (icmp_ln210)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lo_bit_count, i32 3, i32 6" [data/benchmarks/sha/sha.c:176->data/benchmarks/sha/sha.c:217]   --->   Operation 60 'partselect' 'trunc_ln' <Predicate = (icmp_ln210)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%sha_info_data_addr = getelementptr i32 %sha_info_data, i64 0, i64 %zext_ln176" [data/benchmarks/sha/sha.c:176->data/benchmarks/sha/sha.c:217]   --->   Operation 61 'getelementptr' 'sha_info_data_addr' <Predicate = (icmp_ln210)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.69ns)   --->   "%store_ln176 = store i32 128, i4 %sha_info_data_addr" [data/benchmarks/sha/sha.c:176->data/benchmarks/sha/sha.c:217]   --->   Operation 62 'store' 'store_ln176' <Predicate = (icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 63 [1/1] (0.70ns)   --->   "%icmp_ln178 = icmp_ugt  i7 %count_1, i7 56" [data/benchmarks/sha/sha.c:178->data/benchmarks/sha/sha.c:217]   --->   Operation 63 'icmp' 'icmp_ln178' <Predicate = (icmp_ln210)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.70ns)   --->   "%add_ln61 = add i4 %trunc_ln, i4 1" [data/benchmarks/sha/sha.c:61->data/benchmarks/sha/sha.c:183->data/benchmarks/sha/sha.c:217]   --->   Operation 64 'add' 'add_ln61' <Predicate = (icmp_ln210)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln178, void %if.else.i, void %if.then.i22" [data/benchmarks/sha/sha.c:178->data/benchmarks/sha/sha.c:217]   --->   Operation 65 'br' 'br_ln178' <Predicate = (icmp_ln210)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.17>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i1.i13, i1 %trunc_ln210, i13 0" [data/benchmarks/sha/sha.c:74->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 66 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln211 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [data/benchmarks/sha/sha.c:211]   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln211' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln210 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [data/benchmarks/sha/sha.c:210]   --->   Operation 68 'specloopname' 'specloopname_ln210' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/2] (0.69ns)   --->   "%i = load i1 %in_i_addr" [data/benchmarks/sha/sha.c:212]   --->   Operation 69 'load' 'i' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%sha_info_count_lo_load = load i32 %sha_info_count_lo" [data/benchmarks/sha/sha.c:152->data/benchmarks/sha/sha.c:214]   --->   Operation 70 'load' 'sha_info_count_lo_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln152)   --->   "%shl_ln152 = shl i32 %i, i32 3" [data/benchmarks/sha/sha.c:152->data/benchmarks/sha/sha.c:214]   --->   Operation 71 'shl' 'shl_ln152' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln152 = add i32 %sha_info_count_lo_load, i32 %shl_ln152" [data/benchmarks/sha/sha.c:152->data/benchmarks/sha/sha.c:214]   --->   Operation 72 'add' 'add_ln152' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.88ns)   --->   "%icmp_ln152 = icmp_ult  i32 %add_ln152, i32 %sha_info_count_lo_load" [data/benchmarks/sha/sha.c:152->data/benchmarks/sha/sha.c:214]   --->   Operation 73 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %icmp_ln152, void %if.end.i, void %if.then.i" [data/benchmarks/sha/sha.c:152->data/benchmarks/sha/sha.c:214]   --->   Operation 74 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%sha_info_count_hi_load = load i32 %sha_info_count_hi" [data/benchmarks/sha/sha.c:153->data/benchmarks/sha/sha.c:214]   --->   Operation 75 'load' 'sha_info_count_hi_load' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.88ns)   --->   "%add_ln153 = add i32 %sha_info_count_hi_load, i32 1" [data/benchmarks/sha/sha.c:153->data/benchmarks/sha/sha.c:214]   --->   Operation 76 'add' 'add_ln153' <Predicate = (icmp_ln152)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.41ns)   --->   "%store_ln153 = store i32 %add_ln153, i32 %sha_info_count_hi" [data/benchmarks/sha/sha.c:153->data/benchmarks/sha/sha.c:214]   --->   Operation 77 'store' 'store_ln153' <Predicate = (icmp_ln152)> <Delay = 0.41>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln154 = br void %if.end.i" [data/benchmarks/sha/sha.c:154->data/benchmarks/sha/sha.c:214]   --->   Operation 78 'br' 'br_ln154' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.38ns)   --->   "%store_ln155 = store i32 %add_ln152, i32 %sha_info_count_lo" [data/benchmarks/sha/sha.c:155->data/benchmarks/sha/sha.c:214]   --->   Operation 79 'store' 'store_ln155' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %i, i32 29, i32 31" [data/benchmarks/sha/sha.c:156->data/benchmarks/sha/sha.c:214]   --->   Operation 80 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i3 %lshr_ln" [data/benchmarks/sha/sha.c:156->data/benchmarks/sha/sha.c:214]   --->   Operation 81 'zext' 'zext_ln156' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%sha_info_count_hi_load_1 = load i32 %sha_info_count_hi" [data/benchmarks/sha/sha.c:156->data/benchmarks/sha/sha.c:214]   --->   Operation 82 'load' 'sha_info_count_hi_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.88ns)   --->   "%add_ln156 = add i32 %sha_info_count_hi_load_1, i32 %zext_ln156" [data/benchmarks/sha/sha.c:156->data/benchmarks/sha/sha.c:214]   --->   Operation 83 'add' 'add_ln156' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.41ns)   --->   "%store_ln156 = store i32 %add_ln156, i32 %sha_info_count_hi" [data/benchmarks/sha/sha.c:156->data/benchmarks/sha/sha.c:214]   --->   Operation 84 'store' 'store_ln156' <Predicate = true> <Delay = 0.41>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %i, i32 6, i32 31" [data/benchmarks/sha/sha.c:159->data/benchmarks/sha/sha.c:214]   --->   Operation 85 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.84ns)   --->   "%icmp_ln159 = icmp_sgt  i26 %tmp_3, i26 0" [data/benchmarks/sha/sha.c:159->data/benchmarks/sha/sha.c:214]   --->   Operation 86 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.38ns)   --->   "%br_ln159 = br void %while.body.i" [data/benchmarks/sha/sha.c:159->data/benchmarks/sha/sha.c:214]   --->   Operation 87 'br' 'br_ln159' <Predicate = true> <Delay = 0.38>

State 6 <SV = 5> <Delay = 2.22>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%count_assign_1 = phi i32 %i, void %if.end.i, i32 %add_ln164, void %local_memcpy.exit.i"   --->   Operation 88 'phi' 'count_assign_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%idx = phi i32 0, void %if.end.i, i32 %add_ln159, void %local_memcpy.exit.i" [data/benchmarks/sha/sha.c:159->data/benchmarks/sha/sha.c:214]   --->   Operation 89 'phi' 'idx' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %count_assign_1, i32 6, i32 31" [data/benchmarks/sha/sha.c:159->data/benchmarks/sha/sha.c:214]   --->   Operation 90 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.84ns)   --->   "%icmp_ln159_1 = icmp_sgt  i26 %tmp_4, i26 0" [data/benchmarks/sha/sha.c:159->data/benchmarks/sha/sha.c:214]   --->   Operation 91 'icmp' 'icmp_ln159_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159_1, void %while.end.loopexit.i, void %while.body.i.split" [data/benchmarks/sha/sha.c:159->data/benchmarks/sha/sha.c:214]   --->   Operation 92 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i32 %idx" [data/benchmarks/sha/sha.c:159->data/benchmarks/sha/sha.c:214]   --->   Operation 93 'trunc' 'trunc_ln159' <Predicate = (icmp_ln159_1)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%speclooptripcount_ln160 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 127, i64 128, i64 127" [data/benchmarks/sha/sha.c:160->data/benchmarks/sha/sha.c:214]   --->   Operation 94 'speclooptripcount' 'speclooptripcount_ln160' <Predicate = (icmp_ln159_1)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln165 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [data/benchmarks/sha/sha.c:165->data/benchmarks/sha/sha.c:214]   --->   Operation 95 'specloopname' 'specloopname_ln165' <Predicate = (icmp_ln159_1)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.38ns)   --->   "%br_ln80 = br void %while.body.i.i" [data/benchmarks/sha/sha.c:80->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 96 'br' 'br_ln80' <Predicate = (icmp_ln159_1)> <Delay = 0.38>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln159_1 = trunc i32 %i" [data/benchmarks/sha/sha.c:159->data/benchmarks/sha/sha.c:214]   --->   Operation 97 'trunc' 'trunc_ln159_1' <Predicate = (!icmp_ln159_1 & icmp_ln159)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %i, i32 6, i32 13" [data/benchmarks/sha/sha.c:159->data/benchmarks/sha/sha.c:214]   --->   Operation 98 'partselect' 'tmp_s' <Predicate = (!icmp_ln159_1 & icmp_ln159)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_s, i6 0" [data/benchmarks/sha/sha.c:159->data/benchmarks/sha/sha.c:214]   --->   Operation 99 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln159_1 & icmp_ln159)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i6 %trunc_ln159_1" [data/benchmarks/sha/sha.c:73->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 100 'zext' 'zext_ln73' <Predicate = (!icmp_ln159_1 & icmp_ln159)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.22ns)   --->   "%select_ln73 = select i1 %icmp_ln159, i32 %zext_ln73, i32 %i" [data/benchmarks/sha/sha.c:73->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 101 'select' 'select_ln73' <Predicate = (!icmp_ln159_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.34ns)   --->   "%select_ln73_1 = select i1 %icmp_ln159, i14 %and_ln, i14 0" [data/benchmarks/sha/sha.c:73->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 102 'select' 'select_ln73_1' <Predicate = (!icmp_ln159_1)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln73, i32 31" [data/benchmarks/sha/sha.c:77->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 103 'bitselect' 'tmp_5' <Predicate = (!icmp_ln159_1)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.88ns)   --->   "%sub_ln77 = sub i32 0, i32 %select_ln73" [data/benchmarks/sha/sha.c:77->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 104 'sub' 'sub_ln77' <Predicate = (!icmp_ln159_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln77, i32 2, i32 31" [data/benchmarks/sha/sha.c:77->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 105 'partselect' 'tmp_6' <Predicate = (!icmp_ln159_1)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i30 %tmp_6" [data/benchmarks/sha/sha.c:77->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 106 'zext' 'zext_ln77' <Predicate = (!icmp_ln159_1)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.86ns)   --->   "%sub_ln77_1 = sub i31 0, i31 %zext_ln77" [data/benchmarks/sha/sha.c:77->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 107 'sub' 'sub_ln77_1' <Predicate = (!icmp_ln159_1)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %select_ln73, i32 2, i32 31" [data/benchmarks/sha/sha.c:77->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 108 'partselect' 'tmp_7' <Predicate = (!icmp_ln159_1)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i30 %tmp_7" [data/benchmarks/sha/sha.c:77->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 109 'zext' 'zext_ln77_1' <Predicate = (!icmp_ln159_1)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.25ns)   --->   "%m_1 = select i1 %tmp_5, i31 %sub_ln77_1, i31 %zext_ln77_1" [data/benchmarks/sha/sha.c:77->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 110 'select' 'm_1' <Predicate = (!icmp_ln159_1)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.38ns)   --->   "%br_ln80 = br void %while.body.i25.i" [data/benchmarks/sha/sha.c:80->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 111 'br' 'br_ln80' <Predicate = (!icmp_ln159_1)> <Delay = 0.38>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%idx25 = phi i7 0, void %while.body.i.split, i7 %add_ln80, void %while.body.i.i.split" [data/benchmarks/sha/sha.c:80->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 112 'phi' 'idx25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%idx27 = phi i5 0, void %while.body.i.split, i5 %add_ln80_1, void %while.body.i.i.split" [data/benchmarks/sha/sha.c:80->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 113 'phi' 'idx27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.70ns)   --->   "%icmp_ln80 = icmp_eq  i5 %idx27, i5 16" [data/benchmarks/sha/sha.c:80->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 114 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 115 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.70ns)   --->   "%add_ln80_1 = add i5 %idx27, i5 1" [data/benchmarks/sha/sha.c:80->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 116 'add' 'add_ln80_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %while.body.i.i.split, void %local_memcpy.exit.i" [data/benchmarks/sha/sha.c:80->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 117 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i7 %idx25" [data/benchmarks/sha/sha.c:80->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 118 'zext' 'zext_ln80_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.76ns)   --->   "%add_ln74 = add i14 %zext_ln80_1, i14 %trunc_ln159" [data/benchmarks/sha/sha.c:74->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 119 'add' 'add_ln74' <Predicate = (!icmp_ln80)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.76ns)   --->   "%add_ln74_2 = add i14 %tmp_9, i14 %add_ln74" [data/benchmarks/sha/sha.c:74->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 120 'add' 'add_ln74_2' <Predicate = (!icmp_ln80)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i14 %add_ln74_2" [data/benchmarks/sha/sha.c:74->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 121 'zext' 'zext_ln74' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%p2 = getelementptr i8 %local_indata, i64 0, i64 %zext_ln74" [data/benchmarks/sha/sha.c:74->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 122 'getelementptr' 'p2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln83)   --->   "%or_ln83 = or i14 %add_ln74, i14 1" [data/benchmarks/sha/sha.c:83->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 123 'or' 'or_ln83' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln83 = add i14 %tmp_9, i14 %or_ln83" [data/benchmarks/sha/sha.c:83->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 124 'add' 'add_ln83' <Predicate = (!icmp_ln80)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i14 %add_ln83" [data/benchmarks/sha/sha.c:83->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 125 'zext' 'zext_ln83' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%p2_1 = getelementptr i8 %local_indata, i64 0, i64 %zext_ln83" [data/benchmarks/sha/sha.c:83->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 126 'getelementptr' 'p2_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_7 : Operation 127 [2/2] (1.24ns)   --->   "%p2_load = load i14 %p2" [data/benchmarks/sha/sha.c:83->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 127 'load' 'p2_load' <Predicate = (!icmp_ln80)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_7 : Operation 128 [2/2] (1.24ns)   --->   "%p2_1_load = load i14 %p2_1" [data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 128 'load' 'p2_1_load' <Predicate = (!icmp_ln80)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_7 : Operation 129 [1/1] (0.70ns)   --->   "%add_ln80 = add i7 %idx25, i7 4" [data/benchmarks/sha/sha.c:80->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 129 'add' 'add_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [2/2] (0.00ns)   --->   "%call_ln162 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:162->data/benchmarks/sha/sha.c:214]   --->   Operation 130 'call' 'call_ln162' <Predicate = (icmp_ln80)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 131 [1/1] (0.88ns)   --->   "%add_ln164 = add i32 %count_assign_1, i32 4294967232" [data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:214]   --->   Operation 131 'add' 'add_ln164' <Predicate = (icmp_ln80)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.88ns)   --->   "%add_ln159 = add i32 %idx, i32 64" [data/benchmarks/sha/sha.c:159->data/benchmarks/sha/sha.c:214]   --->   Operation 132 'add' 'add_ln159' <Predicate = (icmp_ln80)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.01>
ST_8 : Operation 133 [1/2] (1.24ns)   --->   "%p2_load = load i14 %p2" [data/benchmarks/sha/sha.c:83->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 133 'load' 'p2_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_8 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln84)   --->   "%or_ln84 = or i14 %add_ln74, i14 2" [data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 134 'or' 'or_ln84' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln84 = add i14 %tmp_9, i14 %or_ln84" [data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 135 'add' 'add_ln84' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i14 %add_ln84" [data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 136 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%p2_2 = getelementptr i8 %local_indata, i64 0, i64 %zext_ln84" [data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 137 'getelementptr' 'p2_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/2] (1.24ns)   --->   "%p2_1_load = load i14 %p2_1" [data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 138 'load' 'p2_1_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_8 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node add_ln85)   --->   "%or_ln85 = or i14 %add_ln74, i14 3" [data/benchmarks/sha/sha.c:85->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 139 'or' 'or_ln85' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln85 = add i14 %tmp_9, i14 %or_ln85" [data/benchmarks/sha/sha.c:85->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 140 'add' 'add_ln85' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i14 %add_ln85" [data/benchmarks/sha/sha.c:85->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 141 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%p2_3 = getelementptr i8 %local_indata, i64 0, i64 %zext_ln85" [data/benchmarks/sha/sha.c:85->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 142 'getelementptr' 'p2_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [2/2] (1.24ns)   --->   "%p2_2_load = load i14 %p2_2" [data/benchmarks/sha/sha.c:85->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 143 'load' 'p2_2_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_8 : Operation 144 [2/2] (1.24ns)   --->   "%p2_3_load = load i14 %p2_3" [data/benchmarks/sha/sha.c:86->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 144 'load' 'p2_3_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>

State 9 <SV = 8> <Delay = 1.94>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i5 %idx27" [data/benchmarks/sha/sha.c:80->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 145 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [data/benchmarks/sha/sha.c:89->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 146 'specloopname' 'specloopname_ln89' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%p1 = getelementptr i32 %sha_info_data, i64 0, i64 %zext_ln80" [data/benchmarks/sha/sha.c:74->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 147 'getelementptr' 'p1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/2] (1.24ns)   --->   "%p2_2_load = load i14 %p2_2" [data/benchmarks/sha/sha.c:85->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 148 'load' 'p2_2_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_9 : Operation 149 [1/2] (1.24ns)   --->   "%p2_3_load = load i14 %p2_3" [data/benchmarks/sha/sha.c:86->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 149 'load' 'p2_3_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %p2_3_load, i8 %p2_2_load, i8 %p2_1_load, i8 %p2_load" [data/benchmarks/sha/sha.c:86->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 150 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.69ns)   --->   "%store_ln87 = store i32 %tmp, i4 %p1" [data/benchmarks/sha/sha.c:87->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 151 'store' 'store_ln87' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln80 = br void %while.body.i.i" [data/benchmarks/sha/sha.c:80->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214]   --->   Operation 152 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 153 [1/2] (0.00ns)   --->   "%call_ln162 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:162->data/benchmarks/sha/sha.c:214]   --->   Operation 153 'call' 'call_ln162' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln159 = br void %while.body.i" [data/benchmarks/sha/sha.c:159->data/benchmarks/sha/sha.c:214]   --->   Operation 154 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 2.77>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%idx30 = phi i32 0, void %while.end.loopexit.i, i32 %add_ln80_2, void %while.body.i25.i.split" [data/benchmarks/sha/sha.c:80->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 155 'phi' 'idx30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%idx32 = phi i5 0, void %while.end.loopexit.i, i5 %add_ln80_3, void %while.body.i25.i.split" [data/benchmarks/sha/sha.c:80->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 156 'phi' 'idx32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln80_3 = zext i5 %idx32" [data/benchmarks/sha/sha.c:80->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 157 'zext' 'zext_ln80_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.87ns)   --->   "%icmp_ln80_1 = icmp_slt  i31 %zext_ln80_3, i31 %m_1" [data/benchmarks/sha/sha.c:80->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 158 'icmp' 'icmp_ln80_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [1/1] (0.70ns)   --->   "%add_ln80_3 = add i5 %idx32, i5 1" [data/benchmarks/sha/sha.c:80->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 159 'add' 'add_ln80_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80_1, void %sha_update.exit.loopexit, void %while.body.i25.i.split" [data/benchmarks/sha/sha.c:80->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 160 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i32 %idx30" [data/benchmarks/sha/sha.c:80->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 161 'trunc' 'trunc_ln80' <Predicate = (icmp_ln80_1)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.76ns)   --->   "%add_ln74_1 = add i14 %trunc_ln80, i14 %select_ln73_1" [data/benchmarks/sha/sha.c:74->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 162 'add' 'add_ln74_1' <Predicate = (icmp_ln80_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/1] (0.76ns)   --->   "%add_ln74_3 = add i14 %tmp_9, i14 %add_ln74_1" [data/benchmarks/sha/sha.c:74->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 163 'add' 'add_ln74_3' <Predicate = (icmp_ln80_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i14 %add_ln74_3" [data/benchmarks/sha/sha.c:74->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 164 'zext' 'zext_ln74_1' <Predicate = (icmp_ln80_1)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%p2_4 = getelementptr i8 %local_indata, i64 0, i64 %zext_ln74_1" [data/benchmarks/sha/sha.c:74->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 165 'getelementptr' 'p2_4' <Predicate = (icmp_ln80_1)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln83_1)   --->   "%or_ln83_1 = or i14 %add_ln74_1, i14 1" [data/benchmarks/sha/sha.c:83->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 166 'or' 'or_ln83_1' <Predicate = (icmp_ln80_1)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln83_1 = add i14 %tmp_9, i14 %or_ln83_1" [data/benchmarks/sha/sha.c:83->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 167 'add' 'add_ln83_1' <Predicate = (icmp_ln80_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i14 %add_ln83_1" [data/benchmarks/sha/sha.c:83->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 168 'zext' 'zext_ln83_1' <Predicate = (icmp_ln80_1)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%p2_5 = getelementptr i8 %local_indata, i64 0, i64 %zext_ln83_1" [data/benchmarks/sha/sha.c:83->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 169 'getelementptr' 'p2_5' <Predicate = (icmp_ln80_1)> <Delay = 0.00>
ST_11 : Operation 170 [2/2] (1.24ns)   --->   "%p2_4_load = load i14 %p2_4" [data/benchmarks/sha/sha.c:83->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 170 'load' 'p2_4_load' <Predicate = (icmp_ln80_1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_11 : Operation 171 [2/2] (1.24ns)   --->   "%p2_5_load = load i14 %p2_5" [data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 171 'load' 'p2_5_load' <Predicate = (icmp_ln80_1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_11 : Operation 172 [1/1] (0.88ns)   --->   "%add_ln80_2 = add i32 %idx30, i32 4" [data/benchmarks/sha/sha.c:80->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 172 'add' 'add_ln80_2' <Predicate = (icmp_ln80_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [1/1] (0.38ns)   --->   "%store_ln198 = store i2 %add_ln210, i2 %j" [data/benchmarks/sha/sha.c:198]   --->   Operation 173 'store' 'store_ln198' <Predicate = (!icmp_ln80_1)> <Delay = 0.38>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln210 = br void %for.inc21" [data/benchmarks/sha/sha.c:210]   --->   Operation 174 'br' 'br_ln210' <Predicate = (!icmp_ln80_1)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 2.01>
ST_12 : Operation 175 [1/2] (1.24ns)   --->   "%p2_4_load = load i14 %p2_4" [data/benchmarks/sha/sha.c:83->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 175 'load' 'p2_4_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_12 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_1)   --->   "%or_ln84_1 = or i14 %add_ln74_1, i14 2" [data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 176 'or' 'or_ln84_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln84_1 = add i14 %tmp_9, i14 %or_ln84_1" [data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 177 'add' 'add_ln84_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i14 %add_ln84_1" [data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 178 'zext' 'zext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%p2_6 = getelementptr i8 %local_indata, i64 0, i64 %zext_ln84_1" [data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 179 'getelementptr' 'p2_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/2] (1.24ns)   --->   "%p2_5_load = load i14 %p2_5" [data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 180 'load' 'p2_5_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_12 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln85_1)   --->   "%or_ln85_1 = or i14 %add_ln74_1, i14 3" [data/benchmarks/sha/sha.c:85->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 181 'or' 'or_ln85_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln85_1 = add i14 %tmp_9, i14 %or_ln85_1" [data/benchmarks/sha/sha.c:85->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 182 'add' 'add_ln85_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i14 %add_ln85_1" [data/benchmarks/sha/sha.c:85->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 183 'zext' 'zext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%p2_7 = getelementptr i8 %local_indata, i64 0, i64 %zext_ln85_1" [data/benchmarks/sha/sha.c:85->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 184 'getelementptr' 'p2_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [2/2] (1.24ns)   --->   "%p2_6_load = load i14 %p2_6" [data/benchmarks/sha/sha.c:85->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 185 'load' 'p2_6_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_12 : Operation 186 [2/2] (1.24ns)   --->   "%p2_7_load = load i14 %p2_7" [data/benchmarks/sha/sha.c:86->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 186 'load' 'p2_7_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>

State 13 <SV = 8> <Delay = 1.94>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln80_2 = zext i5 %idx32" [data/benchmarks/sha/sha.c:80->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 187 'zext' 'zext_ln80_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%speclooptripcount_ln81 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 16, i64 8" [data/benchmarks/sha/sha.c:81->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 188 'speclooptripcount' 'speclooptripcount_ln81' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [data/benchmarks/sha/sha.c:89->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 189 'specloopname' 'specloopname_ln89' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%p1_1 = getelementptr i32 %sha_info_data, i64 0, i64 %zext_ln80_2" [data/benchmarks/sha/sha.c:74->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 190 'getelementptr' 'p1_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [1/2] (1.24ns)   --->   "%p2_6_load = load i14 %p2_6" [data/benchmarks/sha/sha.c:85->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 191 'load' 'p2_6_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_13 : Operation 192 [1/2] (1.24ns)   --->   "%p2_7_load = load i14 %p2_7" [data/benchmarks/sha/sha.c:86->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 192 'load' 'p2_7_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %p2_7_load, i8 %p2_6_load, i8 %p2_5_load, i8 %p2_4_load" [data/benchmarks/sha/sha.c:86->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 193 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (0.69ns)   --->   "%store_ln87 = store i32 %tmp_1, i4 %p1_1" [data/benchmarks/sha/sha.c:87->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 194 'store' 'store_ln87' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln80 = br void %while.body.i25.i" [data/benchmarks/sha/sha.c:80->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214]   --->   Operation 195 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>

State 14 <SV = 4> <Delay = 3.83>
ST_14 : Operation 196 [1/1] (0.70ns)   --->   "%sub_ln58 = sub i7 55, i7 %zext_ln171" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:183->data/benchmarks/sha/sha.c:217]   --->   Operation 196 'sub' 'sub_ln58' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %sub_ln58, i32 6" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:183->data/benchmarks/sha/sha.c:217]   --->   Operation 197 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 198 [1/1] (0.70ns)   --->   "%sub_ln58_1 = sub i7 0, i7 %sub_ln58" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:183->data/benchmarks/sha/sha.c:217]   --->   Operation 198 'sub' 'sub_ln58_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln58_2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %sub_ln58_1, i32 2, i32 6" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:183->data/benchmarks/sha/sha.c:217]   --->   Operation 199 'partselect' 'trunc_ln58_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i5 %trunc_ln58_2" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:183->data/benchmarks/sha/sha.c:217]   --->   Operation 200 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i6 %sext_ln58" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:183->data/benchmarks/sha/sha.c:217]   --->   Operation 201 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (0.70ns)   --->   "%sub_ln58_2 = sub i7 0, i7 %zext_ln58" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:183->data/benchmarks/sha/sha.c:217]   --->   Operation 202 'sub' 'sub_ln58_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln58_3 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %sub_ln58, i32 2, i32 6" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:183->data/benchmarks/sha/sha.c:217]   --->   Operation 203 'partselect' 'trunc_ln58_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i5 %trunc_ln58_3" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:183->data/benchmarks/sha/sha.c:217]   --->   Operation 204 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i6 %sext_ln58_1" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:183->data/benchmarks/sha/sha.c:217]   --->   Operation 205 'zext' 'zext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 206 [1/1] (0.30ns)   --->   "%select_ln58 = select i1 %tmp_2, i7 %sub_ln58_2, i7 %zext_ln58_1" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:183->data/benchmarks/sha/sha.c:217]   --->   Operation 206 'select' 'select_ln58' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 207 [2/2] (1.40ns)   --->   "%call_ln58 = call void @sha_stream_Pipeline_local_memset_label12, i7 %select_ln58, i4 %add_ln61, i32 %sha_info_data" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:183->data/benchmarks/sha/sha.c:217]   --->   Operation 207 'call' 'call_ln58' <Predicate = true> <Delay = 1.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 5> <Delay = 0.00>
ST_15 : Operation 208 [1/2] (0.00ns)   --->   "%call_ln58 = call void @sha_stream_Pipeline_local_memset_label12, i7 %select_ln58, i4 %add_ln61, i32 %sha_info_data" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:183->data/benchmarks/sha/sha.c:217]   --->   Operation 208 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sha_final.exit"   --->   Operation 209 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 4> <Delay = 1.63>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lo_bit_count, i32 5, i32 8" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:217]   --->   Operation 210 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (0.22ns)   --->   "%m = xor i4 %trunc_ln1, i4 15" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:217]   --->   Operation 211 'xor' 'm' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 212 [2/2] (1.40ns)   --->   "%call_ln58 = call void @sha_stream_Pipeline_local_memset_label1, i4 %m, i4 %add_ln61, i32 %sha_info_data" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:217]   --->   Operation 212 'call' 'call_ln58' <Predicate = true> <Delay = 1.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 5> <Delay = 0.00>
ST_17 : Operation 213 [1/2] (0.00ns)   --->   "%call_ln58 = call void @sha_stream_Pipeline_local_memset_label1, i4 %m, i4 %add_ln61, i32 %sha_info_data" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:217]   --->   Operation 213 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 6> <Delay = 0.00>
ST_18 : Operation 214 [2/2] (0.00ns)   --->   "%call_ln180 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:180->data/benchmarks/sha/sha.c:217]   --->   Operation 214 'call' 'call_ln180' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 7> <Delay = 0.00>
ST_19 : Operation 215 [1/2] (0.00ns)   --->   "%call_ln180 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:180->data/benchmarks/sha/sha.c:217]   --->   Operation 215 'call' 'call_ln180' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 8> <Delay = 0.00>
ST_20 : Operation 216 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_local_memset_label11, i32 %sha_info_data"   --->   Operation 216 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 9> <Delay = 0.00>
ST_21 : Operation 217 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_local_memset_label11, i32 %sha_info_data"   --->   Operation 217 'call' 'call_ln0' <Predicate = (icmp_ln178)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sha_final.exit"   --->   Operation 218 'br' 'br_ln0' <Predicate = (icmp_ln178)> <Delay = 0.00>

State 22 <SV = 10> <Delay = 0.69>
ST_22 : Operation 219 [1/1] (0.69ns)   --->   "%store_ln186 = store i32 %hi_bit_count, i32 14" [data/benchmarks/sha/sha.c:186->data/benchmarks/sha/sha.c:217]   --->   Operation 219 'store' 'store_ln186' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_22 : Operation 220 [1/1] (0.69ns)   --->   "%store_ln187 = store i32 %lo_bit_count, i32 15" [data/benchmarks/sha/sha.c:187->data/benchmarks/sha/sha.c:217]   --->   Operation 220 'store' 'store_ln187' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 23 <SV = 11> <Delay = 0.00>
ST_23 : Operation 221 [2/2] (0.00ns)   --->   "%call_ln188 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:188->data/benchmarks/sha/sha.c:217]   --->   Operation 221 'call' 'call_ln188' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 12> <Delay = 0.00>
ST_24 : Operation 222 [1/2] (0.00ns)   --->   "%call_ln188 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:188->data/benchmarks/sha/sha.c:217]   --->   Operation 222 'call' 'call_ln188' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 13> <Delay = 0.00>
ST_25 : Operation 223 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_VITIS_LOOP_219_3, i32 %outdata, i32 %sha_info_digest"   --->   Operation 223 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 14> <Delay = 0.00>
ST_26 : Operation 224 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_VITIS_LOOP_219_3, i32 %outdata, i32 %sha_info_digest"   --->   Operation 224 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 225 [1/1] (0.00ns)   --->   "%ret_ln222 = ret" [data/benchmarks/sha/sha.c:222]   --->   Operation 225 'ret' 'ret_ln222' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.699ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln141', data/benchmarks/sha/sha.c:141->data/benchmarks/sha/sha.c:207) of constant 1732584193 on array 'sha_info_digest' [18]  (0.699 ns)

 <State 2>: 0.699ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln142', data/benchmarks/sha/sha.c:142->data/benchmarks/sha/sha.c:207) of constant 4023233417 on array 'sha_info_digest' [19]  (0.699 ns)

 <State 3>: 0.699ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln144', data/benchmarks/sha/sha.c:144->data/benchmarks/sha/sha.c:207) of constant 271733878 on array 'sha_info_digest' [21]  (0.699 ns)

 <State 4>: 1.412ns
The critical path consists of the following:
	'load' operation 32 bit ('lo_bit_count', data/benchmarks/sha/sha.c:172->data/benchmarks/sha/sha.c:217) on static variable 'sha_info_count_lo' [169]  (0.000 ns)
	'add' operation 7 bit ('count', data/benchmarks/sha/sha.c:176->data/benchmarks/sha/sha.c:217) [173]  (0.706 ns)
	'icmp' operation 1 bit ('icmp_ln178', data/benchmarks/sha/sha.c:178->data/benchmarks/sha/sha.c:217) [178]  (0.706 ns)

 <State 5>: 4.179ns
The critical path consists of the following:
	'load' operation 32 bit ('i', data/benchmarks/sha/sha.c:212) on array 'in_i' [39]  (0.699 ns)
	'shl' operation 32 bit ('shl_ln152', data/benchmarks/sha/sha.c:152->data/benchmarks/sha/sha.c:214) [41]  (0.000 ns)
	'add' operation 32 bit ('add_ln152', data/benchmarks/sha/sha.c:152->data/benchmarks/sha/sha.c:214) [42]  (0.880 ns)
	'icmp' operation 1 bit ('icmp_ln152', data/benchmarks/sha/sha.c:152->data/benchmarks/sha/sha.c:214) [43]  (0.880 ns)
	'store' operation 0 bit ('store_ln153', data/benchmarks/sha/sha.c:153->data/benchmarks/sha/sha.c:214) of variable 'add_ln153', data/benchmarks/sha/sha.c:153->data/benchmarks/sha/sha.c:214 on static variable 'sha_info_count_hi' [48]  (0.420 ns)
	'load' operation 32 bit ('sha_info_count_hi_load_1', data/benchmarks/sha/sha.c:156->data/benchmarks/sha/sha.c:214) on static variable 'sha_info_count_hi' [54]  (0.000 ns)
	'add' operation 32 bit ('add_ln156', data/benchmarks/sha/sha.c:156->data/benchmarks/sha/sha.c:214) [55]  (0.880 ns)
	'store' operation 0 bit ('store_ln156', data/benchmarks/sha/sha.c:156->data/benchmarks/sha/sha.c:214) of variable 'add_ln156', data/benchmarks/sha/sha.c:156->data/benchmarks/sha/sha.c:214 on static variable 'sha_info_count_hi' [56]  (0.420 ns)

 <State 6>: 2.226ns
The critical path consists of the following:
	'select' operation 32 bit ('select_ln73', data/benchmarks/sha/sha.c:73->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214) [117]  (0.227 ns)
	'sub' operation 32 bit ('sub_ln77', data/benchmarks/sha/sha.c:77->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214) [120]  (0.880 ns)
	'sub' operation 31 bit ('sub_ln77_1', data/benchmarks/sha/sha.c:77->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214) [123]  (0.868 ns)
	'select' operation 31 bit ('m', data/benchmarks/sha/sha.c:77->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214) [126]  (0.251 ns)

 <State 7>: 2.778ns
The critical path consists of the following:
	'phi' operation 7 bit ('idx25', data/benchmarks/sha/sha.c:80->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214) with incoming values : ('add_ln80', data/benchmarks/sha/sha.c:80->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214) [72]  (0.000 ns)
	'add' operation 14 bit ('add_ln74', data/benchmarks/sha/sha.c:74->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214) [83]  (0.765 ns)
	'add' operation 14 bit ('add_ln74_2', data/benchmarks/sha/sha.c:74->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214) [84]  (0.765 ns)
	'getelementptr' operation 14 bit ('p2', data/benchmarks/sha/sha.c:74->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214) [86]  (0.000 ns)
	'load' operation 8 bit ('p2_load', data/benchmarks/sha/sha.c:83->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214) on array 'local_indata' [91]  (1.248 ns)

 <State 8>: 2.013ns
The critical path consists of the following:
	'or' operation 14 bit ('or_ln84', data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214) [92]  (0.000 ns)
	'add' operation 14 bit ('add_ln84', data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214) [93]  (0.765 ns)
	'getelementptr' operation 14 bit ('p2', data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214) [95]  (0.000 ns)
	'load' operation 8 bit ('p2_2_load', data/benchmarks/sha/sha.c:85->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214) on array 'local_indata' [101]  (1.248 ns)

 <State 9>: 1.947ns
The critical path consists of the following:
	'load' operation 8 bit ('p2_2_load', data/benchmarks/sha/sha.c:85->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214) on array 'local_indata' [101]  (1.248 ns)
	'store' operation 0 bit ('store_ln87', data/benchmarks/sha/sha.c:87->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214) of variable 'tmp', data/benchmarks/sha/sha.c:86->data/benchmarks/sha/sha.c:161->data/benchmarks/sha/sha.c:214 on array 'sha_info_data' [104]  (0.699 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 2.778ns
The critical path consists of the following:
	'phi' operation 32 bit ('idx30', data/benchmarks/sha/sha.c:80->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214) with incoming values : ('add_ln80_2', data/benchmarks/sha/sha.c:80->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214) [129]  (0.000 ns)
	'add' operation 14 bit ('add_ln74_1', data/benchmarks/sha/sha.c:74->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214) [141]  (0.765 ns)
	'add' operation 14 bit ('add_ln74_3', data/benchmarks/sha/sha.c:74->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214) [142]  (0.765 ns)
	'getelementptr' operation 14 bit ('p2', data/benchmarks/sha/sha.c:74->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214) [144]  (0.000 ns)
	'load' operation 8 bit ('p2_4_load', data/benchmarks/sha/sha.c:83->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214) on array 'local_indata' [149]  (1.248 ns)

 <State 12>: 2.013ns
The critical path consists of the following:
	'or' operation 14 bit ('or_ln84_1', data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214) [150]  (0.000 ns)
	'add' operation 14 bit ('add_ln84_1', data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214) [151]  (0.765 ns)
	'getelementptr' operation 14 bit ('p2', data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214) [153]  (0.000 ns)
	'load' operation 8 bit ('p2_6_load', data/benchmarks/sha/sha.c:85->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214) on array 'local_indata' [159]  (1.248 ns)

 <State 13>: 1.947ns
The critical path consists of the following:
	'load' operation 8 bit ('p2_6_load', data/benchmarks/sha/sha.c:85->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214) on array 'local_indata' [159]  (1.248 ns)
	'store' operation 0 bit ('store_ln87', data/benchmarks/sha/sha.c:87->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214) of variable 'tmp', data/benchmarks/sha/sha.c:86->data/benchmarks/sha/sha.c:166->data/benchmarks/sha/sha.c:214 on array 'sha_info_data' [162]  (0.699 ns)

 <State 14>: 3.833ns
The critical path consists of the following:
	'sub' operation 7 bit ('sub_ln58', data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:183->data/benchmarks/sha/sha.c:217) [182]  (0.706 ns)
	'sub' operation 7 bit ('sub_ln58_1', data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:183->data/benchmarks/sha/sha.c:217) [184]  (0.706 ns)
	'sub' operation 7 bit ('sub_ln58_2', data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:183->data/benchmarks/sha/sha.c:217) [188]  (0.706 ns)
	'select' operation 7 bit ('select_ln58', data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:183->data/benchmarks/sha/sha.c:217) [192]  (0.308 ns)
	'call' operation 0 bit ('call_ln58', data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:183->data/benchmarks/sha/sha.c:217) to 'sha_stream_Pipeline_local_memset_label12' [193]  (1.407 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 1.635ns
The critical path consists of the following:
	'xor' operation 4 bit ('m', data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:217) [197]  (0.228 ns)
	'call' operation 0 bit ('call_ln58', data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:217) to 'sha_stream_Pipeline_local_memset_label1' [198]  (1.407 ns)

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.699ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln186', data/benchmarks/sha/sha.c:186->data/benchmarks/sha/sha.c:217) of variable 'hi_bit_count', data/benchmarks/sha/sha.c:173->data/benchmarks/sha/sha.c:217 on array 'sha_info_data' [203]  (0.699 ns)

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
