/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  wire [15:0] _03_;
  wire [13:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [18:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [25:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [6:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  reg [33:0] celloutsig_1_2z;
  reg [13:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_44z = _00_ ? celloutsig_0_5z[2] : celloutsig_0_11z;
  assign celloutsig_0_30z = in_data[13] ? celloutsig_0_28z : celloutsig_0_21z;
  assign celloutsig_0_42z = ~(celloutsig_0_26z[4] & celloutsig_0_26z[1]);
  assign celloutsig_0_28z = ~(celloutsig_0_19z[9] & celloutsig_0_11z);
  assign celloutsig_0_12z = ~(celloutsig_0_4z | celloutsig_0_10z[0]);
  assign celloutsig_0_24z = ~(celloutsig_0_15z | celloutsig_0_20z);
  assign celloutsig_0_4z = ~((celloutsig_0_3z | celloutsig_0_2z) & celloutsig_0_2z);
  assign celloutsig_1_9z = ~((celloutsig_1_2z[6] | celloutsig_1_0z) & celloutsig_1_4z[8]);
  assign celloutsig_0_6z = ~((in_data[34] | celloutsig_0_4z) & celloutsig_0_3z);
  assign celloutsig_1_19z = celloutsig_1_12z | celloutsig_1_0z;
  assign celloutsig_0_16z = in_data[87] | celloutsig_0_3z;
  reg [4:0] _15_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 5'h00;
    else _15_ <= { celloutsig_0_10z[2], celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_1z };
  assign { _02_[4:2], _01_, _02_[0] } = _15_;
  reg [15:0] _16_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _16_ <= 16'h0000;
    else _16_ <= { celloutsig_0_5z[5:1], celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_5z };
  assign { _03_[15:7], _00_, _03_[5:0] } = _16_;
  assign celloutsig_0_45z = { celloutsig_0_44z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_6z } / { 1'h1, celloutsig_0_23z[12:11], celloutsig_0_30z, celloutsig_0_43z, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_1_8z = { celloutsig_1_2z[23:16], celloutsig_1_0z } / { 1'h1, celloutsig_1_2z[12:5] };
  assign celloutsig_0_32z = { celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_26z, celloutsig_0_14z } == { _02_[2], celloutsig_0_22z, celloutsig_0_30z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_22z };
  assign celloutsig_1_0z = in_data[170:168] == in_data[123:121];
  assign celloutsig_0_9z = celloutsig_0_5z[5:1] == in_data[43:39];
  assign celloutsig_0_15z = { in_data[46:17], celloutsig_0_9z } == { celloutsig_0_0z[11:3], celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_14z };
  assign celloutsig_0_17z = celloutsig_0_0z[8:4] == { _02_[4:2], celloutsig_0_15z, celloutsig_0_9z };
  assign celloutsig_0_7z = { celloutsig_0_5z[2:0], celloutsig_0_3z } === celloutsig_0_0z[4:1];
  assign celloutsig_0_20z = { _02_[4], celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_16z } === { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_14z, _02_[4:2], _01_, _02_[0] };
  assign celloutsig_0_2z = in_data[44:30] === in_data[94:80];
  assign celloutsig_1_5z = celloutsig_1_3z[4:2] >= { celloutsig_1_1z[2], 2'h0 };
  assign celloutsig_1_13z = { celloutsig_1_8z[6:4], celloutsig_1_5z, celloutsig_1_9z } >= { in_data[133:130], celloutsig_1_11z };
  assign celloutsig_0_14z = celloutsig_0_0z[11:3] >= { celloutsig_0_10z[3:0], celloutsig_0_10z };
  assign celloutsig_1_12z = { celloutsig_1_1z[4:2], 1'h0 } > { celloutsig_1_7z[6:4], celloutsig_1_5z };
  assign celloutsig_0_1z = { celloutsig_0_0z[6:0], celloutsig_0_0z } > in_data[21:1];
  assign celloutsig_0_23z = { celloutsig_0_0z[11:2], celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_0z } * { celloutsig_0_19z[15:13], celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_11z = { celloutsig_0_1z, celloutsig_0_5z } != { celloutsig_0_10z[4:2], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_10z = - { in_data[14:12], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_7z = ~ celloutsig_1_3z[13:6];
  assign celloutsig_1_11z = | in_data[136:134];
  assign celloutsig_0_18z = | { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z, in_data[77] };
  assign celloutsig_0_22z = | { celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_21z = ^ { celloutsig_0_5z[5:1], celloutsig_0_14z };
  assign celloutsig_0_0z = in_data[94:81] >> in_data[53:40];
  assign celloutsig_1_4z = celloutsig_1_2z[18:10] >> celloutsig_1_3z[10:2];
  assign celloutsig_1_18z = { celloutsig_1_4z[8:2], celloutsig_1_13z } >> celloutsig_1_3z[9:2];
  assign celloutsig_0_19z = { celloutsig_0_0z[12:0], celloutsig_0_5z } << { in_data[63:48], celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z } >> { in_data[63:59], celloutsig_0_1z };
  assign celloutsig_0_26z = { in_data[79:76], celloutsig_0_14z } >> { in_data[70:67], celloutsig_0_8z };
  assign celloutsig_0_3z = ~((celloutsig_0_2z & celloutsig_0_0z[8]) | celloutsig_0_0z[9]);
  assign celloutsig_0_43z = ~((celloutsig_0_22z & celloutsig_0_32z) | celloutsig_0_42z);
  assign celloutsig_0_8z = ~((celloutsig_0_0z[12] & celloutsig_0_5z[5]) | celloutsig_0_7z);
  always_latch
    if (!clkin_data[96]) celloutsig_1_2z = 34'h000000000;
    else if (clkin_data[192]) celloutsig_1_2z = { in_data[188:156], celloutsig_1_0z };
  always_latch
    if (clkin_data[128]) celloutsig_1_3z = 14'h0000;
    else if (clkin_data[160]) celloutsig_1_3z = { celloutsig_1_2z[33:21], celloutsig_1_0z };
  assign { celloutsig_1_1z[3:2], celloutsig_1_1z[4] } = { celloutsig_1_0z, celloutsig_1_0z, in_data[173] } ^ { in_data[166:165], in_data[167] };
  assign _02_[1] = _01_;
  assign _03_[6] = _00_;
  assign celloutsig_1_1z[1:0] = 2'h0;
  assign { out_data[135:128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
