Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 06:25:10 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc3_0/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.180        0.000                      0                  940       -0.034       -0.262                     18                  940        1.725        0.000                       0                   941  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock        0.180        0.000                      0                  940       -0.034       -0.262                     18                  940        1.725        0.000                       0                   941  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
Hold  :           18  Failing Endpoints,  Worst Slack       -0.034ns,  Total Violation       -0.262ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 genblk1[27].reg_in/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 1.847ns (50.136%)  route 1.837ns (49.864%))
  Logic Levels:           19  (CARRY8=11 LUT2=6 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 5.698 - 4.000 ) 
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.238ns (routing 0.210ns, distribution 1.028ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.190ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=940, estimated)      1.238     2.199    genblk1[27].reg_in/CLK
    SLICE_X122Y489       FDRE                                         r  genblk1[27].reg_in/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y489       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.278 r  genblk1[27].reg_in/reg_out_reg[3]/Q
                         net (fo=11, estimated)       0.130     2.408    conv/mul16/O28[3]
    SLICE_X122Y489       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     2.506 r  conv/mul16/reg_out[15]_i_168/O
                         net (fo=2, estimated)        0.100     2.606    conv/mul16/reg_out[15]_i_168_n_0
    SLICE_X123Y489       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.729 r  conv/mul16/reg_out[15]_i_172/O
                         net (fo=1, routed)           0.022     2.751    conv/mul16/reg_out[15]_i_172_n_0
    SLICE_X123Y489       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.131     2.882 r  conv/mul16/reg_out_reg[15]_i_77/O[6]
                         net (fo=2, estimated)        0.224     3.106    conv/add000055/z[6]
    SLICE_X122Y490       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.142 r  conv/add000055/reg_out[15]_i_78/O
                         net (fo=1, routed)           0.010     3.152    conv/add000055/reg_out[15]_i_78_n_0
    SLICE_X122Y490       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.267 r  conv/add000055/reg_out_reg[15]_i_39/CO[7]
                         net (fo=1, estimated)        0.026     3.293    conv/add000055/reg_out_reg[15]_i_39_n_0
    SLICE_X122Y491       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.369 r  conv/add000055/reg_out_reg[15]_i_58/O[1]
                         net (fo=2, estimated)        0.315     3.684    conv/add000055/reg_out_reg[15]_i_58_n_14
    SLICE_X120Y491       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.720 r  conv/add000055/reg_out[15]_i_59/O
                         net (fo=1, routed)           0.010     3.730    conv/add000055/reg_out[15]_i_59_n_0
    SLICE_X120Y491       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.845 r  conv/add000055/reg_out_reg[15]_i_37/CO[7]
                         net (fo=1, estimated)        0.026     3.871    conv/add000055/reg_out_reg[15]_i_37_n_0
    SLICE_X120Y492       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.927 r  conv/add000055/reg_out_reg[21]_i_138/O[0]
                         net (fo=2, estimated)        0.170     4.097    conv/add000055/reg_out_reg[21]_i_138_n_15
    SLICE_X119Y493       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     4.134 r  conv/add000055/reg_out[21]_i_157/O
                         net (fo=1, routed)           0.025     4.159    conv/add000055/reg_out[21]_i_157_n_0
    SLICE_X119Y493       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     4.343 r  conv/add000055/reg_out_reg[21]_i_86/O[5]
                         net (fo=2, estimated)        0.232     4.575    conv/add000055/reg_out_reg[21]_i_86_n_10
    SLICE_X118Y493       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     4.624 r  conv/add000055/reg_out[21]_i_89/O
                         net (fo=1, routed)           0.011     4.635    conv/add000055/reg_out[21]_i_89_n_0
    SLICE_X118Y493       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.790 r  conv/add000055/reg_out_reg[21]_i_46/CO[7]
                         net (fo=1, estimated)        0.026     4.816    conv/add000055/reg_out_reg[21]_i_46_n_0
    SLICE_X118Y494       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.872 r  conv/add000055/reg_out_reg[21]_i_36/O[0]
                         net (fo=1, estimated)        0.171     5.043    conv/add000055/reg_out_reg[21]_i_36_n_15
    SLICE_X117Y493       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     5.082 r  conv/add000055/reg_out[21]_i_15/O
                         net (fo=1, routed)           0.015     5.097    conv/add000055/reg_out[21]_i_15_n_0
    SLICE_X117Y493       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.214 r  conv/add000055/reg_out_reg[21]_i_3/CO[7]
                         net (fo=1, estimated)        0.026     5.240    conv/add000055/reg_out_reg[21]_i_3_n_0
    SLICE_X117Y494       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.296 r  conv/add000055/reg_out_reg[21]_i_2/O[0]
                         net (fo=2, estimated)        0.257     5.553    conv/add000055/reg_out_reg[21]_i_2_n_15
    SLICE_X116Y499       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     5.605 r  conv/add000055/reg_out[21]_i_7/O
                         net (fo=1, routed)           0.016     5.621    conv/add000055/reg_out[21]_i_7_n_0
    SLICE_X116Y499       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     5.858 r  conv/add000055/reg_out_reg[21]_i_1/O[5]
                         net (fo=1, routed)           0.025     5.883    reg_out/D[20]
    SLICE_X116Y499       FDRE                                         r  reg_out/reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=940, estimated)      1.028     5.698    reg_out/CLK
    SLICE_X116Y499       FDRE                                         r  reg_out/reg_out_reg[21]/C
                         clock pessimism              0.376     6.074    
                         clock uncertainty           -0.035     6.038    
    SLICE_X116Y499       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     6.063    reg_out/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                          6.063    
                         arrival time                          -5.883    
  -------------------------------------------------------------------
                         slack                                  0.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.034ns  (arrival time - required time)
  Source:                 demux/genblk1[11].z_reg[11][4]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[11].reg_in/reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.061ns (44.526%)  route 0.076ns (55.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Net Delay (Source):      1.035ns (routing 0.190ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.210ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=940, estimated)      1.035     1.705    demux/CLK
    SLICE_X115Y479       FDRE                                         r  demux/genblk1[11].z_reg[11][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y479       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.766 r  demux/genblk1[11].z_reg[11][4]/Q
                         net (fo=1, estimated)        0.076     1.842    genblk1[11].reg_in/D[4]
    SLICE_X116Y479       FDRE                                         r  genblk1[11].reg_in/reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=940, estimated)      1.230     2.191    genblk1[11].reg_in/CLK
    SLICE_X116Y479       FDRE                                         r  genblk1[11].reg_in/reg_out_reg[4]/C
                         clock pessimism             -0.377     1.814    
    SLICE_X116Y479       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.876    genblk1[11].reg_in/reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                 -0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X120Y494  demux/genblk1[33].z_reg[33][2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X120Y494  demux/genblk1[33].z_reg[33][0]/C



