INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Thies/xillinx/BScThesis/BScThesis.srcs/sim_1/new/SDES/tb_sdes_initial_permutation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_SDES_initial_permutation'
