----------------------------------------------------------------------
State after executing cycle: 0

IF.nop: 0
IF.PC: 4

ID.nop: 0
ID.Instr: 00000000000000000000000010000011

EX.nop: 1
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0

MEM.nop: 1
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: 1
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0

----------------------------------------------------------------------
State after executing cycle: 1

IF.nop: 0
IF.PC: 8

ID.nop: 0
ID.Instr: 00000000010000000000000100000011

EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 1
EX.is_I_type: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.alu_op: 00
EX.wrt_enable: 1

MEM.nop: 1
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: 1
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0

----------------------------------------------------------------------
State after executing cycle: 2

IF.nop: 0
IF.PC: 12

ID.nop: 0
ID.Instr: 00000000001000001000000110110011

EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 0
EX.Rt: 4
EX.Wrt_reg_addr: 2
EX.is_I_type: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.alu_op: 00
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 1
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 1
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0

----------------------------------------------------------------------
State after executing cycle: 3

IF.nop: 1
IF.PC: 12

ID.nop: 1
ID.Instr: 00000000001100000010010000100011

EX.nop: 1
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 1
EX.Rt: 2
EX.Wrt_reg_addr: 3
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 00
EX.wrt_enable: 1

MEM.nop: 0
MEM.ALUresult: 4
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 4
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 1431655765
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 1
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 4

IF.nop: 0
IF.PC: 16

ID.nop: 0
ID.Instr: 00000000001100000010010000100011

EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 1
EX.Rt: 2
EX.Wrt_reg_addr: 3
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 00
EX.wrt_enable: 1

MEM.nop: 1
MEM.ALUresult: 4
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 4
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 0
WB.Wrt_data: 858993459
WB.Rs: 0
WB.Rt: 4
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 5

IF.nop: 1
IF.PC: 16

ID.nop: 1
ID.Instr: 11111111111111111111111111111111

EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 8
EX.Rs: 0
EX.Rt: 3
EX.Wrt_reg_addr: 8
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 1
EX.alu_op: 00
EX.wrt_enable: 0

MEM.nop: 0
MEM.ALUresult: 2290649224
MEM.Store_data: 0
MEM.Rs: 1
MEM.Rt: 2
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1

WB.nop: 1
WB.Wrt_data: 858993459
WB.Rs: 0
WB.Rt: 4
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 6

IF.nop: 1
IF.PC: 16

ID.nop: 1
ID.Instr: 11111111111111111111111111111111

EX.nop: 1
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 8
EX.Rs: 0
EX.Rt: 3
EX.Wrt_reg_addr: 8
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 1
EX.alu_op: 00
EX.wrt_enable: 0

MEM.nop: 0
MEM.ALUresult: 8
MEM.Store_data: 2290649224
MEM.Rs: 0
MEM.Rt: 3
MEM.Wrt_reg_addr: 8
MEM.rd_mem: 0
MEM.wrt_mem: 1
MEM.wrt_enable: 0

WB.nop: 0
WB.Wrt_data: 2290649224
WB.Rs: 1
WB.Rt: 2
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1

----------------------------------------------------------------------
State after executing cycle: 7

IF.nop: 1
IF.PC: 16

ID.nop: 1
ID.Instr: 11111111111111111111111111111111

EX.nop: 1
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 8
EX.Rs: 0
EX.Rt: 3
EX.Wrt_reg_addr: 8
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 1
EX.alu_op: 00
EX.wrt_enable: 0

MEM.nop: 1
MEM.ALUresult: 8
MEM.Store_data: 2290649224
MEM.Rs: 0
MEM.Rt: 3
MEM.Wrt_reg_addr: 8
MEM.rd_mem: 0
MEM.wrt_mem: 1
MEM.wrt_enable: 0

WB.nop: 0
WB.Wrt_data: 8
WB.Rs: 0
WB.Rt: 3
WB.Wrt_reg_addr: 8
WB.wrt_enable: 0

----------------------------------------------------------------------
State after executing cycle: 8

IF.nop: 1
IF.PC: 16

ID.nop: 1
ID.Instr: 11111111111111111111111111111111

EX.nop: 1
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 8
EX.Rs: 0
EX.Rt: 3
EX.Wrt_reg_addr: 8
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 1
EX.alu_op: 00
EX.wrt_enable: 0

MEM.nop: 1
MEM.ALUresult: 8
MEM.Store_data: 2290649224
MEM.Rs: 0
MEM.Rt: 3
MEM.Wrt_reg_addr: 8
MEM.rd_mem: 0
MEM.wrt_mem: 1
MEM.wrt_enable: 0

WB.nop: 1
WB.Wrt_data: 8
WB.Rs: 0
WB.Rt: 3
WB.Wrt_reg_addr: 8
WB.wrt_enable: 0

----------------------------------------------------------------------
State after executing cycle: 9

IF.nop: 1
IF.PC: 16

ID.nop: 1
ID.Instr: 11111111111111111111111111111111

EX.nop: 1
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 8
EX.Rs: 0
EX.Rt: 3
EX.Wrt_reg_addr: 8
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 1
EX.alu_op: 00
EX.wrt_enable: 0

MEM.nop: 1
MEM.ALUresult: 8
MEM.Store_data: 2290649224
MEM.Rs: 0
MEM.Rt: 3
MEM.Wrt_reg_addr: 8
MEM.rd_mem: 0
MEM.wrt_mem: 1
MEM.wrt_enable: 0

WB.nop: 1
WB.Wrt_data: 8
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0

