#ifndef BCM56990_A0_ENUM_H
#define BCM56990_A0_ENUM_H
/*******************************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 * Tool: INTERNAL/regs/xgs/generate-chip.pl
 *
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * Enum definitions for the BCM56990_A0.
 */

#define ADAPT_RAM_CONTROLr 0
#define ADAPT_SER_CONTROLr 1
#define ALLOWED_PORT_BITMAP_PROFILEm 2
#define ALPM_FLEX_CTR_CONTROLr 3
#define ALT_TTL_FNm 4
#define AM_TABLEm 5
#define AVS_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr 6
#define AVS_CEN_ROSC_STATUSr 7
#define AVS_CLEAR_PMB_ERROR_STATUSr 8
#define AVS_HW_MNTR_AC_DCN_CEN_ROSC_0r 9
#define AVS_HW_MNTR_AC_PATGEN_HI_LO_DURr 10
#define AVS_HW_MNTR_ADC_SETTLING_TIMEr 11
#define AVS_HW_MNTR_AVS_INTR_FLAGSr 12
#define AVS_HW_MNTR_AVS_INTR_FLAGS_CLEARr 13
#define AVS_HW_MNTR_AVS_REGISTERS_LOCKSr 14
#define AVS_HW_MNTR_AVS_SPAREr 15
#define AVS_HW_MNTR_AVS_SPARE_0r 16
#define AVS_HW_MNTR_AVS_SPARE_1r 17
#define AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r 18
#define AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr 19
#define AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r 20
#define AVS_HW_MNTR_INTR_POW_WDOG_ENr 21
#define AVS_HW_MNTR_INTR_POW_WDOG_EN_1r 22
#define AVS_HW_MNTR_INTR_POW_WDOG_EN_2r 23
#define AVS_HW_MNTR_INTR_POW_WDOG_EN_3r 24
#define AVS_HW_MNTR_INTR_SW_MEASUREMENT_DONE_ENr 25
#define AVS_HW_MNTR_LAST_MEASURED_SENSORr 26
#define AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r 27
#define AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr 28
#define AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr 29
#define AVS_HW_MNTR_ROSC_COUNTING_MODEr 30
#define AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr 31
#define AVS_HW_MNTR_SEQUENCER_INITr 32
#define AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r 33
#define AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr 34
#define AVS_HW_MNTR_SW_CONTROLSr 35
#define AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr 36
#define AVS_HW_MNTR_TEMPERATURE_RESET_ENABLEr 37
#define AVS_HW_MNTR_TEMPERATURE_THRESHOLDr 38
#define AVS_MISC_CONTROL_0r 39
#define AVS_MISC_CONTROL_1r 40
#define AVS_MISC_CONTROL_2r 41
#define AVS_MISC_CONTROL_3r 42
#define AVS_MISC_STATUSr 43
#define AVS_MISC_STATUS_0r 44
#define AVS_MISC_STATUS_1r 45
#define AVS_PMB_ERROR_STATUSr 46
#define AVS_PMB_SLAVE_AVS_PWD_ACC_CONTROLr 47
#define AVS_PMB_SLAVE_AVS_PWD_CONTROLr 48
#define AVS_PMB_SLAVE_AVS_ROSC_LVT11_THRESHOLDr 49
#define AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_CONTROLr 50
#define AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_COUNTr 51
#define AVS_PMB_SLAVE_AVS_ROSC_LVT8_THRESHOLDr 52
#define AVS_PMB_SLAVE_AVS_ROSC_MISC_CONTROLr 53
#define AVS_PMB_SLAVE_AVS_ROSC_SVT11_THRESHOLDr 54
#define AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_CONTROLr 55
#define AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_COUNTr 56
#define AVS_PMB_SLAVE_AVS_ROSC_SVT8_THRESHOLDr 57
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT11_THRESHOLDr 58
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT8_THRESHOLDr 59
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_CONTROLr 60
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_COUNTr 61
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROLr 62
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_0r 63
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_1r 64
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_2r 65
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_3r 66
#define AVS_PMB_TIMEOUTr 67
#define AVS_PVT_LOCAL_DIODE_SENSOR_STATUSr 68
#define AVS_PVT_MAIN_THERMAL_SENSOR_STATUSr 69
#define AVS_PVT_MNTR_CONFIG_DAC_CODEr 70
#define AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr 71
#define AVS_PVT_MNTR_CONFIG_MAX_DAC_CODEr 72
#define AVS_PVT_MNTR_CONFIG_MIN_DAC_CODEr 73
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr 74
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr 75
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr 76
#define AVS_PVT_PAD_ADC_STATUSr 77
#define AVS_PVT_PAD_DAC_STATUSr 78
#define AVS_PVT_REMOTE_0_SENSOR_STATUSr 79
#define AVS_PVT_REMOTE_1_SENSOR_STATUSr 80
#define AVS_PVT_REMOTE_2_SENSOR_STATUSr 81
#define AVS_PVT_REMOTE_3_SENSOR_STATUSr 82
#define AVS_PVT_REMOTE_4_SENSOR_STATUSr 83
#define AVS_PVT_REMOTE_5_SENSOR_STATUSr 84
#define AVS_PVT_REMOTE_6_SENSOR_STATUSr 85
#define AVS_PVT_REMOTE_7_SENSOR_STATUSr 86
#define AVS_PVT_REMOTE_SENSOR_STATUSr 87
#define AVS_PVT_VMON_1P8V_STATUSr 88
#define AVS_PVT_VMON_1V_0_STATUSr 89
#define AVS_PVT_VMON_1V_1_STATUSr 90
#define AVS_PVT_VMON_1V_2_STATUSr 91
#define AVS_PVT_VMON_1V_3_STATUSr 92
#define AVS_PVT_VMON_1V_4_STATUSr 93
#define AVS_PVT_VMON_1V_5_STATUSr 94
#define AVS_PVT_VMON_1V_STATUSr 95
#define AVS_PVT_VMON_3P3V_STATUSr 96
#define AVS_ROSC_CEN_ROSC_THRESHOLD1_EN_0r 97
#define AVS_ROSC_CEN_ROSC_THRESHOLD2_EN_0r 98
#define AVS_ROSC_INTR_STATUS_THRESHOLD1_FAULTY_SENSORr 99
#define AVS_ROSC_INTR_STATUS_THRESHOLD2_FAULTY_SENSORr 100
#define AVS_ROSC_THRESHOLD1_CEN_ROSCr 101
#define AVS_ROSC_THRESHOLD1_DIRECTIONr 102
#define AVS_ROSC_THRESHOLD2_CEN_ROSCr 103
#define AVS_ROSC_THRESHOLD2_DIRECTIONr 104
#define AVS_TMON_ENABLE_OVER_TEMPERATURE_RESETr 105
#define AVS_TMON_ENABLE_TEMPERATURE_INTR_SOURCESr 106
#define AVS_TMON_SPARE_0r 107
#define AVS_TMON_TEMPERATURE_INTR_IDLE_TIMEr 108
#define AVS_TMON_TEMPERATURE_INTR_TEMPERATUREr 109
#define AVS_TMON_TEMPERATURE_INTR_THRESHOLDSr 110
#define AVS_TMON_TEMPERATURE_MEASUREMENT_STATUSr 111
#define AVS_TMON_TEMPERATURE_RESET_THRESHOLDr 112
#define AVS_TMON_TP_TMON_TEST_ENABLEr 113
#define AVS_TOP_CTRL_AVS_CONVERGENCE_STATUSr 114
#define AVS_TOP_CTRL_AVS_STATUS_INr 115
#define AVS_TOP_CTRL_AVS_STATUS_OUTr 116
#define AVS_TOP_CTRL_MEMORY_ASSISTr 117
#define AVS_TOP_CTRL_MEMORY_ASSIST_STATUSr 118
#define AVS_TOP_CTRL_MEMORY_STANDBY_DIAG_DECr 119
#define AVS_TOP_CTRL_OTP_AVS_INFOr 120
#define AVS_TOP_CTRL_OTP_STATUSr 121
#define AVS_TOP_CTRL_PVT_MNTR1_DAC_CODEr 122
#define AVS_TOP_CTRL_PVT_MNTR2_DAC_CODEr 123
#define AVS_TOP_CTRL_PVT_MNTR3_DAC_CODEr 124
#define AVS_TOP_CTRL_PVT_MNTR4_DAC_CODEr 125
#define AVS_TOP_CTRL_PVT_MNTR5_DAC_CODEr 126
#define AVS_TOP_CTRL_PVT_MNTR_DAC_CODEr 127
#define AVS_TOP_CTRL_REVIDr 128
#define AVS_TOP_CTRL_RMON_HZr 129
#define AVS_TOP_CTRL_RMON_RAWR_EXTr 130
#define AVS_TOP_CTRL_RMON_RAWR_INT_HZr 131
#define AVS_TOP_CTRL_RMON_RAWR_INT_VTr 132
#define AVS_TOP_CTRL_RMON_VTr 133
#define AVS_TOP_CTRL_S2_STANDBY_STATUSr 134
#define AVS_TOP_CTRL_SPARE_HIGHr 135
#define AVS_TOP_CTRL_SPARE_LOWr 136
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DIAG_DECr 137
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DIAG_DECr 138
#define AVS_TOP_CTRL_START_AVS_CPUr 139
#define AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr 140
#define AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr 141
#define AVS_TOP_CTRL_VTRAP_STATUSr 142
#define AVS_TOP_CTRL_VTRAP_STATUS_CLEARr 143
#define BCAST_BLOCK_MASKm 144
#define BFD_RX_ACH_TYPE_CONTROL0r 145
#define BFD_RX_ACH_TYPE_CONTROL1r 146
#define BFD_RX_ACH_TYPE_MPLSTP1_32r 147
#define BFD_RX_ACH_TYPE_MPLSTPr 148
#define BFD_RX_UDP_CONTROLr 149
#define BFD_RX_UDP_CONTROL_1r 150
#define CDMAC_CLOCK_CTRLr 151
#define CDMAC_CTRLr 152
#define CDMAC_ECC_CTRLr 153
#define CDMAC_ECC_STATUSr 154
#define CDMAC_FIFO_STATUSr 155
#define CDMAC_INTR_ENABLEr 156
#define CDMAC_INTR_STATUSr 157
#define CDMAC_LAG_FAILOVER_STATUSr 158
#define CDMAC_LINK_INTR_CTRLr 159
#define CDMAC_LINK_INTR_STATUSr 160
#define CDMAC_MEM_CTRLr 161
#define CDMAC_MIB_COUNTER_CTRLr 162
#define CDMAC_MIB_COUNTER_MODEr 163
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR0r 164
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR1r 165
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR2r 166
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR3r 167
#define CDMAC_MODEr 168
#define CDMAC_PAUSE_CTRLr 169
#define CDMAC_PFC_CTRLr 170
#define CDMAC_PFC_DAr 171
#define CDMAC_PFC_OPCODEr 172
#define CDMAC_PFC_TYPEr 173
#define CDMAC_RSV_MASKr 174
#define CDMAC_RX_CTRLr 175
#define CDMAC_RX_LSS_CTRLr 176
#define CDMAC_RX_LSS_STATUSr 177
#define CDMAC_RX_MAC_SAr 178
#define CDMAC_RX_MAX_SIZEr 179
#define CDMAC_RX_VLAN_TAGr 180
#define CDMAC_SPAREr 181
#define CDMAC_TXFIFO_STATUSr 182
#define CDMAC_TX_CTRLr 183
#define CDMAC_TX_MAC_SAr 184
#define CDMAC_VERSION_IDr 185
#define CDMIB_MEMm 186
#define CDPORT_FAULT_LINK_STATUSr 187
#define CDPORT_FLOW_CONTROL_CONFIGr 188
#define CDPORT_GENERAL_SPARE0_REGr 189
#define CDPORT_GENERAL_SPARE1_REGr 190
#define CDPORT_GENERAL_SPARE2_REGr 191
#define CDPORT_GENERAL_SPARE3_REGr 192
#define CDPORT_INTR_MASKr 193
#define CDPORT_INTR_STATUSr 194
#define CDPORT_LAG_FAILOVER_CONFIGr 195
#define CDPORT_LED_CONTROLr 196
#define CDPORT_MAC_CONTROLr 197
#define CDPORT_MODE_REGr 198
#define CDPORT_PM_VERSION_IDr 199
#define CDPORT_PORT_INTR_ENABLEr 200
#define CDPORT_PORT_INTR_STATUSr 201
#define CDPORT_PORT_STATUSr 202
#define CDPORT_SBUS_CONTROLr 203
#define CDPORT_SPARE0_REGr 204
#define CDPORT_SPARE1_REGr 205
#define CDPORT_SPARE2_REGr 206
#define CDPORT_SPARE3_REGr 207
#define CDPORT_SW_FLOW_CONTROLr 208
#define CDPORT_TSC_CLOCK_CONTROLr 209
#define CDPORT_TSC_MEM_CTRLr 210
#define CDPORT_TSC_PLL_LOCK_STATUSr 211
#define CDPORT_TSC_UCMEM_DATAm 212
#define CDPORT_XGXS0_CTRL_REGr 213
#define CDPORT_XGXS0_LN0_STATUS_REGr 214
#define CDPORT_XGXS0_LN1_STATUS_REGr 215
#define CDPORT_XGXS0_LN2_STATUS_REGr 216
#define CDPORT_XGXS0_LN3_STATUS_REGr 217
#define CDPORT_XGXS0_STATUS_REGr 218
#define CENTRAL_CTR_EVICTION_CONTROLr 219
#define CENTRAL_CTR_EVICTION_COUNTER_FLAGr 220
#define CENTRAL_CTR_EVICTION_FIFOm 221
#define CENTRAL_CTR_EVICTION_FIFO_PARITY_CONTROLr 222
#define CENTRAL_CTR_EVICTION_FIFO_PARITY_ERRORr 223
#define CENTRAL_CTR_EVICTION_FIFO_RAM_CONTROLr 224
#define CENTRAL_CTR_EVICTION_FIFO_STATUSr 225
#define CENTRAL_CTR_EVICTION_INTR_ENABLEr 226
#define CENTRAL_CTR_EVICTION_INTR_STATUSr 227
#define COS_MAP_SELm 228
#define CPU_CONTROL_0r 229
#define CPU_CONTROL_1r 230
#define CPU_CONTROL_Mr 231
#define CPU_COS_MAPm 232
#define CPU_COS_MAP_CAM_BIST_CONFIG_1_64r 233
#define CPU_COS_MAP_CAM_BIST_CONFIG_64r 234
#define CPU_COS_MAP_CAM_BIST_STATUSr 235
#define CPU_COS_MAP_CAM_CONTROLr 236
#define CPU_COS_MAP_DATA_ONLYm 237
#define CPU_COS_MAP_ONLYm 238
#define CPU_HI_RQE_Q_NUMr 239
#define CPU_LO_RQE_Q_NUMr 240
#define CPU_MASQUERADE_COUNTER_DEST_TYPEr 241
#define CPU_PBMm 242
#define CPU_PKT_PROFILE_1r 243
#define CPU_PKT_PROFILE_2r 244
#define CPU_PKT_PROFILE_3r 245
#define CPU_TS_MAPm 246
#define DCN_ELIGIBILITY_IP_PROTOm 247
#define DCN_ELIGIBILITY_IP_TOSm 248
#define DCN_PROFILEm 249
#define DLB_ECMP_CURRENT_TIMEr 250
#define DLB_ECMP_EEM_CONFIGURATIONm 251
#define DLB_ECMP_ETHERTYPE_ELIGIBILITY_MAPm 252
#define DLB_ECMP_FINAL_MEMBERS_QUALITY_MEASUREm 253
#define DLB_ECMP_FLOWSET_INST0m 254
#define DLB_ECMP_FLOWSET_INST1m 255
#define DLB_ECMP_FLOWSET_MEMBER_INST0m 256
#define DLB_ECMP_FLOWSET_MEMBER_INST1m 257
#define DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_INST0m 258
#define DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_INST1m 259
#define DLB_ECMP_GLB_QUANTIZE_THRESHOLDm 260
#define DLB_ECMP_GROUP_ALT_NHI_MEMBERS_0_TO_12m 261
#define DLB_ECMP_GROUP_ALT_NHI_MEMBERS_13_TO_25m 262
#define DLB_ECMP_GROUP_ALT_NHI_MEMBERS_26_TO_38m 263
#define DLB_ECMP_GROUP_ALT_NHI_MEMBERS_39_TO_51m 264
#define DLB_ECMP_GROUP_ALT_NHI_MEMBERS_52_TO_63m 265
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_0_TO_15m 266
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_16_TO_31m 267
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_32_TO_47m 268
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_48_TO_63m 269
#define DLB_ECMP_GROUP_CONTROLm 270
#define DLB_ECMP_GROUP_MEMBERSHIPm 271
#define DLB_ECMP_GROUP_MONITOR_CONTROLm 272
#define DLB_ECMP_GROUP_NHI_MEMBERS_0_TO_12m 273
#define DLB_ECMP_GROUP_NHI_MEMBERS_13_TO_25m 274
#define DLB_ECMP_GROUP_NHI_MEMBERS_26_TO_38m 275
#define DLB_ECMP_GROUP_NHI_MEMBERS_39_TO_51m 276
#define DLB_ECMP_GROUP_NHI_MEMBERS_52_TO_63m 277
#define DLB_ECMP_GROUP_PORT_MEMBERS_0_TO_15m 278
#define DLB_ECMP_GROUP_PORT_MEMBERS_16_TO_31m 279
#define DLB_ECMP_GROUP_PORT_MEMBERS_32_TO_47m 280
#define DLB_ECMP_GROUP_PORT_MEMBERS_48_TO_63m 281
#define DLB_ECMP_GROUP_STATS_INST0m 282
#define DLB_ECMP_GROUP_STATS_INST1m 283
#define DLB_ECMP_HW_RESET_CONTROLr 284
#define DLB_ECMP_INTR_ENABLEr 285
#define DLB_ECMP_INTR_STATUSr 286
#define DLB_ECMP_LINK_CONTROLm 287
#define DLB_ECMP_MONITOR_CONTROL_INST0r 288
#define DLB_ECMP_MONITOR_CONTROL_INST1r 289
#define DLB_ECMP_MONITOR_IFP_CONTROL_INST0r 290
#define DLB_ECMP_MONITOR_IFP_CONTROL_INST1r 291
#define DLB_ECMP_MONITOR_MIRROR_CONFIGr 292
#define DLB_ECMP_OPTIMAL_CANDIDATE_INST0m 293
#define DLB_ECMP_OPTIMAL_CANDIDATE_INST1m 294
#define DLB_ECMP_PORT_AVG_QUALITY_MEASUREm 295
#define DLB_ECMP_PORT_INST_QUALITY_MEASUREm 296
#define DLB_ECMP_PORT_QUALITY_MAPPINGm 297
#define DLB_ECMP_PORT_QUALITY_UPDATE_MEASURE_CONTROLm 298
#define DLB_ECMP_PORT_STATEm 299
#define DLB_ECMP_QUALITY_MEASURE_CONTROLr 300
#define DLB_ECMP_QUANTIZED_AVG_QUALITY_MEASUREm 301
#define DLB_ECMP_QUANTIZE_CONTROLm 302
#define DLB_ECMP_RAM_CONTROL_0r 303
#define DLB_ECMP_RAM_CONTROL_1r 304
#define DLB_ECMP_RANDOM_SELECTION_CONTROL_INST0r 305
#define DLB_ECMP_RANDOM_SELECTION_CONTROL_INST1r 306
#define DLB_ECMP_REFRESH_DISABLEr 307
#define DLB_ECMP_REFRESH_INDEXr 308
#define DLB_ECMP_SER_CONTROLr 309
#define DLB_ECMP_SER_CONTROL_2r 310
#define DLB_ECMP_SER_FIFOm 311
#define DLB_ECMP_SER_FIFO_CTRLr 312
#define DLB_ECMP_SER_FIFO_STATUSr 313
#define DLB_ID_0_TO_63_ENABLEr 314
#define DLB_ID_64_TO_127_ENABLEr 315
#define DLB_IETR_CLK_CTRLr 316
#define DOS_CONTROLr 317
#define DOS_CONTROL_2r 318
#define DOS_CONTROL_3r 319
#define DROP_CONTROL_0r 320
#define DSCP_TABLEm 321
#define EBTOQ_DEBUGr 322
#define EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_DEBUGr 323
#define EBTOQ_STATUSr 324
#define ECMP_GROUP_DLB_ID_OFFSETr 325
#define ECMP_RANDOM_LB_CONFIG_INST0r 326
#define ECMP_RANDOM_LB_CONFIG_INST1r 327
#define ECN_CONTROLr 328
#define EDB_AUX_RESERVED_CREDIT_COUNTr 329
#define EDB_BUF_CFG_OVERRIDEr 330
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLEr 331
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_127_96r 332
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_159_128r 333
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_191_160r 334
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_223_192r 335
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_255_224r 336
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_287_256r 337
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_31_0r 338
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_63_32r 339
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_95_64r 340
#define EDB_CONTROL_BUFFER_ECC_ENr 341
#define EDB_CONTROL_BUFFER_EN_COR_ERR_RPTr 342
#define EDB_DATA_BUFFER_ECC_ENr 343
#define EDB_DATA_BUFFER_EN_COR_ERR_RPTr 344
#define EDB_DBG_Ar 345
#define EDB_DBG_Br 346
#define EDB_DBG_Cr 347
#define EDB_DEVICE_TO_PHYSICAL_PORT_NUMBER_MAPPINGm 348
#define EDB_INTR_ENABLEr 349
#define EDB_INTR_STATUSr 350
#define EDB_INT_ENr 351
#define EDB_INT_STATUSr 352
#define EDB_IP_CUT_THRU_CLASSm 353
#define EDB_MISC_CTRLr 354
#define EDB_PM0_BUF_START_END_ADDRr 355
#define EDB_PM0_BUF_START_END_ADDR_0_1r 356
#define EDB_PM0_BUF_START_END_ADDR_2_3r 357
#define EDB_PM1_BUF_START_END_ADDRr 358
#define EDB_PM1_BUF_START_END_ADDR_0_1r 359
#define EDB_PM1_BUF_START_END_ADDR_2_3r 360
#define EDB_PM2_BUF_START_END_ADDRr 361
#define EDB_PM2_BUF_START_END_ADDR_0_1r 362
#define EDB_PM2_BUF_START_END_ADDR_2_3r 363
#define EDB_PM3_BUF_START_END_ADDRr 364
#define EDB_PM3_BUF_START_END_ADDR_0_1r 365
#define EDB_PM3_BUF_START_END_ADDR_2_3r 366
#define EDB_PORT_MODE_OVERRIDEr 367
#define EDB_PUSH_CNT_FIFO_MAX_USED_ENTRIESr 368
#define EDB_RAM_TM_CONTROLr 369
#define EDB_RAM_TM_CONTROL_0r 370
#define EDB_RAM_TM_CONTROL_1r 371
#define EDB_SER_FIFOm 372
#define EDB_SER_FIFO_CTRLr 373
#define EDB_SER_FIFO_STATUSr 374
#define EDB_SPECIAL_DROP_DEBUGr 375
#define EDB_XMIT_START_COUNTm 376
#define EFP_CAM_BIST_CONFIG_1_64r 377
#define EFP_CAM_BIST_CONFIG_64r 378
#define EFP_CAM_BIST_STATUSr 379
#define EFP_CAM_CONTROLr 380
#define EFP_CLASSID_SELECTORr 381
#define EFP_EN_COR_ERR_RPTr 382
#define EFP_KEY4_L3_CLASSID_SELECTORr 383
#define EFP_KEY4_MDL_SELECTORr 384
#define EFP_KEY8_L3_CLASSID_SELECTORr 385
#define EFP_POLICY_TABLEm 386
#define EFP_RAM_CONTROL_64r 387
#define EFP_SER_CONTROLr 388
#define EFP_SLICE_CONTROLr 389
#define EFP_SLICE_MAPr 390
#define EFP_TCAMm 391
#define EGR_1588_EGRESS_CTRLr 392
#define EGR_1588_INGRESS_CTRLr 393
#define EGR_1588_LINK_DELAY_64r 394
#define EGR_1588_PARSING_CONTROLr 395
#define EGR_1588_SAm 396
#define EGR_ADAPT_ACTION_TABLE_Am 397
#define EGR_ADAPT_ACTION_TABLE_Bm 398
#define EGR_ADAPT_ECCm 399
#define EGR_ADAPT_HASH_CONTROLm 400
#define EGR_ADAPT_HT_DEBUG_CMDm 401
#define EGR_ADAPT_HT_DEBUG_KEYm 402
#define EGR_ADAPT_HT_DEBUG_RESULTm 403
#define EGR_ADAPT_KEY_ATTRIBUTESm 404
#define EGR_ADAPT_REMAP_TABLE_Am 405
#define EGR_ADAPT_REMAP_TABLE_Bm 406
#define EGR_ADAPT_SINGLEm 407
#define EGR_CONFIGr 408
#define EGR_CONFIG_1r 409
#define EGR_COUNTER_CONTROLr 410
#define EGR_DBGr 411
#define EGR_DBG_2r 412
#define EGR_DCN_PROFILEm 413
#define EGR_DII_AUX_ARB_CONTROLr 414
#define EGR_DII_DEBUG_CONFIGr 415
#define EGR_DII_DPP_CTRLr 416
#define EGR_DII_ECC_CONTROLr 417
#define EGR_DII_EVENT_FIFO_STATUSr 418
#define EGR_DII_EVENT_FIFO_STATUS_1r 419
#define EGR_DII_HW_RESET_CONTROL_0r 420
#define EGR_DII_HW_STATUSr 421
#define EGR_DII_INTR_ENABLEr 422
#define EGR_DII_INTR_STATUSr 423
#define EGR_DII_NULL_SLOT_CFGr 424
#define EGR_DII_Q_BEGINr 425
#define EGR_DII_RAM_CONTROLr 426
#define EGR_DII_SER_CONTROL_0r 427
#define EGR_DII_SER_CONTROL_1r 428
#define EGR_DII_SER_SCAN_CONFIGr 429
#define EGR_DII_SER_SCAN_STATUSr 430
#define EGR_DOI_EVENT_FIFO_STATUSr 431
#define EGR_DOI_INTR_ENABLEr 432
#define EGR_DOI_INTR_STATUSr 433
#define EGR_DOI_RAM_CONTROLr 434
#define EGR_DOI_SER_CONTROLr 435
#define EGR_DOI_SER_FIFOm 436
#define EGR_DOI_SER_FIFO_CTRLr 437
#define EGR_DOI_SER_FIFO_STATUSr 438
#define EGR_DROP_VECTORr 439
#define EGR_DSCP_TABLEm 440
#define EGR_ECN_CONTROLr 441
#define EGR_ECN_COUNTER_64r 442
#define EGR_EFPMOD_HW_CONFIGr 443
#define EGR_EFPMOD_RAM_CONTROLr 444
#define EGR_EFPMOD_SER_CONTROLr 445
#define EGR_EFPPARS_HW_CONFIGr 446
#define EGR_EFPPARS_OPAQUE_TAG_CONFIGr 447
#define EGR_EFPPARS_OPAQUE_TAG_CONFIG_0r 448
#define EGR_EFPPARS_OPAQUE_TAG_CONFIG_1r 449
#define EGR_EFPPARS_RAM_CONTROLr 450
#define EGR_EFPPARS_SER_CONTROLr 451
#define EGR_EFP_HW_CONFIGr 452
#define EGR_ENABLEm 453
#define EGR_EPARS_EN_COR_ERR_RPTr 454
#define EGR_EPARS_HW_CONFIGr 455
#define EGR_EPARS_OPAQUE_TAG_CONFIGr 456
#define EGR_EPARS_OPAQUE_TAG_CONFIG_0r 457
#define EGR_EPARS_OPAQUE_TAG_CONFIG_1r 458
#define EGR_EPARS_RAM_CONTROLr 459
#define EGR_EPARS_RAM_MSP_ECC_CTRLr 460
#define EGR_EPARS_SER_CONTROLr 461
#define EGR_EPARS_XOR_CONTROLr 462
#define EGR_EPMOD_EN_COR_ERR_RPTr 463
#define EGR_EPMOD_HW_CONFIGr 464
#define EGR_EPMOD_RAM_CONTROLr 465
#define EGR_EPMOD_SER_CONTROLr 466
#define EGR_ESW_HW_CONFIGr 467
#define EGR_EVENT_MASKr 468
#define EGR_EVENT_MASK_0r 469
#define EGR_EVENT_MASK_1r 470
#define EGR_EVENT_MASK_2r 471
#define EGR_EVENT_MASK_3r 472
#define EGR_EVENT_MASK_4r 473
#define EGR_EVENT_MASK_5r 474
#define EGR_EVENT_MASK_6r 475
#define EGR_EVENT_MASK_7r 476
#define EGR_FLEXIBLE_IPV6_EXT_HDRr 477
#define EGR_FLEX_CTR_OFFSET_TABLE_0_INST0m 478
#define EGR_FLEX_CTR_OFFSET_TABLE_0_INST1m 479
#define EGR_FLEX_CTR_OFFSET_TABLE_1_INST0m 480
#define EGR_FLEX_CTR_OFFSET_TABLE_1_INST1m 481
#define EGR_FLEX_CTR_OFFSET_TABLE_2_INST0m 482
#define EGR_FLEX_CTR_OFFSET_TABLE_2_INST1m 483
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST0r 484
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST1r 485
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST0r 486
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST1r 487
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST0r 488
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST1r 489
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST0r 490
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST1r 491
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST0r 492
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST1r 493
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST0r 494
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST1r 495
#define EGR_FRAGMENT_ID_TABLE_INST0m 496
#define EGR_FRAGMENT_ID_TABLE_INST1m 497
#define EGR_GPP_ATTRIBUTESm 498
#define EGR_GSH_ETHERTYPE_1r 499
#define EGR_GSH_ETHERTYPE_2r 500
#define EGR_HG_HDR_PROT_STATUS_TX_CONTROLr 501
#define EGR_HISTO_DST_PORT_MAPr 502
#define EGR_HISTO_MON_0_CONFIGr 503
#define EGR_HISTO_MON_1_CONFIGr 504
#define EGR_HISTO_MON_2_CONFIGr 505
#define EGR_HISTO_MON_3_CONFIGr 506
#define EGR_HISTO_SRC_PORT_MAPr 507
#define EGR_IFA_HDR_CONFIG_0r 508
#define EGR_IFA_HDR_CONFIG_1r 509
#define EGR_INGRESS_PORT_TPID_SELECTr 510
#define EGR_ING_PORTm 511
#define EGR_INTR_ENABLE_2r 512
#define EGR_INTR_STATUS_2r 513
#define EGR_INT_ACTION_PROFILEm 514
#define EGR_INT_CN_TO_EXP_MAPPING_TABLEm 515
#define EGR_INT_CN_TO_IP_MAPPINGm 516
#define EGR_INT_CN_UPDATEm 517
#define EGR_INT_EGRESS_TIME_DELTAr 518
#define EGR_INT_METADATA_FIFO_CTRL_INST0r 519
#define EGR_INT_METADATA_FIFO_CTRL_INST1r 520
#define EGR_INT_METADATA_FIFO_INST0m 521
#define EGR_INT_METADATA_FIFO_INST1m 522
#define EGR_INT_METADATA_FIFO_STATUS_INST0r 523
#define EGR_INT_METADATA_FIFO_STATUS_INST1r 524
#define EGR_INT_PORT_META_DATAr 525
#define EGR_INT_SWITCH_IDr 526
#define EGR_IOAM_HDR_CONFIG_0r 527
#define EGR_IOAM_HDR_CONFIG_0_V4r 528
#define EGR_IOAM_HDR_CONFIG_0_V6_LWRr 529
#define EGR_IOAM_HDR_CONFIG_0_V6_UPRr 530
#define EGR_IOAM_HDR_CONFIG_1r 531
#define EGR_IPMCm 532
#define EGR_IPMC_CFG2r 533
#define EGR_IPV6_PREFIX_LISTm 534
#define EGR_IP_ECN_TO_EXP_MAPPING_TABLEm 535
#define EGR_IP_TO_INT_CN_MAPPINGm 536
#define EGR_IP_TUNNELm 537
#define EGR_IP_TUNNEL_IPV6m 538
#define EGR_IP_TUNNEL_MPLSm 539
#define EGR_L3_INTFm 540
#define EGR_L3_NEXT_HOPm 541
#define EGR_L3_NEXT_HOP_2m 542
#define EGR_LATENCY_ECN_INT_CN_UPDATEm 543
#define EGR_LATENCY_ECN_PROFILEm 544
#define EGR_LOOPBACK_CONTROLr 545
#define EGR_LOOPBACK_PROFILEm 546
#define EGR_MAC_DA_PROFILEm 547
#define EGR_MASKm 548
#define EGR_MAX_USED_ENTRIESm 549
#define EGR_MC_CONTROL_1r 550
#define EGR_MC_CONTROL_2r 551
#define EGR_MD_HDR_ATTRSm 552
#define EGR_MD_HDR_CONST_PROFILEm 553
#define EGR_MD_HDR_FS_PROFILEm 554
#define EGR_METADATA_PROFILEm 555
#define EGR_MIRROR_ENCAP_CONTROLm 556
#define EGR_MIRROR_ENCAP_DATA_1m 557
#define EGR_MIRROR_ENCAP_DATA_2m 558
#define EGR_MIRROR_ENCAP_DESTINATIONm 559
#define EGR_MIRROR_ENCAP_PSAMPr 560
#define EGR_MIRROR_PSAMP_FORMAT_2_MONITORr 561
#define EGR_MIRROR_SEQ_INST0m 562
#define EGR_MIRROR_SEQ_INST1m 563
#define EGR_MIRROR_SESSIONm 564
#define EGR_MIRROR_USER_META_DATAm 565
#define EGR_MIRROR_ZERO_OFFSET_PROFILEm 566
#define EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_0r 567
#define EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_1r 568
#define EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_2r 569
#define EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_3r 570
#define EGR_MIRROR_ZERO_PAYLOAD_PARSE_CFG_0r 571
#define EGR_MIRROR_ZERO_PAYLOAD_PARSE_CFG_1r 572
#define EGR_MIRROR_ZERO_PAYLOAD_PARSE_CFG_2r 573
#define EGR_MMU_CELL_CREDITm 574
#define EGR_MMU_REQUESTSm 575
#define EGR_MPLS_EXP_MAPPING_1m 576
#define EGR_MPLS_EXP_MAPPING_2m 577
#define EGR_MPLS_EXP_PRI_MAPPINGm 578
#define EGR_MPLS_PRI_MAPPINGm 579
#define EGR_MTUr 580
#define EGR_NHOP_FLEX_CTR_CONTROLr 581
#define EGR_NTP_CONFIGr 582
#define EGR_OUTER_TPIDr 583
#define EGR_OUTER_TPID_0r 584
#define EGR_OUTER_TPID_1r 585
#define EGR_OUTER_TPID_2r 586
#define EGR_OUTER_TPID_3r 587
#define EGR_PER_PORT_BUFFER_SFT_RESETm 588
#define EGR_PKT_MODS_CONTROLr 589
#define EGR_PKT_MODS_CONTROL_2r 590
#define EGR_PORTm 591
#define EGR_PORT_1r 592
#define EGR_PORT_CREDIT_RESETm 593
#define EGR_PORT_REQUESTSm 594
#define EGR_PRI_CNG_MAPm 595
#define EGR_PVLAN_EPORT_CONTROLr 596
#define EGR_Q_ENDr 597
#define EGR_SBS_CONTROLr 598
#define EGR_SER_FIFO_2m 599
#define EGR_SER_FIFO_CTRL_2r 600
#define EGR_SER_FIFO_STATUS_2r 601
#define EGR_SFLOW_CONFIGr 602
#define EGR_SFLOW_CPU_COS_CONFIGr 603
#define EGR_SHAPING_CONTROLr 604
#define EGR_SRV6_CONTROL_1r 605
#define EGR_SRV6_CONTROL_2r 606
#define EGR_TS_CONTROLr 607
#define EGR_TS_CONTROL_2r 608
#define EGR_TS_ING_PORT_MAPm 609
#define EGR_TS_UTC_CONVERSIONm 610
#define EGR_TS_UTC_CONVERSION_2m 611
#define EGR_TUNNEL_ECN_ENCAPm 612
#define EGR_TUNNEL_ECN_ENCAP_2m 613
#define EGR_TUNNEL_ID_MASKr 614
#define EGR_TUNNEL_PIMDR1_CFG0r 615
#define EGR_TUNNEL_PIMDR1_CFG1r 616
#define EGR_TUNNEL_PIMDR2_CFG0r 617
#define EGR_TUNNEL_PIMDR2_CFG1r 618
#define EGR_VLANm 619
#define EGR_VLAN_2m 620
#define EGR_VLAN_CONTROL_1r 621
#define EGR_VLAN_CONTROL_2r 622
#define EGR_VLAN_CONTROL_3r 623
#define EGR_VLAN_STG_Am 624
#define EGR_VLAN_STG_Bm 625
#define EGR_VLAN_TAG_ACTION_PROFILEm 626
#define EGR_VXLAN_CONTROLr 627
#define EGR_VXLAN_CONTROL_2r 628
#define EGR_VXLAN_CONTROL_3r 629
#define EGR_WESP_PROTO_CONTROLr 630
#define EMIRROR_CONTROL_0m 631
#define EMIRROR_CONTROL_1m 632
#define EMIRROR_CONTROL_2m 633
#define EMIRROR_CONTROL_3m 634
#define EPC_LINK_BMAPm 635
#define EP_DPR_LATENCY_CONFIGr 636
#define EP_DPR_LATENCY_CONFIG_WR_ENr 637
#define EP_TO_CMIC_INTR_ENABLEr 638
#define EP_TO_CMIC_INTR_STATUSr 639
#define ETHERTYPE_MAPr 640
#define ETRAP_COLOR_EN_EGR_PORT_BMPm 641
#define ETRAP_COLOR_EN_INT_PRIr 642
#define ETRAP_COLOR_EN_PKT_TYPEr 643
#define ETRAP_DEBUG_CTRL_INST0r 644
#define ETRAP_DEBUG_CTRL_INST1r 645
#define ETRAP_EN_COR_ERR_RPTr 646
#define ETRAP_EVENT_FIFO_CTRL_INST0r 647
#define ETRAP_EVENT_FIFO_CTRL_INST1r 648
#define ETRAP_EVENT_FIFO_INST0m 649
#define ETRAP_EVENT_FIFO_INST1m 650
#define ETRAP_EVENT_FIFO_STATUS_INST0r 651
#define ETRAP_EVENT_FIFO_STATUS_INST1r 652
#define ETRAP_FILTER_0_TABLE_INST0m 653
#define ETRAP_FILTER_0_TABLE_INST1m 654
#define ETRAP_FILTER_1_TABLE_INST0m 655
#define ETRAP_FILTER_1_TABLE_INST1m 656
#define ETRAP_FILTER_2_TABLE_INST0m 657
#define ETRAP_FILTER_2_TABLE_INST1m 658
#define ETRAP_FILTER_3_TABLE_INST0m 659
#define ETRAP_FILTER_3_TABLE_INST1m 660
#define ETRAP_FILT_CFGr 661
#define ETRAP_FILT_EXCEED_CTR_INST0r 662
#define ETRAP_FILT_EXCEED_CTR_INST1r 663
#define ETRAP_FILT_THRESHr 664
#define ETRAP_FLOW_CFGr 665
#define ETRAP_FLOW_COUNT_LEFT_TABLE_INST0m 666
#define ETRAP_FLOW_COUNT_LEFT_TABLE_INST1m 667
#define ETRAP_FLOW_COUNT_RIGHT_TABLE_INST0m 668
#define ETRAP_FLOW_COUNT_RIGHT_TABLE_INST1m 669
#define ETRAP_FLOW_CTRL_LEFT_TABLE_INST0m 670
#define ETRAP_FLOW_CTRL_LEFT_TABLE_INST1m 671
#define ETRAP_FLOW_CTRL_RIGHT_TABLE_INST0m 672
#define ETRAP_FLOW_CTRL_RIGHT_TABLE_INST1m 673
#define ETRAP_FLOW_DETECT_CTR_INST0r 674
#define ETRAP_FLOW_DETECT_CTR_INST1r 675
#define ETRAP_FLOW_ELEPH_THRESHOLDr 676
#define ETRAP_FLOW_ELEPH_THR_REDr 677
#define ETRAP_FLOW_ELEPH_THR_YELr 678
#define ETRAP_FLOW_HASH_L0_TABLE_INST0m 679
#define ETRAP_FLOW_HASH_L0_TABLE_INST1m 680
#define ETRAP_FLOW_HASH_L1_TABLE_INST0m 681
#define ETRAP_FLOW_HASH_L1_TABLE_INST1m 682
#define ETRAP_FLOW_HASH_L2_TABLE_INST0m 683
#define ETRAP_FLOW_HASH_L2_TABLE_INST1m 684
#define ETRAP_FLOW_HASH_L3_TABLE_INST0m 685
#define ETRAP_FLOW_HASH_L3_TABLE_INST1m 686
#define ETRAP_FLOW_HASH_L4_TABLE_INST0m 687
#define ETRAP_FLOW_HASH_L4_TABLE_INST1m 688
#define ETRAP_FLOW_HASH_R0_TABLE_INST0m 689
#define ETRAP_FLOW_HASH_R0_TABLE_INST1m 690
#define ETRAP_FLOW_HASH_R1_TABLE_INST0m 691
#define ETRAP_FLOW_HASH_R1_TABLE_INST1m 692
#define ETRAP_FLOW_HASH_R2_TABLE_INST0m 693
#define ETRAP_FLOW_HASH_R2_TABLE_INST1m 694
#define ETRAP_FLOW_HASH_R3_TABLE_INST0m 695
#define ETRAP_FLOW_HASH_R3_TABLE_INST1m 696
#define ETRAP_FLOW_HASH_R4_TABLE_INST0m 697
#define ETRAP_FLOW_HASH_R4_TABLE_INST1m 698
#define ETRAP_FLOW_INS_FAIL_CTR_INST0r 699
#define ETRAP_FLOW_INS_FAIL_CTR_INST1r 700
#define ETRAP_FLOW_INS_SUCCESS_CTR_INST0r 701
#define ETRAP_FLOW_INS_SUCCESS_CTR_INST1r 702
#define ETRAP_FLOW_RESET_THRESHOLDr 703
#define ETRAP_HW_CONFIG_INST0r 704
#define ETRAP_HW_CONFIG_INST1r 705
#define ETRAP_HW_CONFIG_INSTr 706
#define ETRAP_INT_PRI_REMAP_TABLEm 707
#define ETRAP_LKUP_EN_ING_PORTm 708
#define ETRAP_LKUP_EN_INT_PRIr 709
#define ETRAP_LKUP_EN_PKT_TYPEr 710
#define ETRAP_MONITOR_CONFIG_INST0r 711
#define ETRAP_MONITOR_CONFIG_INST1r 712
#define ETRAP_MONITOR_MIRROR_CONFIGr 713
#define ETRAP_MSEC_INST0r 714
#define ETRAP_MSEC_INST1r 715
#define ETRAP_PROC_ENr 716
#define ETRAP_PROC_EN_2r 717
#define ETRAP_QUEUE_EN_EGR_PORT_BMPm 718
#define ETRAP_QUEUE_EN_INT_PRIr 719
#define ETRAP_QUEUE_EN_PKT_TYPEr 720
#define ETRAP_SAMPLE_ADDRr 721
#define ETRAP_SAMPLE_FLOW_COUNT_LEFT_INST0m 722
#define ETRAP_SAMPLE_FLOW_COUNT_LEFT_INST1m 723
#define ETRAP_SAMPLE_FLOW_COUNT_RIGHT_INST0m 724
#define ETRAP_SAMPLE_FLOW_COUNT_RIGHT_INST1m 725
#define ETRAP_SAMPLE_FLOW_CTRL_LEFT_INST0m 726
#define ETRAP_SAMPLE_FLOW_CTRL_LEFT_INST1m 727
#define ETRAP_SAMPLE_FLOW_CTRL_RIGHT_INST0m 728
#define ETRAP_SAMPLE_FLOW_CTRL_RIGHT_INST1m 729
#define ETRAP_SAMPLE_FLOW_HASH_L0_INST0m 730
#define ETRAP_SAMPLE_FLOW_HASH_L0_INST1m 731
#define ETRAP_SAMPLE_FLOW_HASH_L1_INST0m 732
#define ETRAP_SAMPLE_FLOW_HASH_L1_INST1m 733
#define ETRAP_SAMPLE_FLOW_HASH_L2_INST0m 734
#define ETRAP_SAMPLE_FLOW_HASH_L2_INST1m 735
#define ETRAP_SAMPLE_FLOW_HASH_L3_INST0m 736
#define ETRAP_SAMPLE_FLOW_HASH_L3_INST1m 737
#define ETRAP_SAMPLE_FLOW_HASH_L4_INST0m 738
#define ETRAP_SAMPLE_FLOW_HASH_L4_INST1m 739
#define ETRAP_SAMPLE_FLOW_HASH_R0_INST0m 740
#define ETRAP_SAMPLE_FLOW_HASH_R0_INST1m 741
#define ETRAP_SAMPLE_FLOW_HASH_R1_INST0m 742
#define ETRAP_SAMPLE_FLOW_HASH_R1_INST1m 743
#define ETRAP_SAMPLE_FLOW_HASH_R2_INST0m 744
#define ETRAP_SAMPLE_FLOW_HASH_R2_INST1m 745
#define ETRAP_SAMPLE_FLOW_HASH_R3_INST0m 746
#define ETRAP_SAMPLE_FLOW_HASH_R3_INST1m 747
#define ETRAP_SAMPLE_FLOW_HASH_R4_INST0m 748
#define ETRAP_SAMPLE_FLOW_HASH_R4_INST1m 749
#define ETRAP_SER_CONTROLr 750
#define ETRAP_TIMEBASEr 751
#define ETRAP_USEC_INST0r 752
#define ETRAP_USEC_INST1r 753
#define EXACT_MATCH_2m 754
#define EXACT_MATCH_4m 755
#define EXACT_MATCH_ACTION_PROFILEm 756
#define EXACT_MATCH_ACTION_TABLE_Am 757
#define EXACT_MATCH_ACTION_TABLE_Bm 758
#define EXACT_MATCH_DEFAULT_POLICYm 759
#define EXACT_MATCH_ECCm 760
#define EXACT_MATCH_HASH_CONTROLm 761
#define EXACT_MATCH_HIT_ONLYm 762
#define EXACT_MATCH_HT_DEBUG_CMDm 763
#define EXACT_MATCH_HT_DEBUG_KEYm 764
#define EXACT_MATCH_HT_DEBUG_RESULTm 765
#define EXACT_MATCH_KEY_ATTRIBUTESm 766
#define EXACT_MATCH_KEY_BUFFERm 767
#define EXACT_MATCH_KEY_GEN_MASKm 768
#define EXACT_MATCH_KEY_GEN_PROGRAM_PROFILEm 769
#define EXACT_MATCH_LOGICAL_TABLE_SELECTm 770
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_1_64r 771
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_64r 772
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_STATUSr 773
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_DBGCTRLr 774
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_CONFIGr 775
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_DATA_ONLYm 776
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_TCAM_ONLYm 777
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_TMr 778
#define EXACT_MATCH_QOS_ACTIONS_PROFILEm 779
#define EXACT_MATCH_REMAP_TABLE_Am 780
#define EXACT_MATCH_REMAP_TABLE_Bm 781
#define E_MIRROR_CONTROLm 782
#define FAST_TRUNK_PORTS_1m 783
#define FAST_TRUNK_PORTS_2m 784
#define FAST_TRUNK_SIZEm 785
#define FIFO_COUNT_SELr 786
#define FLEXIBLE_IPV6_EXT_HDRr 787
#define FLEX_CTR_EGR_COUNTER_ACTION_ENABLE_INST0r 788
#define FLEX_CTR_EGR_COUNTER_ACTION_ENABLE_INST1r 789
#define FLEX_CTR_EGR_COUNTER_ACTION_TABLE_0_INST0m 790
#define FLEX_CTR_EGR_COUNTER_ACTION_TABLE_0_INST1m 791
#define FLEX_CTR_EGR_COUNTER_ACTION_TABLE_1_INST0m 792
#define FLEX_CTR_EGR_COUNTER_ACTION_TABLE_1_INST1m 793
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_0_INST0m 794
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_0_INST1m 795
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_1_INST0m 796
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_1_INST1m 797
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_2_INST0m 798
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_2_INST1m 799
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_3_INST0m 800
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_3_INST1m 801
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_4_INST0m 802
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_4_INST1m 803
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_5_INST0m 804
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_5_INST1m 805
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_6_INST0m 806
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_6_INST1m 807
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_7_INST0m 808
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_7_INST1m 809
#define FLEX_CTR_EGR_COUNTER_OP_PROFILE_TABLE_INST0m 810
#define FLEX_CTR_EGR_COUNTER_OP_PROFILE_TABLE_INST1m 811
#define FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST0r 812
#define FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST1r 813
#define FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST0m 814
#define FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST1m 815
#define FLEX_CTR_EGR_COUNTER_TABLE_0_INST0m 816
#define FLEX_CTR_EGR_COUNTER_TABLE_0_INST1m 817
#define FLEX_CTR_EGR_COUNTER_TABLE_0_SER_CONTROL_INST0r 818
#define FLEX_CTR_EGR_COUNTER_TABLE_0_SER_CONTROL_INST1r 819
#define FLEX_CTR_EGR_COUNTER_TABLE_1_INST0m 820
#define FLEX_CTR_EGR_COUNTER_TABLE_1_INST1m 821
#define FLEX_CTR_EGR_COUNTER_TABLE_1_SER_CONTROL_INST0r 822
#define FLEX_CTR_EGR_COUNTER_TABLE_1_SER_CONTROL_INST1r 823
#define FLEX_CTR_EGR_COUNTER_TABLE_2_INST0m 824
#define FLEX_CTR_EGR_COUNTER_TABLE_2_INST1m 825
#define FLEX_CTR_EGR_COUNTER_TABLE_2_SER_CONTROL_INST0r 826
#define FLEX_CTR_EGR_COUNTER_TABLE_2_SER_CONTROL_INST1r 827
#define FLEX_CTR_EGR_COUNTER_TABLE_3_INST0m 828
#define FLEX_CTR_EGR_COUNTER_TABLE_3_INST1m 829
#define FLEX_CTR_EGR_COUNTER_TABLE_3_SER_CONTROL_INST0r 830
#define FLEX_CTR_EGR_COUNTER_TABLE_3_SER_CONTROL_INST1r 831
#define FLEX_CTR_EGR_COUNTER_TABLE_4_INST0m 832
#define FLEX_CTR_EGR_COUNTER_TABLE_4_INST1m 833
#define FLEX_CTR_EGR_COUNTER_TABLE_4_SER_CONTROL_INST0r 834
#define FLEX_CTR_EGR_COUNTER_TABLE_4_SER_CONTROL_INST1r 835
#define FLEX_CTR_EGR_COUNTER_TABLE_5_INST0m 836
#define FLEX_CTR_EGR_COUNTER_TABLE_5_INST1m 837
#define FLEX_CTR_EGR_COUNTER_TABLE_5_SER_CONTROL_INST0r 838
#define FLEX_CTR_EGR_COUNTER_TABLE_5_SER_CONTROL_INST1r 839
#define FLEX_CTR_EGR_COUNTER_TABLE_6_INST0m 840
#define FLEX_CTR_EGR_COUNTER_TABLE_6_INST1m 841
#define FLEX_CTR_EGR_COUNTER_TABLE_6_SER_CONTROL_INST0r 842
#define FLEX_CTR_EGR_COUNTER_TABLE_6_SER_CONTROL_INST1r 843
#define FLEX_CTR_EGR_COUNTER_TABLE_7_INST0m 844
#define FLEX_CTR_EGR_COUNTER_TABLE_7_INST1m 845
#define FLEX_CTR_EGR_COUNTER_TABLE_7_SER_CONTROL_INST0r 846
#define FLEX_CTR_EGR_COUNTER_TABLE_7_SER_CONTROL_INST1r 847
#define FLEX_CTR_EGR_COUNTER_TRIGGER_ACTIVE_INST0r 848
#define FLEX_CTR_EGR_COUNTER_TRIGGER_ACTIVE_INST1r 849
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_0_INST0r 850
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_0_INST1r 851
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_10_INST0r 852
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_10_INST1r 853
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_11_INST0r 854
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_11_INST1r 855
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_12_INST0r 856
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_12_INST1r 857
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_13_INST0r 858
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_13_INST1r 859
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_14_INST0r 860
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_14_INST1r 861
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_15_INST0r 862
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_15_INST1r 863
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_1_INST0r 864
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_1_INST1r 865
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_2_INST0r 866
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_2_INST1r 867
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_3_INST0r 868
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_3_INST1r 869
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_4_INST0r 870
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_4_INST1r 871
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_5_INST0r 872
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_5_INST1r 873
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_6_INST0r 874
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_6_INST1r 875
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_7_INST0r 876
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_7_INST1r 877
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_8_INST0r 878
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_8_INST1r 879
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_9_INST0r 880
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_9_INST1r 881
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_0_INST0r 882
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_0_INST1r 883
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_1_INST0r 884
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_1_INST1r 885
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_2_INST0r 886
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_2_INST1r 887
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_3_INST0r 888
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_3_INST1r 889
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_4_INST0r 890
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_4_INST1r 891
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_5_INST0r 892
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_5_INST1r 893
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_6_INST0r 894
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_6_INST1r 895
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_7_INST0r 896
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_7_INST1r 897
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_0_INST0r 898
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_0_INST1r 899
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_1_INST0r 900
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_1_INST1r 901
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_2_INST0r 902
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_2_INST1r 903
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_3_INST0r 904
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_3_INST1r 905
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_4_INST0r 906
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_4_INST1r 907
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_5_INST0r 908
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_5_INST1r 909
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_6_INST0r 910
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_6_INST1r 911
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_7_INST0r 912
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_7_INST1r 913
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_0_INST0r 914
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_0_INST1r 915
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_1_INST0r 916
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_1_INST1r 917
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_2_INST0r 918
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_2_INST1r 919
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_3_INST0r 920
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_3_INST1r 921
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_4_INST0r 922
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_4_INST1r 923
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_5_INST0r 924
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_5_INST1r 925
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_6_INST0r 926
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_6_INST1r 927
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_7_INST0r 928
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_7_INST1r 929
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_0_INST0r 930
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_0_INST1r 931
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_1_INST0r 932
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_1_INST1r 933
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_2_INST0r 934
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_2_INST1r 935
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_3_INST0r 936
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_3_INST1r 937
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_4_INST0r 938
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_4_INST1r 939
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_5_INST0r 940
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_5_INST1r 941
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_6_INST0r 942
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_6_INST1r 943
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_7_INST0r 944
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_7_INST1r 945
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_0_INST0r 946
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_0_INST1r 947
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_1_INST0r 948
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_1_INST1r 949
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_2_INST0r 950
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_2_INST1r 951
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_3_INST0r 952
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_3_INST1r 953
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_4_INST0r 954
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_4_INST1r 955
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_5_INST0r 956
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_5_INST1r 957
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_6_INST0r 958
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_6_INST1r 959
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_7_INST0r 960
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_7_INST1r 961
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_0_INST0r 962
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_0_INST1r 963
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_1_INST0r 964
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_1_INST1r 965
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_2_INST0r 966
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_2_INST1r 967
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_3_INST0r 968
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_3_INST1r 969
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_4_INST0r 970
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_4_INST1r 971
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_5_INST0r 972
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_5_INST1r 973
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_6_INST0r 974
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_6_INST1r 975
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_7_INST0r 976
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_7_INST1r 977
#define FLEX_CTR_EGR_FC_ACTION_MISCONFIG_COUNTER_INST0r 978
#define FLEX_CTR_EGR_FC_ACTION_MISCONFIG_COUNTER_INST1r 979
#define FLEX_CTR_EGR_FC_TOO_MANY_ACTIONS_COUNTER_INST0r 980
#define FLEX_CTR_EGR_FC_TOO_MANY_ACTIONS_COUNTER_INST1r 981
#define FLEX_CTR_EGR_GROUP_ACTION_0_INST0r 982
#define FLEX_CTR_EGR_GROUP_ACTION_0_INST1r 983
#define FLEX_CTR_EGR_GROUP_ACTION_1_INST0r 984
#define FLEX_CTR_EGR_GROUP_ACTION_1_INST1r 985
#define FLEX_CTR_EGR_GROUP_ACTION_2_INST0r 986
#define FLEX_CTR_EGR_GROUP_ACTION_2_INST1r 987
#define FLEX_CTR_EGR_GROUP_ACTION_3_INST0r 988
#define FLEX_CTR_EGR_GROUP_ACTION_3_INST1r 989
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_0_INST0r 990
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_0_INST1r 991
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_1_INST0r 992
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_1_INST1r 993
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_2_INST0r 994
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_2_INST1r 995
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_3_INST0r 996
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_3_INST1r 997
#define FLEX_CTR_EGR_INTR_ENABLEr 998
#define FLEX_CTR_EGR_INTR_STATUSr 999
#define FLEX_CTR_EGR_MEM_RST_CTRLr 1000
#define FLEX_CTR_EGR_MEM_RST_STATUSr 1001
#define FLEX_CTR_EGR_MISC_CTRLr 1002
#define FLEX_CTR_EGR_OBJECT_QUANTIZATION_CTRL_INST0r 1003
#define FLEX_CTR_EGR_OBJECT_QUANTIZATION_CTRL_INST1r 1004
#define FLEX_CTR_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST0m 1005
#define FLEX_CTR_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST1m 1006
#define FLEX_CTR_EGR_RAM_TM_CONTROL_INST0r 1007
#define FLEX_CTR_EGR_RAM_TM_CONTROL_INST1r 1008
#define FLEX_CTR_EGR_SER_FIFOm 1009
#define FLEX_CTR_EGR_SER_FIFO_CTRLr 1010
#define FLEX_CTR_EGR_SER_FIFO_STATUSr 1011
#define FLEX_CTR_ING_COUNTER_ACTION_ENABLE_INST0r 1012
#define FLEX_CTR_ING_COUNTER_ACTION_ENABLE_INST1r 1013
#define FLEX_CTR_ING_COUNTER_ACTION_TABLE_0_INST0m 1014
#define FLEX_CTR_ING_COUNTER_ACTION_TABLE_0_INST1m 1015
#define FLEX_CTR_ING_COUNTER_ACTION_TABLE_1_INST0m 1016
#define FLEX_CTR_ING_COUNTER_ACTION_TABLE_1_INST1m 1017
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_0_INST0m 1018
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_0_INST1m 1019
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_10_INST0m 1020
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_10_INST1m 1021
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_11_INST0m 1022
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_11_INST1m 1023
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_1_INST0m 1024
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_1_INST1m 1025
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_2_INST0m 1026
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_2_INST1m 1027
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_3_INST0m 1028
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_3_INST1m 1029
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_4_INST0m 1030
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_4_INST1m 1031
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_5_INST0m 1032
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_5_INST1m 1033
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_6_INST0m 1034
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_6_INST1m 1035
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_7_INST0m 1036
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_7_INST1m 1037
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_8_INST0m 1038
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_8_INST1m 1039
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_9_INST0m 1040
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_9_INST1m 1041
#define FLEX_CTR_ING_COUNTER_OP_PROFILE_TABLE_INST0m 1042
#define FLEX_CTR_ING_COUNTER_OP_PROFILE_TABLE_INST1m 1043
#define FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST0r 1044
#define FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST1r 1045
#define FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST0m 1046
#define FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST1m 1047
#define FLEX_CTR_ING_COUNTER_TABLE_0_INST0m 1048
#define FLEX_CTR_ING_COUNTER_TABLE_0_INST1m 1049
#define FLEX_CTR_ING_COUNTER_TABLE_0_SER_CONTROL_INST0r 1050
#define FLEX_CTR_ING_COUNTER_TABLE_0_SER_CONTROL_INST1r 1051
#define FLEX_CTR_ING_COUNTER_TABLE_10_INST0m 1052
#define FLEX_CTR_ING_COUNTER_TABLE_10_INST1m 1053
#define FLEX_CTR_ING_COUNTER_TABLE_10_SER_CONTROL_INST0r 1054
#define FLEX_CTR_ING_COUNTER_TABLE_10_SER_CONTROL_INST1r 1055
#define FLEX_CTR_ING_COUNTER_TABLE_11_INST0m 1056
#define FLEX_CTR_ING_COUNTER_TABLE_11_INST1m 1057
#define FLEX_CTR_ING_COUNTER_TABLE_11_SER_CONTROL_INST0r 1058
#define FLEX_CTR_ING_COUNTER_TABLE_11_SER_CONTROL_INST1r 1059
#define FLEX_CTR_ING_COUNTER_TABLE_1_INST0m 1060
#define FLEX_CTR_ING_COUNTER_TABLE_1_INST1m 1061
#define FLEX_CTR_ING_COUNTER_TABLE_1_SER_CONTROL_INST0r 1062
#define FLEX_CTR_ING_COUNTER_TABLE_1_SER_CONTROL_INST1r 1063
#define FLEX_CTR_ING_COUNTER_TABLE_2_INST0m 1064
#define FLEX_CTR_ING_COUNTER_TABLE_2_INST1m 1065
#define FLEX_CTR_ING_COUNTER_TABLE_2_SER_CONTROL_INST0r 1066
#define FLEX_CTR_ING_COUNTER_TABLE_2_SER_CONTROL_INST1r 1067
#define FLEX_CTR_ING_COUNTER_TABLE_3_INST0m 1068
#define FLEX_CTR_ING_COUNTER_TABLE_3_INST1m 1069
#define FLEX_CTR_ING_COUNTER_TABLE_3_SER_CONTROL_INST0r 1070
#define FLEX_CTR_ING_COUNTER_TABLE_3_SER_CONTROL_INST1r 1071
#define FLEX_CTR_ING_COUNTER_TABLE_4_INST0m 1072
#define FLEX_CTR_ING_COUNTER_TABLE_4_INST1m 1073
#define FLEX_CTR_ING_COUNTER_TABLE_4_SER_CONTROL_INST0r 1074
#define FLEX_CTR_ING_COUNTER_TABLE_4_SER_CONTROL_INST1r 1075
#define FLEX_CTR_ING_COUNTER_TABLE_5_INST0m 1076
#define FLEX_CTR_ING_COUNTER_TABLE_5_INST1m 1077
#define FLEX_CTR_ING_COUNTER_TABLE_5_SER_CONTROL_INST0r 1078
#define FLEX_CTR_ING_COUNTER_TABLE_5_SER_CONTROL_INST1r 1079
#define FLEX_CTR_ING_COUNTER_TABLE_6_INST0m 1080
#define FLEX_CTR_ING_COUNTER_TABLE_6_INST1m 1081
#define FLEX_CTR_ING_COUNTER_TABLE_6_SER_CONTROL_INST0r 1082
#define FLEX_CTR_ING_COUNTER_TABLE_6_SER_CONTROL_INST1r 1083
#define FLEX_CTR_ING_COUNTER_TABLE_7_INST0m 1084
#define FLEX_CTR_ING_COUNTER_TABLE_7_INST1m 1085
#define FLEX_CTR_ING_COUNTER_TABLE_7_SER_CONTROL_INST0r 1086
#define FLEX_CTR_ING_COUNTER_TABLE_7_SER_CONTROL_INST1r 1087
#define FLEX_CTR_ING_COUNTER_TABLE_8_INST0m 1088
#define FLEX_CTR_ING_COUNTER_TABLE_8_INST1m 1089
#define FLEX_CTR_ING_COUNTER_TABLE_8_SER_CONTROL_INST0r 1090
#define FLEX_CTR_ING_COUNTER_TABLE_8_SER_CONTROL_INST1r 1091
#define FLEX_CTR_ING_COUNTER_TABLE_9_INST0m 1092
#define FLEX_CTR_ING_COUNTER_TABLE_9_INST1m 1093
#define FLEX_CTR_ING_COUNTER_TABLE_9_SER_CONTROL_INST0r 1094
#define FLEX_CTR_ING_COUNTER_TABLE_9_SER_CONTROL_INST1r 1095
#define FLEX_CTR_ING_COUNTER_TRIGGER_ACTIVE_INST0r 1096
#define FLEX_CTR_ING_COUNTER_TRIGGER_ACTIVE_INST1r 1097
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_0_INST0r 1098
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_0_INST1r 1099
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_10_INST0r 1100
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_10_INST1r 1101
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_11_INST0r 1102
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_11_INST1r 1103
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_12_INST0r 1104
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_12_INST1r 1105
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_13_INST0r 1106
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_13_INST1r 1107
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_14_INST0r 1108
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_14_INST1r 1109
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_15_INST0r 1110
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_15_INST1r 1111
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_16_INST0r 1112
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_16_INST1r 1113
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_17_INST0r 1114
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_17_INST1r 1115
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_18_INST0r 1116
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_18_INST1r 1117
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_19_INST0r 1118
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_19_INST1r 1119
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_1_INST0r 1120
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_1_INST1r 1121
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_20_INST0r 1122
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_20_INST1r 1123
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_21_INST0r 1124
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_21_INST1r 1125
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_22_INST0r 1126
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_22_INST1r 1127
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_23_INST0r 1128
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_23_INST1r 1129
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_24_INST0r 1130
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_24_INST1r 1131
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_25_INST0r 1132
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_25_INST1r 1133
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_26_INST0r 1134
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_26_INST1r 1135
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_27_INST0r 1136
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_27_INST1r 1137
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_28_INST0r 1138
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_28_INST1r 1139
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_29_INST0r 1140
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_29_INST1r 1141
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_2_INST0r 1142
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_2_INST1r 1143
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_30_INST0r 1144
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_30_INST1r 1145
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_31_INST0r 1146
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_31_INST1r 1147
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_3_INST0r 1148
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_3_INST1r 1149
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_4_INST0r 1150
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_4_INST1r 1151
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_5_INST0r 1152
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_5_INST1r 1153
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_6_INST0r 1154
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_6_INST1r 1155
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_7_INST0r 1156
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_7_INST1r 1157
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_8_INST0r 1158
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_8_INST1r 1159
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_9_INST0r 1160
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_9_INST1r 1161
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_0_INST0r 1162
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_0_INST1r 1163
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_10_INST0r 1164
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_10_INST1r 1165
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_11_INST0r 1166
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_11_INST1r 1167
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_1_INST0r 1168
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_1_INST1r 1169
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_2_INST0r 1170
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_2_INST1r 1171
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_3_INST0r 1172
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_3_INST1r 1173
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_4_INST0r 1174
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_4_INST1r 1175
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_5_INST0r 1176
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_5_INST1r 1177
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_6_INST0r 1178
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_6_INST1r 1179
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_7_INST0r 1180
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_7_INST1r 1181
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_8_INST0r 1182
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_8_INST1r 1183
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_9_INST0r 1184
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_9_INST1r 1185
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_0_INST0r 1186
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_0_INST1r 1187
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_10_INST0r 1188
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_10_INST1r 1189
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_11_INST0r 1190
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_11_INST1r 1191
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_1_INST0r 1192
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_1_INST1r 1193
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_2_INST0r 1194
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_2_INST1r 1195
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_3_INST0r 1196
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_3_INST1r 1197
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_4_INST0r 1198
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_4_INST1r 1199
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_5_INST0r 1200
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_5_INST1r 1201
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_6_INST0r 1202
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_6_INST1r 1203
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_7_INST0r 1204
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_7_INST1r 1205
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_8_INST0r 1206
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_8_INST1r 1207
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_9_INST0r 1208
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_9_INST1r 1209
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_0_INST0r 1210
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_0_INST1r 1211
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_10_INST0r 1212
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_10_INST1r 1213
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_11_INST0r 1214
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_11_INST1r 1215
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_1_INST0r 1216
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_1_INST1r 1217
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_2_INST0r 1218
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_2_INST1r 1219
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_3_INST0r 1220
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_3_INST1r 1221
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_4_INST0r 1222
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_4_INST1r 1223
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_5_INST0r 1224
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_5_INST1r 1225
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_6_INST0r 1226
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_6_INST1r 1227
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_7_INST0r 1228
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_7_INST1r 1229
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_8_INST0r 1230
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_8_INST1r 1231
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_9_INST0r 1232
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_9_INST1r 1233
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_0_INST0r 1234
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_0_INST1r 1235
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_10_INST0r 1236
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_10_INST1r 1237
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_11_INST0r 1238
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_11_INST1r 1239
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_1_INST0r 1240
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_1_INST1r 1241
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_2_INST0r 1242
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_2_INST1r 1243
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_3_INST0r 1244
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_3_INST1r 1245
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_4_INST0r 1246
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_4_INST1r 1247
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_5_INST0r 1248
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_5_INST1r 1249
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_6_INST0r 1250
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_6_INST1r 1251
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_7_INST0r 1252
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_7_INST1r 1253
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_8_INST0r 1254
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_8_INST1r 1255
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_9_INST0r 1256
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_9_INST1r 1257
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_0_INST0r 1258
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_0_INST1r 1259
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_10_INST0r 1260
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_10_INST1r 1261
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_11_INST0r 1262
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_11_INST1r 1263
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_1_INST0r 1264
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_1_INST1r 1265
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_2_INST0r 1266
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_2_INST1r 1267
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_3_INST0r 1268
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_3_INST1r 1269
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_4_INST0r 1270
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_4_INST1r 1271
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_5_INST0r 1272
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_5_INST1r 1273
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_6_INST0r 1274
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_6_INST1r 1275
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_7_INST0r 1276
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_7_INST1r 1277
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_8_INST0r 1278
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_8_INST1r 1279
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_9_INST0r 1280
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_9_INST1r 1281
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_0_INST0r 1282
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_0_INST1r 1283
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_10_INST0r 1284
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_10_INST1r 1285
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_11_INST0r 1286
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_11_INST1r 1287
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_1_INST0r 1288
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_1_INST1r 1289
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_2_INST0r 1290
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_2_INST1r 1291
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_3_INST0r 1292
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_3_INST1r 1293
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_4_INST0r 1294
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_4_INST1r 1295
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_5_INST0r 1296
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_5_INST1r 1297
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_6_INST0r 1298
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_6_INST1r 1299
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_7_INST0r 1300
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_7_INST1r 1301
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_8_INST0r 1302
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_8_INST1r 1303
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_9_INST0r 1304
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_9_INST1r 1305
#define FLEX_CTR_ING_FC_ACTION_MISCONFIG_COUNTER_INST0r 1306
#define FLEX_CTR_ING_FC_ACTION_MISCONFIG_COUNTER_INST1r 1307
#define FLEX_CTR_ING_FC_TOO_MANY_ACTIONS_COUNTER_INST0r 1308
#define FLEX_CTR_ING_FC_TOO_MANY_ACTIONS_COUNTER_INST1r 1309
#define FLEX_CTR_ING_GROUP_ACTION_0_INST0r 1310
#define FLEX_CTR_ING_GROUP_ACTION_0_INST1r 1311
#define FLEX_CTR_ING_GROUP_ACTION_1_INST0r 1312
#define FLEX_CTR_ING_GROUP_ACTION_1_INST1r 1313
#define FLEX_CTR_ING_GROUP_ACTION_2_INST0r 1314
#define FLEX_CTR_ING_GROUP_ACTION_2_INST1r 1315
#define FLEX_CTR_ING_GROUP_ACTION_3_INST0r 1316
#define FLEX_CTR_ING_GROUP_ACTION_3_INST1r 1317
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_0_INST0r 1318
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_0_INST1r 1319
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_1_INST0r 1320
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_1_INST1r 1321
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_2_INST0r 1322
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_2_INST1r 1323
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_3_INST0r 1324
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_3_INST1r 1325
#define FLEX_CTR_ING_INTR_ENABLEr 1326
#define FLEX_CTR_ING_INTR_STATUSr 1327
#define FLEX_CTR_ING_MEM_RST_CTRLr 1328
#define FLEX_CTR_ING_MEM_RST_STATUSr 1329
#define FLEX_CTR_ING_MISC_CTRLr 1330
#define FLEX_CTR_ING_OBJECT_QUANTIZATION_CTRL_INST0r 1331
#define FLEX_CTR_ING_OBJECT_QUANTIZATION_CTRL_INST1r 1332
#define FLEX_CTR_ING_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST0m 1333
#define FLEX_CTR_ING_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST1m 1334
#define FLEX_CTR_ING_RAM_TM_CONTROL_INST0r 1335
#define FLEX_CTR_ING_RAM_TM_CONTROL_INST1r 1336
#define FLEX_CTR_ING_SER_FIFOm 1337
#define FLEX_CTR_ING_SER_FIFO_CTRLr 1338
#define FLEX_CTR_ING_SER_FIFO_STATUSr 1339
#define FLEX_CTR_SBS_CONTROLr 1340
#define FLOW_COUNT_CONTROL_0r 1341
#define FLOW_COUNT_CONTROL_1r 1342
#define FLOW_COUNT_PORT_CONTEXTm 1343
#define FP_TMr 1344
#define FP_UDF_OFFSETm 1345
#define FP_UDF_TCAMm 1346
#define FROM_REMOTE_CPU_DA0r 1347
#define FROM_REMOTE_CPU_DA1r 1348
#define FROM_REMOTE_CPU_DAr 1349
#define FROM_REMOTE_CPU_ETHERTYPEr 1350
#define FROM_REMOTE_CPU_SIGNATUREr 1351
#define GLOBAL_MPLS_RANGE_1_LOWERr 1352
#define GLOBAL_MPLS_RANGE_1_UPPERr 1353
#define GLOBAL_MPLS_RANGE_2_LOWERr 1354
#define GLOBAL_MPLS_RANGE_2_UPPERr 1355
#define GLOBAL_MPLS_RANGE_LOWERr 1356
#define GLOBAL_MPLS_RANGE_UPPERr 1357
#define GTP_PORT_TABLEm 1358
#define HASH_CONTROLr 1359
#define IADAPT_HW_CONFIGr 1360
#define ICMP_ERROR_TYPEr 1361
#define IDB_CA0_BUFFER_CONFIGr 1362
#define IDB_CA0_CONTROLr 1363
#define IDB_CA0_CT_CONTROLr 1364
#define IDB_CA0_DBG_Ar 1365
#define IDB_CA0_DBG_Br 1366
#define IDB_CA0_HW_STATUSr 1367
#define IDB_CA0_HW_STATUS_1r 1368
#define IDB_CA0_HW_STATUS_2r 1369
#define IDB_CA0_SER_CONTROLr 1370
#define IDB_CA1_BUFFER_CONFIGr 1371
#define IDB_CA1_CONTROLr 1372
#define IDB_CA1_CT_CONTROLr 1373
#define IDB_CA1_DBG_Ar 1374
#define IDB_CA1_DBG_Br 1375
#define IDB_CA1_HW_STATUSr 1376
#define IDB_CA1_HW_STATUS_1r 1377
#define IDB_CA1_HW_STATUS_2r 1378
#define IDB_CA1_SER_CONTROLr 1379
#define IDB_CA2_BUFFER_CONFIGr 1380
#define IDB_CA2_CONTROLr 1381
#define IDB_CA2_CT_CONTROLr 1382
#define IDB_CA2_DBG_Ar 1383
#define IDB_CA2_DBG_Br 1384
#define IDB_CA2_HW_STATUSr 1385
#define IDB_CA2_HW_STATUS_1r 1386
#define IDB_CA2_HW_STATUS_2r 1387
#define IDB_CA2_SER_CONTROLr 1388
#define IDB_CA3_BUFFER_CONFIGr 1389
#define IDB_CA3_CONTROLr 1390
#define IDB_CA3_CT_CONTROLr 1391
#define IDB_CA3_DBG_Ar 1392
#define IDB_CA3_DBG_Br 1393
#define IDB_CA3_HW_STATUSr 1394
#define IDB_CA3_HW_STATUS_1r 1395
#define IDB_CA3_HW_STATUS_2r 1396
#define IDB_CA3_SER_CONTROLr 1397
#define IDB_CA_AUX_BUFFER_CONFIGr 1398
#define IDB_CA_AUX_CONTROLr 1399
#define IDB_CA_AUX_ECC_STATUSr 1400
#define IDB_CA_AUX_HW_STATUSr 1401
#define IDB_CA_AUX_SER_CONTROLr 1402
#define IDB_CA_CONTROL_1r 1403
#define IDB_CA_CONTROL_2r 1404
#define IDB_CA_ECC_STATUSr 1405
#define IDB_CA_RAM_CONTROLr 1406
#define IDB_DBG_Br 1407
#define IDB_INTR_ENABLEr 1408
#define IDB_INTR_STATUSr 1409
#define IDB_NULL_SLOT_PORT_NUMr 1410
#define IDB_OBM0_BUFFER_CONFIGr 1411
#define IDB_OBM0_CONTROLr 1412
#define IDB_OBM0_CTRL_ECC_STATUSr 1413
#define IDB_OBM0_CT_THRESHOLDr 1414
#define IDB_OBM0_DATA_ECC_STATUSr 1415
#define IDB_OBM0_DBG_Ar 1416
#define IDB_OBM0_DBG_Br 1417
#define IDB_OBM0_DSCP_MAP_PORT0m 1418
#define IDB_OBM0_DSCP_MAP_PORT1m 1419
#define IDB_OBM0_DSCP_MAP_PORT2m 1420
#define IDB_OBM0_DSCP_MAP_PORT3m 1421
#define IDB_OBM0_ETAG_MAP_PORT0m 1422
#define IDB_OBM0_ETAG_MAP_PORT1m 1423
#define IDB_OBM0_ETAG_MAP_PORT2m 1424
#define IDB_OBM0_ETAG_MAP_PORT3m 1425
#define IDB_OBM0_FC_THRESHOLDr 1426
#define IDB_OBM0_FC_THRESHOLD_1r 1427
#define IDB_OBM0_FLOW_CONTROL_CONFIGr 1428
#define IDB_OBM0_FLOW_CONTROL_EVENT_COUNTr 1429
#define IDB_OBM0_GSH_ETHERTYPEr 1430
#define IDB_OBM0_HW_STATUSr 1431
#define IDB_OBM0_INNER_TPIDr 1432
#define IDB_OBM0_IOM_STATS_WINDOW_RESULTSm 1433
#define IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNTr 1434
#define IDB_OBM0_LOSSLESS0_PKT_DROP_COUNTr 1435
#define IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNTr 1436
#define IDB_OBM0_LOSSLESS1_PKT_DROP_COUNTr 1437
#define IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNTr 1438
#define IDB_OBM0_LOSSY_HI_PKT_DROP_COUNTr 1439
#define IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNTr 1440
#define IDB_OBM0_LOSSY_LO_PKT_DROP_COUNTr 1441
#define IDB_OBM0_MAX_USAGEr 1442
#define IDB_OBM0_MAX_USAGE_1r 1443
#define IDB_OBM0_MAX_USAGE_SELECTr 1444
#define IDB_OBM0_MONITOR_STATS_CONFIGr 1445
#define IDB_OBM0_NIV_ETHERTYPEr 1446
#define IDB_OBM0_OPAQUE_TAG_CONFIGr 1447
#define IDB_OBM0_OPAQUE_TAG_CONFIG_0r 1448
#define IDB_OBM0_OPAQUE_TAG_CONFIG_1r 1449
#define IDB_OBM0_OUTER_TPIDr 1450
#define IDB_OBM0_OUTER_TPID_0r 1451
#define IDB_OBM0_OUTER_TPID_1r 1452
#define IDB_OBM0_OUTER_TPID_2r 1453
#define IDB_OBM0_OUTER_TPID_3r 1454
#define IDB_OBM0_OVERSUB_MON_ECC_STATUSr 1455
#define IDB_OBM0_PE_ETHERTYPEr 1456
#define IDB_OBM0_PORT_CONFIGr 1457
#define IDB_OBM0_PRI_MAP_PORT0m 1458
#define IDB_OBM0_PRI_MAP_PORT1m 1459
#define IDB_OBM0_PRI_MAP_PORT2m 1460
#define IDB_OBM0_PRI_MAP_PORT3m 1461
#define IDB_OBM0_PROTOCOL_CONTROL_0r 1462
#define IDB_OBM0_PROTOCOL_CONTROL_1r 1463
#define IDB_OBM0_PROTOCOL_CONTROL_2r 1464
#define IDB_OBM0_RAM_CONTROLr 1465
#define IDB_OBM0_SER_CONTROLr 1466
#define IDB_OBM0_SHARED_CONFIGr 1467
#define IDB_OBM0_TC_MAP_PORT0m 1468
#define IDB_OBM0_TC_MAP_PORT1m 1469
#define IDB_OBM0_TC_MAP_PORT2m 1470
#define IDB_OBM0_TC_MAP_PORT3m 1471
#define IDB_OBM0_TDMr 1472
#define IDB_OBM0_THRESHOLDr 1473
#define IDB_OBM0_THRESHOLD_1r 1474
#define IDB_OBM0_USAGEr 1475
#define IDB_OBM0_USAGE_1r 1476
#define IDB_OBM1_BUFFER_CONFIGr 1477
#define IDB_OBM1_CONTROLr 1478
#define IDB_OBM1_CTRL_ECC_STATUSr 1479
#define IDB_OBM1_CT_THRESHOLDr 1480
#define IDB_OBM1_DATA_ECC_STATUSr 1481
#define IDB_OBM1_DBG_Ar 1482
#define IDB_OBM1_DBG_Br 1483
#define IDB_OBM1_DSCP_MAP_PORT0m 1484
#define IDB_OBM1_DSCP_MAP_PORT1m 1485
#define IDB_OBM1_DSCP_MAP_PORT2m 1486
#define IDB_OBM1_DSCP_MAP_PORT3m 1487
#define IDB_OBM1_ETAG_MAP_PORT0m 1488
#define IDB_OBM1_ETAG_MAP_PORT1m 1489
#define IDB_OBM1_ETAG_MAP_PORT2m 1490
#define IDB_OBM1_ETAG_MAP_PORT3m 1491
#define IDB_OBM1_FC_THRESHOLDr 1492
#define IDB_OBM1_FC_THRESHOLD_1r 1493
#define IDB_OBM1_FLOW_CONTROL_CONFIGr 1494
#define IDB_OBM1_FLOW_CONTROL_EVENT_COUNTr 1495
#define IDB_OBM1_GSH_ETHERTYPEr 1496
#define IDB_OBM1_HW_STATUSr 1497
#define IDB_OBM1_INNER_TPIDr 1498
#define IDB_OBM1_IOM_STATS_WINDOW_RESULTSm 1499
#define IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNTr 1500
#define IDB_OBM1_LOSSLESS0_PKT_DROP_COUNTr 1501
#define IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNTr 1502
#define IDB_OBM1_LOSSLESS1_PKT_DROP_COUNTr 1503
#define IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNTr 1504
#define IDB_OBM1_LOSSY_HI_PKT_DROP_COUNTr 1505
#define IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNTr 1506
#define IDB_OBM1_LOSSY_LO_PKT_DROP_COUNTr 1507
#define IDB_OBM1_MAX_USAGEr 1508
#define IDB_OBM1_MAX_USAGE_1r 1509
#define IDB_OBM1_MAX_USAGE_SELECTr 1510
#define IDB_OBM1_MONITOR_STATS_CONFIGr 1511
#define IDB_OBM1_NIV_ETHERTYPEr 1512
#define IDB_OBM1_OPAQUE_TAG_CONFIGr 1513
#define IDB_OBM1_OPAQUE_TAG_CONFIG_0r 1514
#define IDB_OBM1_OPAQUE_TAG_CONFIG_1r 1515
#define IDB_OBM1_OUTER_TPIDr 1516
#define IDB_OBM1_OUTER_TPID_0r 1517
#define IDB_OBM1_OUTER_TPID_1r 1518
#define IDB_OBM1_OUTER_TPID_2r 1519
#define IDB_OBM1_OUTER_TPID_3r 1520
#define IDB_OBM1_OVERSUB_MON_ECC_STATUSr 1521
#define IDB_OBM1_PE_ETHERTYPEr 1522
#define IDB_OBM1_PORT_CONFIGr 1523
#define IDB_OBM1_PRI_MAP_PORT0m 1524
#define IDB_OBM1_PRI_MAP_PORT1m 1525
#define IDB_OBM1_PRI_MAP_PORT2m 1526
#define IDB_OBM1_PRI_MAP_PORT3m 1527
#define IDB_OBM1_PROTOCOL_CONTROL_0r 1528
#define IDB_OBM1_PROTOCOL_CONTROL_1r 1529
#define IDB_OBM1_PROTOCOL_CONTROL_2r 1530
#define IDB_OBM1_RAM_CONTROLr 1531
#define IDB_OBM1_SER_CONTROLr 1532
#define IDB_OBM1_SHARED_CONFIGr 1533
#define IDB_OBM1_TC_MAP_PORT0m 1534
#define IDB_OBM1_TC_MAP_PORT1m 1535
#define IDB_OBM1_TC_MAP_PORT2m 1536
#define IDB_OBM1_TC_MAP_PORT3m 1537
#define IDB_OBM1_TDMr 1538
#define IDB_OBM1_THRESHOLDr 1539
#define IDB_OBM1_THRESHOLD_1r 1540
#define IDB_OBM1_USAGEr 1541
#define IDB_OBM1_USAGE_1r 1542
#define IDB_OBM2_BUFFER_CONFIGr 1543
#define IDB_OBM2_CONTROLr 1544
#define IDB_OBM2_CTRL_ECC_STATUSr 1545
#define IDB_OBM2_CT_THRESHOLDr 1546
#define IDB_OBM2_DATA_ECC_STATUSr 1547
#define IDB_OBM2_DBG_Ar 1548
#define IDB_OBM2_DBG_Br 1549
#define IDB_OBM2_DSCP_MAP_PORT0m 1550
#define IDB_OBM2_DSCP_MAP_PORT1m 1551
#define IDB_OBM2_DSCP_MAP_PORT2m 1552
#define IDB_OBM2_DSCP_MAP_PORT3m 1553
#define IDB_OBM2_ETAG_MAP_PORT0m 1554
#define IDB_OBM2_ETAG_MAP_PORT1m 1555
#define IDB_OBM2_ETAG_MAP_PORT2m 1556
#define IDB_OBM2_ETAG_MAP_PORT3m 1557
#define IDB_OBM2_FC_THRESHOLDr 1558
#define IDB_OBM2_FC_THRESHOLD_1r 1559
#define IDB_OBM2_FLOW_CONTROL_CONFIGr 1560
#define IDB_OBM2_FLOW_CONTROL_EVENT_COUNTr 1561
#define IDB_OBM2_GSH_ETHERTYPEr 1562
#define IDB_OBM2_HW_STATUSr 1563
#define IDB_OBM2_INNER_TPIDr 1564
#define IDB_OBM2_IOM_STATS_WINDOW_RESULTSm 1565
#define IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNTr 1566
#define IDB_OBM2_LOSSLESS0_PKT_DROP_COUNTr 1567
#define IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNTr 1568
#define IDB_OBM2_LOSSLESS1_PKT_DROP_COUNTr 1569
#define IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNTr 1570
#define IDB_OBM2_LOSSY_HI_PKT_DROP_COUNTr 1571
#define IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNTr 1572
#define IDB_OBM2_LOSSY_LO_PKT_DROP_COUNTr 1573
#define IDB_OBM2_MAX_USAGEr 1574
#define IDB_OBM2_MAX_USAGE_1r 1575
#define IDB_OBM2_MAX_USAGE_SELECTr 1576
#define IDB_OBM2_MONITOR_STATS_CONFIGr 1577
#define IDB_OBM2_NIV_ETHERTYPEr 1578
#define IDB_OBM2_OPAQUE_TAG_CONFIGr 1579
#define IDB_OBM2_OPAQUE_TAG_CONFIG_0r 1580
#define IDB_OBM2_OPAQUE_TAG_CONFIG_1r 1581
#define IDB_OBM2_OUTER_TPIDr 1582
#define IDB_OBM2_OUTER_TPID_0r 1583
#define IDB_OBM2_OUTER_TPID_1r 1584
#define IDB_OBM2_OUTER_TPID_2r 1585
#define IDB_OBM2_OUTER_TPID_3r 1586
#define IDB_OBM2_OVERSUB_MON_ECC_STATUSr 1587
#define IDB_OBM2_PE_ETHERTYPEr 1588
#define IDB_OBM2_PORT_CONFIGr 1589
#define IDB_OBM2_PRI_MAP_PORT0m 1590
#define IDB_OBM2_PRI_MAP_PORT1m 1591
#define IDB_OBM2_PRI_MAP_PORT2m 1592
#define IDB_OBM2_PRI_MAP_PORT3m 1593
#define IDB_OBM2_PROTOCOL_CONTROL_0r 1594
#define IDB_OBM2_PROTOCOL_CONTROL_1r 1595
#define IDB_OBM2_PROTOCOL_CONTROL_2r 1596
#define IDB_OBM2_RAM_CONTROLr 1597
#define IDB_OBM2_SER_CONTROLr 1598
#define IDB_OBM2_SHARED_CONFIGr 1599
#define IDB_OBM2_TC_MAP_PORT0m 1600
#define IDB_OBM2_TC_MAP_PORT1m 1601
#define IDB_OBM2_TC_MAP_PORT2m 1602
#define IDB_OBM2_TC_MAP_PORT3m 1603
#define IDB_OBM2_TDMr 1604
#define IDB_OBM2_THRESHOLDr 1605
#define IDB_OBM2_THRESHOLD_1r 1606
#define IDB_OBM2_USAGEr 1607
#define IDB_OBM2_USAGE_1r 1608
#define IDB_OBM3_BUFFER_CONFIGr 1609
#define IDB_OBM3_CONTROLr 1610
#define IDB_OBM3_CTRL_ECC_STATUSr 1611
#define IDB_OBM3_CT_THRESHOLDr 1612
#define IDB_OBM3_DATA_ECC_STATUSr 1613
#define IDB_OBM3_DBG_Ar 1614
#define IDB_OBM3_DBG_Br 1615
#define IDB_OBM3_DSCP_MAP_PORT0m 1616
#define IDB_OBM3_DSCP_MAP_PORT1m 1617
#define IDB_OBM3_DSCP_MAP_PORT2m 1618
#define IDB_OBM3_DSCP_MAP_PORT3m 1619
#define IDB_OBM3_ETAG_MAP_PORT0m 1620
#define IDB_OBM3_ETAG_MAP_PORT1m 1621
#define IDB_OBM3_ETAG_MAP_PORT2m 1622
#define IDB_OBM3_ETAG_MAP_PORT3m 1623
#define IDB_OBM3_FC_THRESHOLDr 1624
#define IDB_OBM3_FC_THRESHOLD_1r 1625
#define IDB_OBM3_FLOW_CONTROL_CONFIGr 1626
#define IDB_OBM3_FLOW_CONTROL_EVENT_COUNTr 1627
#define IDB_OBM3_GSH_ETHERTYPEr 1628
#define IDB_OBM3_HW_STATUSr 1629
#define IDB_OBM3_INNER_TPIDr 1630
#define IDB_OBM3_IOM_STATS_WINDOW_RESULTSm 1631
#define IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNTr 1632
#define IDB_OBM3_LOSSLESS0_PKT_DROP_COUNTr 1633
#define IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNTr 1634
#define IDB_OBM3_LOSSLESS1_PKT_DROP_COUNTr 1635
#define IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNTr 1636
#define IDB_OBM3_LOSSY_HI_PKT_DROP_COUNTr 1637
#define IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNTr 1638
#define IDB_OBM3_LOSSY_LO_PKT_DROP_COUNTr 1639
#define IDB_OBM3_MAX_USAGEr 1640
#define IDB_OBM3_MAX_USAGE_1r 1641
#define IDB_OBM3_MAX_USAGE_SELECTr 1642
#define IDB_OBM3_MONITOR_STATS_CONFIGr 1643
#define IDB_OBM3_NIV_ETHERTYPEr 1644
#define IDB_OBM3_OPAQUE_TAG_CONFIGr 1645
#define IDB_OBM3_OPAQUE_TAG_CONFIG_0r 1646
#define IDB_OBM3_OPAQUE_TAG_CONFIG_1r 1647
#define IDB_OBM3_OUTER_TPIDr 1648
#define IDB_OBM3_OUTER_TPID_0r 1649
#define IDB_OBM3_OUTER_TPID_1r 1650
#define IDB_OBM3_OUTER_TPID_2r 1651
#define IDB_OBM3_OUTER_TPID_3r 1652
#define IDB_OBM3_OVERSUB_MON_ECC_STATUSr 1653
#define IDB_OBM3_PE_ETHERTYPEr 1654
#define IDB_OBM3_PORT_CONFIGr 1655
#define IDB_OBM3_PRI_MAP_PORT0m 1656
#define IDB_OBM3_PRI_MAP_PORT1m 1657
#define IDB_OBM3_PRI_MAP_PORT2m 1658
#define IDB_OBM3_PRI_MAP_PORT3m 1659
#define IDB_OBM3_PROTOCOL_CONTROL_0r 1660
#define IDB_OBM3_PROTOCOL_CONTROL_1r 1661
#define IDB_OBM3_PROTOCOL_CONTROL_2r 1662
#define IDB_OBM3_RAM_CONTROLr 1663
#define IDB_OBM3_SER_CONTROLr 1664
#define IDB_OBM3_SHARED_CONFIGr 1665
#define IDB_OBM3_TC_MAP_PORT0m 1666
#define IDB_OBM3_TC_MAP_PORT1m 1667
#define IDB_OBM3_TC_MAP_PORT2m 1668
#define IDB_OBM3_TC_MAP_PORT3m 1669
#define IDB_OBM3_TDMr 1670
#define IDB_OBM3_THRESHOLDr 1671
#define IDB_OBM3_THRESHOLD_1r 1672
#define IDB_OBM3_USAGEr 1673
#define IDB_OBM3_USAGE_1r 1674
#define IDB_OBM_MONITOR_CONFIGr 1675
#define IDB_PA_RESET_CONTROLr 1676
#define IDB_PFC_MON_CONFIGr 1677
#define IDB_PFC_MON_ECC_STATUSr 1678
#define IDB_PFC_MON_INITr 1679
#define IDB_PFC_MON_SER_CONTROLr 1680
#define IFA_DETECT_CONFIG_0r 1681
#define IFA_HDR_CONFIGr 1682
#define IFP_AND_REDIRECTION_PROFILEm 1683
#define IFP_CAM_DBGCTRLr 1684
#define IFP_CONFIGr 1685
#define IFP_COS_MAPm 1686
#define IFP_DROP_VECTOR_MASKm 1687
#define IFP_ECMP_HASH_CONTROLr 1688
#define IFP_EGRESS_PORT_CHECK_FOR_DROPm 1689
#define IFP_EGRESS_PORT_CHECK_FOR_REDIRECTm 1690
#define IFP_HW_CONFIGr 1691
#define IFP_I2E_CLASSID_SELECTm 1692
#define IFP_KEY_GEN_PROGRAM_PROFILE2m 1693
#define IFP_KEY_GEN_PROGRAM_PROFILEm 1694
#define IFP_KEY_GEN_PROGRAM_PROFILE_ISDWm 1695
#define IFP_LOGICAL_TABLE_ACTION_PRIORITYm 1696
#define IFP_LOGICAL_TABLE_CONFIGr 1697
#define IFP_LOGICAL_TABLE_SELECTm 1698
#define IFP_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_1_64r 1699
#define IFP_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_64r 1700
#define IFP_LOGICAL_TABLE_SELECT_CAM_BIST_STATUSr 1701
#define IFP_LOGICAL_TABLE_SELECT_CAM_DBGCTRLr 1702
#define IFP_LOGICAL_TABLE_SELECT_CONFIGr 1703
#define IFP_LOGICAL_TABLE_SELECT_DATA_CTRLr 1704
#define IFP_LOGICAL_TABLE_SELECT_DATA_ONLYm 1705
#define IFP_LOGICAL_TABLE_SELECT_TCAM_ONLYm 1706
#define IFP_LOGICAL_TABLE_SELECT_TMr 1707
#define IFP_METER_CONTROLr 1708
#define IFP_METER_TABLE_INST0m 1709
#define IFP_METER_TABLE_INST1m 1710
#define IFP_OR_REDIRECTION_PROFILEm 1711
#define IFP_PARITY_CONTROLr 1712
#define IFP_POLICY_TABLEm 1713
#define IFP_PORT_METER_MAPm 1714
#define IFP_RANGE_CHECKm 1715
#define IFP_RANGE_CHECK_MASK_Am 1716
#define IFP_RANGE_CHECK_MASK_Bm 1717
#define IFP_REFRESH_CONFIGr 1718
#define IFP_SLICE_METER_MAP_ENABLEr 1719
#define IFP_SPARE_DEBUGr 1720
#define IFP_TCAMm 1721
#define IFP_TCAM_POOL0_BIST_STATUSr 1722
#define IFP_TCAM_POOL0_CAM_BIST_CONFIG_1_64r 1723
#define IFP_TCAM_POOL0_CAM_BIST_CONFIG_64r 1724
#define IFP_TCAM_POOL1_BIST_STATUSr 1725
#define IFP_TCAM_POOL1_CAM_BIST_CONFIG_1_64r 1726
#define IFP_TCAM_POOL1_CAM_BIST_CONFIG_64r 1727
#define IFP_TCAM_POOL2_BIST_STATUSr 1728
#define IFP_TCAM_POOL2_CAM_BIST_CONFIG_1_64r 1729
#define IFP_TCAM_POOL2_CAM_BIST_CONFIG_64r 1730
#define IFWD1_EN_COR_ERR_RPTr 1731
#define IFWD1_HW_CONFIGr 1732
#define IFWD1_RAM_DBGCTRL_0_64r 1733
#define IFWD1_SER_CONTROLr 1734
#define IFWD2_HW_CONFIGr 1735
#define IGMP_MLD_PKT_CONTROLr 1736
#define ILPM_SER_CONTROLr 1737
#define IMRP4_64r 1738
#define IMRP6_64r 1739
#define ING_1588_INGRESS_CTRLm 1740
#define ING_1588_PARSING_CONTROLr 1741
#define ING_CONFIG_64r 1742
#define ING_DEST_PORT_ENABLEm 1743
#define ING_DII_AUX_ARB_CONTROLr 1744
#define ING_DII_DEBUG_CONFIGr 1745
#define ING_DII_DPP_CTRLr 1746
#define ING_DII_ECC_CONTROLr 1747
#define ING_DII_EVENT_FIFO_STATUSr 1748
#define ING_DII_EVENT_FIFO_STATUS_1r 1749
#define ING_DII_HW_RESET_CONTROL_0r 1750
#define ING_DII_HW_STATUSr 1751
#define ING_DII_INTR_ENABLEr 1752
#define ING_DII_INTR_STATUSr 1753
#define ING_DII_NULL_SLOT_CFGr 1754
#define ING_DII_Q_BEGINr 1755
#define ING_DII_RAM_CONTROLr 1756
#define ING_DII_SER_CONTROL_0r 1757
#define ING_DII_SER_CONTROL_1r 1758
#define ING_DII_SER_SCAN_CONFIGr 1759
#define ING_DII_SER_SCAN_STATUSr 1760
#define ING_DOI_EVENT_FIFO_STATUSr 1761
#define ING_DOI_INTR_ENABLEr 1762
#define ING_DOI_INTR_STATUSr 1763
#define ING_DOI_RAM_CONTROLr 1764
#define ING_DOI_SER_CONTROLr 1765
#define ING_DOI_SER_FIFOm 1766
#define ING_DOI_SER_FIFO_CTRLr 1767
#define ING_DOI_SER_FIFO_STATUSr 1768
#define ING_ECN_COUNTER_64r 1769
#define ING_EGRMSKBMAPm 1770
#define ING_EN_EFILTER_BITMAPm 1771
#define ING_EVENT_DEBUGr 1772
#define ING_EVENT_DEBUG_2r 1773
#define ING_EVENT_DEBUG_3r 1774
#define ING_EVENT_DEBUG_4r 1775
#define ING_EVENT_MASK_0m 1776
#define ING_EVENT_MASK_1m 1777
#define ING_EVENT_MASK_2m 1778
#define ING_EVENT_MASK_3m 1779
#define ING_EVENT_MASK_4m 1780
#define ING_EVENT_MASK_5m 1781
#define ING_EVENT_MASK_6m 1782
#define ING_EVENT_MASK_7m 1783
#define ING_EXP_TO_IP_ECN_MAPPINGm 1784
#define ING_FLEX_CTR_OFFSET_TABLE_0_INST0m 1785
#define ING_FLEX_CTR_OFFSET_TABLE_0_INST1m 1786
#define ING_FLEX_CTR_OFFSET_TABLE_1_INST0m 1787
#define ING_FLEX_CTR_OFFSET_TABLE_1_INST1m 1788
#define ING_FLEX_CTR_OFFSET_TABLE_2_INST0m 1789
#define ING_FLEX_CTR_OFFSET_TABLE_2_INST1m 1790
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST0r 1791
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST1r 1792
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST0r 1793
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST1r 1794
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST0r 1795
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST1r 1796
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST0r 1797
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST1r 1798
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST0r 1799
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST1r 1800
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST0r 1801
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST1r 1802
#define ING_GSH_ETHERTYPEr 1803
#define ING_GTP_CONTROLr 1804
#define ING_HASH_CONFIG_0r 1805
#define ING_IDB_TO_DEVICE_PORT_MAPm 1806
#define ING_IPV6_MC_RESERVED_ADDRESSm 1807
#define ING_L3_NEXT_HOPm 1808
#define ING_MIRROR_COS_CONTROLr 1809
#define ING_MIRROR_EVENT_PROFILEm 1810
#define ING_MIRROR_EVENT_PROFILE_DATA_ONLYm 1811
#define ING_MIRROR_EVENT_PROFILE_ONLYm 1812
#define ING_MIRROR_ON_DROP_CONFIGr 1813
#define ING_MIRROR_SESSIONm 1814
#define ING_MISC_CONFIG2r 1815
#define ING_MISC_CONFIGr 1816
#define ING_MPLS_EXP_MAPPINGm 1817
#define ING_OUTER_DOT1P_MAPPING_TABLEm 1818
#define ING_OUTER_TPIDr 1819
#define ING_OUTER_TPID_0r 1820
#define ING_OUTER_TPID_1r 1821
#define ING_OUTER_TPID_2r 1822
#define ING_OUTER_TPID_3r 1823
#define ING_PHY_TO_IDB_PORT_MAPm 1824
#define ING_PRI_CNG_MAPm 1825
#define ING_PROC_CONTROLr 1826
#define ING_SCTP_CONTROLr 1827
#define ING_SER_FIFOm 1828
#define ING_SER_FIFO_CTRLr 1829
#define ING_SRV6_CONTROLr 1830
#define ING_SRV6_CONTROL_1r 1831
#define ING_SRV6_CONTROL_2r 1832
#define ING_SRV6_CONTROL_3r 1833
#define ING_TUNNEL_ECN_DECAPm 1834
#define ING_UNTAGGED_PHBm 1835
#define ING_VLAN_TAG_ACTION_PROFILEm 1836
#define ING_WESP_PROTO_CONTROLr 1837
#define INNER_L2_OUTER_TPIDr 1838
#define INNER_L2_OUTER_TPID_0r 1839
#define INNER_L2_OUTER_TPID_1r 1840
#define INNER_L2_OUTER_TPID_2r 1841
#define INNER_L2_OUTER_TPID_3r 1842
#define INSTRUMENTATION_TRIGGERS_ENABLEm 1843
#define INSTRUMENT_CPU_COS_CONFIGr 1844
#define INTR_CONFIG_MASKr 1845
#define INTR_CONFIG_MASK_0r 1846
#define INTR_CONFIG_MASK_1r 1847
#define INTR_CONFIG_MASK_2r 1848
#define INTR_CONFIG_MASK_3r 1849
#define INTR_CONFIG_MASK_4r 1850
#define INTR_CONFIG_MASK_5r 1851
#define INTR_CONFIG_MASK_6r 1852
#define INTR_CONFIG_MASK_7r 1853
#define INT_CN_TO_MMUIF_MAPPINGm 1854
#define INT_DP_DETECT_CONFIG_0r 1855
#define INT_DP_DETECT_CONFIG_1r 1856
#define INT_DP_DETECT_CONFIG_2r 1857
#define INT_PROCESS_CONFIGr 1858
#define INT_TURNAROUND_EN_BMAPm 1859
#define IOAM_DETECT_CONFIG_0r 1860
#define IP4_INTR_ENABLEr 1861
#define IP4_INTR_STATUSr 1862
#define IPARS_HW_CONFIGr 1863
#define IPEP_COMMON_INTR_STATUSr 1864
#define IPV4_IN_IPV6_PREFIX_MATCH_TABLEm 1865
#define IPV6_MIN_FRAG_SIZEr 1866
#define IP_DPR_LATENCY_CONFIGr 1867
#define IP_DPR_LATENCY_CONFIG_WR_ENr 1868
#define IP_OPTION_CONTROL_PROFILE_TABLEm 1869
#define IP_PROTO_MAPm 1870
#define IP_TO_CMIC_INTR_ENABLEr 1871
#define IP_TO_CMIC_INTR_STATUSr 1872
#define IP_TO_INT_CN_MAPPING_1m 1873
#define IP_TO_INT_CN_MAPPING_2m 1874
#define IP_TO_INT_CN_MAPPING_PROFILE_SELECT_1m 1875
#define IP_TO_INT_CN_MAPPING_PROFILE_SELECT_2m 1876
#define IRSEL_EN_COR_ERR_RPTr 1877
#define IRSEL_HW_CONFIGr 1878
#define IRSEL_SER_CONTROLr 1879
#define ISW_ECC_ENr 1880
#define ISW_EN_COR_ERR_RPTr 1881
#define ISW_HW_CONFIGr 1882
#define ISW_RAM_CONTROLr 1883
#define ISW_SER_CONTROLr 1884
#define IS_CAL_CONFIGr 1885
#define IS_CBMG_VALUEr 1886
#define IS_CMIC_RESERVEDr 1887
#define IS_CPU_MGMT_LB_RATIOSr 1888
#define IS_FEATURE_CTRLr 1889
#define IS_MAX_SPACINGr 1890
#define IS_MIN_CELL_SPACINGr 1891
#define IS_MIN_CELL_SPACING_EOP_TO_SOPr 1892
#define IS_MIN_PORT_PICK_SPACING_WITHIN_PKTr 1893
#define IS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYr 1894
#define IS_PKSCH_CAL_CONFIGr 1895
#define IS_PKSCH_CPU_MGMT_LB_RATIOSr 1896
#define IS_PKSCH_CREDIT_STSr 1897
#define IS_PKSCH_PKT_CREDITS_PER_PIPEr 1898
#define IS_PKSCH_PKT_CREDITS_PER_PORTr 1899
#define IS_URG_CELL_SPACINGr 1900
#define I_MIRROR_CONTROLm 1901
#define KNOWN_MCAST_BLOCK_MASKm 1902
#define L2GRE_CONTROLr 1903
#define L2MCm 1904
#define L2_ENTRY_ACTION_TABLE_Am 1905
#define L2_ENTRY_ACTION_TABLE_Bm 1906
#define L2_ENTRY_ECCm 1907
#define L2_ENTRY_HASH_CONTROLm 1908
#define L2_ENTRY_HT_DEBUG_CMDm 1909
#define L2_ENTRY_HT_DEBUG_KEYm 1910
#define L2_ENTRY_HT_DEBUG_RESULTm 1911
#define L2_ENTRY_KEY_ATTRIBUTESm 1912
#define L2_ENTRY_KEY_BUFFER_0m 1913
#define L2_ENTRY_KEY_BUFFER_1m 1914
#define L2_ENTRY_REMAP_TABLE_Am 1915
#define L2_ENTRY_REMAP_TABLE_Bm 1916
#define L2_ENTRY_SINGLEm 1917
#define L2_HITDA_ONLYm 1918
#define L2_HITSA_ONLYm 1919
#define L2_LEARN_CACHEm 1920
#define L2_LEARN_CACHE_STATUSr 1921
#define L2_LEARN_COPY_CACHE_CTRLr 1922
#define L2_USER_ENTRYm 1923
#define L2_USER_ENTRY_CAM_BIST_CONFIG_1_64r 1924
#define L2_USER_ENTRY_CAM_BIST_CONFIG_64r 1925
#define L2_USER_ENTRY_CAM_BIST_STATUSr 1926
#define L2_USER_ENTRY_CAM_DBGCTRLr 1927
#define L2_USER_ENTRY_DATA_ONLYm 1928
#define L2_USER_ENTRY_ONLYm 1929
#define L3_DEFIP_ALPM_LEVEL2m 1930
#define L3_DEFIP_ALPM_LEVEL2_ECCm 1931
#define L3_DEFIP_ALPM_LEVEL2_HIT_ONLYm 1932
#define L3_DEFIP_ALPM_LEVEL2_SINGLEm 1933
#define L3_DEFIP_ALPM_LEVEL3m 1934
#define L3_DEFIP_ALPM_LEVEL3_ECCm 1935
#define L3_DEFIP_ALPM_LEVEL3_HIT_ONLYm 1936
#define L3_DEFIP_ALPM_LEVEL3_SINGLEm 1937
#define L3_DEFIP_CAM_BIST_CONFIG_1_64r 1938
#define L3_DEFIP_CAM_BIST_CONFIG_64r 1939
#define L3_DEFIP_CAM_BIST_STATUSr 1940
#define L3_DEFIP_CAM_DBGCTRLr 1941
#define L3_DEFIP_DATA_LEVEL1m 1942
#define L3_DEFIP_DATA_LEVEL1_WIDEm 1943
#define L3_DEFIP_LEVEL1m 1944
#define L3_DEFIP_LEVEL1_HIT_ONLYm 1945
#define L3_DEFIP_LEVEL1_WIDEm 1946
#define L3_DEFIP_PAIR_LEVEL1m 1947
#define L3_DEFIP_PAIR_LEVEL1_WIDEm 1948
#define L3_DEFIP_TCAM_LEVEL1m 1949
#define L3_DEFIP_TCAM_LEVEL1_WIDEm 1950
#define L3_DEFIP_WIDE_CAM_BIST_CONFIG_1_64r 1951
#define L3_DEFIP_WIDE_CAM_BIST_CONFIG_64r 1952
#define L3_DEFIP_WIDE_CAM_BIST_STATUSr 1953
#define L3_ECMPm 1954
#define L3_ECMP_COUNTm 1955
#define L3_ECMP_GROUP_FLEX_CTR_CONTROLr 1956
#define L3_IIFm 1957
#define L3_IIF_PROFILEm 1958
#define L3_IPMCm 1959
#define L3_MTU_VALUESm 1960
#define L3_TUNNEL_ACTION_TABLE_Am 1961
#define L3_TUNNEL_ACTION_TABLE_Bm 1962
#define L3_TUNNEL_CAM_BIST_CONFIG_1_64r 1963
#define L3_TUNNEL_CAM_BIST_CONFIG_64r 1964
#define L3_TUNNEL_CAM_BIST_STATUSr 1965
#define L3_TUNNEL_CAM_CONTROLr 1966
#define L3_TUNNEL_DOUBLEm 1967
#define L3_TUNNEL_ECCm 1968
#define L3_TUNNEL_HASH_CONTROLm 1969
#define L3_TUNNEL_HT_DEBUG_CMDm 1970
#define L3_TUNNEL_HT_DEBUG_KEYm 1971
#define L3_TUNNEL_HT_DEBUG_RESULTm 1972
#define L3_TUNNEL_KEY_ATTRIBUTESm 1973
#define L3_TUNNEL_KEY_BUFFERm 1974
#define L3_TUNNEL_PAIR_TCAMm 1975
#define L3_TUNNEL_QUADm 1976
#define L3_TUNNEL_REMAP_TABLE_Am 1977
#define L3_TUNNEL_REMAP_TABLE_Bm 1978
#define L3_TUNNEL_SINGLEm 1979
#define L3_TUNNEL_TCAMm 1980
#define L3_TUNNEL_TCAM_DATA_ONLYm 1981
#define L3_TUNNEL_TCAM_KEY_BUFFERm 1982
#define L3_TUNNEL_TCAM_ONLYm 1983
#define L3_TUNNEL_TCAM_SW_KEY 1984
#define LEARN_AT_EOPr 1985
#define LINK_STATUSm 1986
#define LPM_IP_CONTROLm 1987
#define LPM_LANE_CTRLr 1988
#define LPM_UNIFIED_KEY_BUFFER_0m 1989
#define LPM_UNIFIED_KEY_BUFFER_1m 1990
#define LPM_UNIFIED_KEY_BUFFER_2m 1991
#define LPM_UNIFIED_KEY_BUFFER_3m 1992
#define LPORT_TABm 1993
#define MAC_BLOCKm 1994
#define MC_CONTROL_4r 1995
#define MC_CONTROL_5r 1996
#define MGMT_OBM_BUFFER_CONFIGr 1997
#define MGMT_OBM_CONTROLr 1998
#define MGMT_OBM_CTRL_ECC_STATUSr 1999
#define MGMT_OBM_DATA_ECC_STATUSr 2000
#define MGMT_OBM_DSCP_MAP_PORT0m 2001
#define MGMT_OBM_DSCP_MAP_PORT1m 2002
#define MGMT_OBM_ETAG_MAP_PORT0m 2003
#define MGMT_OBM_ETAG_MAP_PORT1m 2004
#define MGMT_OBM_FC_THRESHOLDr 2005
#define MGMT_OBM_FC_THRESHOLD_1r 2006
#define MGMT_OBM_FLOW_CONTROL_CONFIGr 2007
#define MGMT_OBM_FLOW_CONTROL_EVENT_COUNTr 2008
#define MGMT_OBM_GSH_ETHERTYPEr 2009
#define MGMT_OBM_INNER_TPIDr 2010
#define MGMT_OBM_INTR_ENABLEr 2011
#define MGMT_OBM_INTR_STATUSr 2012
#define MGMT_OBM_IOM_STATS_WINDOW_RESULTSm 2013
#define MGMT_OBM_LOSSLESS0_BYTE_DROP_COUNTr 2014
#define MGMT_OBM_LOSSLESS0_PKT_DROP_COUNTr 2015
#define MGMT_OBM_LOSSLESS1_BYTE_DROP_COUNTr 2016
#define MGMT_OBM_LOSSLESS1_PKT_DROP_COUNTr 2017
#define MGMT_OBM_LOSSY_HI_BYTE_DROP_COUNTr 2018
#define MGMT_OBM_LOSSY_HI_PKT_DROP_COUNTr 2019
#define MGMT_OBM_LOSSY_LO_BYTE_DROP_COUNTr 2020
#define MGMT_OBM_LOSSY_LO_PKT_DROP_COUNTr 2021
#define MGMT_OBM_MAX_USAGEr 2022
#define MGMT_OBM_MAX_USAGE_SELECTr 2023
#define MGMT_OBM_MONITOR_CONFIGr 2024
#define MGMT_OBM_MONITOR_STATS_CONFIGr 2025
#define MGMT_OBM_NIV_ETHERTYPEr 2026
#define MGMT_OBM_OPAQUE_TAG_CONFIGr 2027
#define MGMT_OBM_OPAQUE_TAG_CONFIG_0r 2028
#define MGMT_OBM_OPAQUE_TAG_CONFIG_1r 2029
#define MGMT_OBM_OUTER_TPIDr 2030
#define MGMT_OBM_OUTER_TPID_0r 2031
#define MGMT_OBM_OUTER_TPID_1r 2032
#define MGMT_OBM_OUTER_TPID_2r 2033
#define MGMT_OBM_OUTER_TPID_3r 2034
#define MGMT_OBM_OVERSUB_MON_ECC_STATUSr 2035
#define MGMT_OBM_PE_ETHERTYPEr 2036
#define MGMT_OBM_PORT_CONFIGr 2037
#define MGMT_OBM_PRI_MAP_PORT0m 2038
#define MGMT_OBM_PRI_MAP_PORT1m 2039
#define MGMT_OBM_PROTOCOL_CONTROL_0r 2040
#define MGMT_OBM_PROTOCOL_CONTROL_1r 2041
#define MGMT_OBM_PROTOCOL_CONTROL_2r 2042
#define MGMT_OBM_RAM_CONTROLr 2043
#define MGMT_OBM_SER_CONTROLr 2044
#define MGMT_OBM_SHARED_CONFIGr 2045
#define MGMT_OBM_TC_MAP_PORT0m 2046
#define MGMT_OBM_TC_MAP_PORT1m 2047
#define MGMT_OBM_TDMr 2048
#define MGMT_OBM_THRESHOLDr 2049
#define MGMT_OBM_USAGEr 2050
#define MINI_UFT_SHARED_BANKS_CONTROLm 2051
#define MIRROR_CPU_COS_CONFIGr 2052
#define MIRROR_RQE_Q_NUMr 2053
#define MMRP_CONTROL_1r 2054
#define MMRP_CONTROL_2r 2055
#define MMU_CCP_CMIC_RESERVEDr 2056
#define MMU_CCP_COPY_COUNT_INFO_BANK0m 2057
#define MMU_CCP_COPY_COUNT_INFO_BANK0_MMU_ITM0_ITM0m 2058
#define MMU_CCP_COPY_COUNT_INFO_BANK0_MMU_ITM1_ITM1m 2059
#define MMU_CCP_COPY_COUNT_INFO_BANK10m 2060
#define MMU_CCP_COPY_COUNT_INFO_BANK10_MMU_ITM0_ITM0m 2061
#define MMU_CCP_COPY_COUNT_INFO_BANK10_MMU_ITM1_ITM1m 2062
#define MMU_CCP_COPY_COUNT_INFO_BANK11m 2063
#define MMU_CCP_COPY_COUNT_INFO_BANK11_MMU_ITM0_ITM0m 2064
#define MMU_CCP_COPY_COUNT_INFO_BANK11_MMU_ITM1_ITM1m 2065
#define MMU_CCP_COPY_COUNT_INFO_BANK12m 2066
#define MMU_CCP_COPY_COUNT_INFO_BANK12_MMU_ITM0_ITM0m 2067
#define MMU_CCP_COPY_COUNT_INFO_BANK12_MMU_ITM1_ITM1m 2068
#define MMU_CCP_COPY_COUNT_INFO_BANK13m 2069
#define MMU_CCP_COPY_COUNT_INFO_BANK13_MMU_ITM0_ITM0m 2070
#define MMU_CCP_COPY_COUNT_INFO_BANK13_MMU_ITM1_ITM1m 2071
#define MMU_CCP_COPY_COUNT_INFO_BANK14m 2072
#define MMU_CCP_COPY_COUNT_INFO_BANK14_MMU_ITM0_ITM0m 2073
#define MMU_CCP_COPY_COUNT_INFO_BANK14_MMU_ITM1_ITM1m 2074
#define MMU_CCP_COPY_COUNT_INFO_BANK15m 2075
#define MMU_CCP_COPY_COUNT_INFO_BANK15_MMU_ITM0_ITM0m 2076
#define MMU_CCP_COPY_COUNT_INFO_BANK15_MMU_ITM1_ITM1m 2077
#define MMU_CCP_COPY_COUNT_INFO_BANK16m 2078
#define MMU_CCP_COPY_COUNT_INFO_BANK16_MMU_ITM0_ITM0m 2079
#define MMU_CCP_COPY_COUNT_INFO_BANK16_MMU_ITM1_ITM1m 2080
#define MMU_CCP_COPY_COUNT_INFO_BANK17m 2081
#define MMU_CCP_COPY_COUNT_INFO_BANK17_MMU_ITM0_ITM0m 2082
#define MMU_CCP_COPY_COUNT_INFO_BANK17_MMU_ITM1_ITM1m 2083
#define MMU_CCP_COPY_COUNT_INFO_BANK18m 2084
#define MMU_CCP_COPY_COUNT_INFO_BANK18_MMU_ITM0_ITM0m 2085
#define MMU_CCP_COPY_COUNT_INFO_BANK18_MMU_ITM1_ITM1m 2086
#define MMU_CCP_COPY_COUNT_INFO_BANK19m 2087
#define MMU_CCP_COPY_COUNT_INFO_BANK19_MMU_ITM0_ITM0m 2088
#define MMU_CCP_COPY_COUNT_INFO_BANK19_MMU_ITM1_ITM1m 2089
#define MMU_CCP_COPY_COUNT_INFO_BANK1m 2090
#define MMU_CCP_COPY_COUNT_INFO_BANK1_MMU_ITM0_ITM0m 2091
#define MMU_CCP_COPY_COUNT_INFO_BANK1_MMU_ITM1_ITM1m 2092
#define MMU_CCP_COPY_COUNT_INFO_BANK20m 2093
#define MMU_CCP_COPY_COUNT_INFO_BANK20_MMU_ITM0_ITM0m 2094
#define MMU_CCP_COPY_COUNT_INFO_BANK20_MMU_ITM1_ITM1m 2095
#define MMU_CCP_COPY_COUNT_INFO_BANK21m 2096
#define MMU_CCP_COPY_COUNT_INFO_BANK21_MMU_ITM0_ITM0m 2097
#define MMU_CCP_COPY_COUNT_INFO_BANK21_MMU_ITM1_ITM1m 2098
#define MMU_CCP_COPY_COUNT_INFO_BANK22m 2099
#define MMU_CCP_COPY_COUNT_INFO_BANK22_MMU_ITM0_ITM0m 2100
#define MMU_CCP_COPY_COUNT_INFO_BANK22_MMU_ITM1_ITM1m 2101
#define MMU_CCP_COPY_COUNT_INFO_BANK23m 2102
#define MMU_CCP_COPY_COUNT_INFO_BANK23_MMU_ITM0_ITM0m 2103
#define MMU_CCP_COPY_COUNT_INFO_BANK23_MMU_ITM1_ITM1m 2104
#define MMU_CCP_COPY_COUNT_INFO_BANK24m 2105
#define MMU_CCP_COPY_COUNT_INFO_BANK24_MMU_ITM0_ITM0m 2106
#define MMU_CCP_COPY_COUNT_INFO_BANK24_MMU_ITM1_ITM1m 2107
#define MMU_CCP_COPY_COUNT_INFO_BANK25m 2108
#define MMU_CCP_COPY_COUNT_INFO_BANK25_MMU_ITM0_ITM0m 2109
#define MMU_CCP_COPY_COUNT_INFO_BANK25_MMU_ITM1_ITM1m 2110
#define MMU_CCP_COPY_COUNT_INFO_BANK26m 2111
#define MMU_CCP_COPY_COUNT_INFO_BANK26_MMU_ITM0_ITM0m 2112
#define MMU_CCP_COPY_COUNT_INFO_BANK26_MMU_ITM1_ITM1m 2113
#define MMU_CCP_COPY_COUNT_INFO_BANK27m 2114
#define MMU_CCP_COPY_COUNT_INFO_BANK27_MMU_ITM0_ITM0m 2115
#define MMU_CCP_COPY_COUNT_INFO_BANK27_MMU_ITM1_ITM1m 2116
#define MMU_CCP_COPY_COUNT_INFO_BANK28m 2117
#define MMU_CCP_COPY_COUNT_INFO_BANK28_MMU_ITM0_ITM0m 2118
#define MMU_CCP_COPY_COUNT_INFO_BANK28_MMU_ITM1_ITM1m 2119
#define MMU_CCP_COPY_COUNT_INFO_BANK29m 2120
#define MMU_CCP_COPY_COUNT_INFO_BANK29_MMU_ITM0_ITM0m 2121
#define MMU_CCP_COPY_COUNT_INFO_BANK29_MMU_ITM1_ITM1m 2122
#define MMU_CCP_COPY_COUNT_INFO_BANK2m 2123
#define MMU_CCP_COPY_COUNT_INFO_BANK2_MMU_ITM0_ITM0m 2124
#define MMU_CCP_COPY_COUNT_INFO_BANK2_MMU_ITM1_ITM1m 2125
#define MMU_CCP_COPY_COUNT_INFO_BANK30m 2126
#define MMU_CCP_COPY_COUNT_INFO_BANK30_MMU_ITM0_ITM0m 2127
#define MMU_CCP_COPY_COUNT_INFO_BANK30_MMU_ITM1_ITM1m 2128
#define MMU_CCP_COPY_COUNT_INFO_BANK31m 2129
#define MMU_CCP_COPY_COUNT_INFO_BANK31_MMU_ITM0_ITM0m 2130
#define MMU_CCP_COPY_COUNT_INFO_BANK31_MMU_ITM1_ITM1m 2131
#define MMU_CCP_COPY_COUNT_INFO_BANK32m 2132
#define MMU_CCP_COPY_COUNT_INFO_BANK32_MMU_ITM0_ITM0m 2133
#define MMU_CCP_COPY_COUNT_INFO_BANK32_MMU_ITM1_ITM1m 2134
#define MMU_CCP_COPY_COUNT_INFO_BANK33m 2135
#define MMU_CCP_COPY_COUNT_INFO_BANK33_MMU_ITM0_ITM0m 2136
#define MMU_CCP_COPY_COUNT_INFO_BANK33_MMU_ITM1_ITM1m 2137
#define MMU_CCP_COPY_COUNT_INFO_BANK3m 2138
#define MMU_CCP_COPY_COUNT_INFO_BANK3_MMU_ITM0_ITM0m 2139
#define MMU_CCP_COPY_COUNT_INFO_BANK3_MMU_ITM1_ITM1m 2140
#define MMU_CCP_COPY_COUNT_INFO_BANK4m 2141
#define MMU_CCP_COPY_COUNT_INFO_BANK4_MMU_ITM0_ITM0m 2142
#define MMU_CCP_COPY_COUNT_INFO_BANK4_MMU_ITM1_ITM1m 2143
#define MMU_CCP_COPY_COUNT_INFO_BANK5m 2144
#define MMU_CCP_COPY_COUNT_INFO_BANK5_MMU_ITM0_ITM0m 2145
#define MMU_CCP_COPY_COUNT_INFO_BANK5_MMU_ITM1_ITM1m 2146
#define MMU_CCP_COPY_COUNT_INFO_BANK6m 2147
#define MMU_CCP_COPY_COUNT_INFO_BANK6_MMU_ITM0_ITM0m 2148
#define MMU_CCP_COPY_COUNT_INFO_BANK6_MMU_ITM1_ITM1m 2149
#define MMU_CCP_COPY_COUNT_INFO_BANK7m 2150
#define MMU_CCP_COPY_COUNT_INFO_BANK7_MMU_ITM0_ITM0m 2151
#define MMU_CCP_COPY_COUNT_INFO_BANK7_MMU_ITM1_ITM1m 2152
#define MMU_CCP_COPY_COUNT_INFO_BANK8m 2153
#define MMU_CCP_COPY_COUNT_INFO_BANK8_MMU_ITM0_ITM0m 2154
#define MMU_CCP_COPY_COUNT_INFO_BANK8_MMU_ITM1_ITM1m 2155
#define MMU_CCP_COPY_COUNT_INFO_BANK9m 2156
#define MMU_CCP_COPY_COUNT_INFO_BANK9_MMU_ITM0_ITM0m 2157
#define MMU_CCP_COPY_COUNT_INFO_BANK9_MMU_ITM1_ITM1m 2158
#define MMU_CCP_ENABLE_ECCP_MEMr 2159
#define MMU_CCP_EN_COR_ERR_RPTr 2160
#define MMU_CCP_TMBUSr 2161
#define MMU_CFAP_ARBITER_BNK0_RANKERr 2162
#define MMU_CFAP_ARBITER_BNK10_RANKERr 2163
#define MMU_CFAP_ARBITER_BNK11_RANKERr 2164
#define MMU_CFAP_ARBITER_BNK12_RANKERr 2165
#define MMU_CFAP_ARBITER_BNK13_RANKERr 2166
#define MMU_CFAP_ARBITER_BNK14_RANKERr 2167
#define MMU_CFAP_ARBITER_BNK15_RANKERr 2168
#define MMU_CFAP_ARBITER_BNK16_RANKERr 2169
#define MMU_CFAP_ARBITER_BNK17_RANKERr 2170
#define MMU_CFAP_ARBITER_BNK18_RANKERr 2171
#define MMU_CFAP_ARBITER_BNK19_RANKERr 2172
#define MMU_CFAP_ARBITER_BNK1_RANKERr 2173
#define MMU_CFAP_ARBITER_BNK20_RANKERr 2174
#define MMU_CFAP_ARBITER_BNK21_RANKERr 2175
#define MMU_CFAP_ARBITER_BNK22_RANKERr 2176
#define MMU_CFAP_ARBITER_BNK23_RANKERr 2177
#define MMU_CFAP_ARBITER_BNK24_RANKERr 2178
#define MMU_CFAP_ARBITER_BNK25_RANKERr 2179
#define MMU_CFAP_ARBITER_BNK26_RANKERr 2180
#define MMU_CFAP_ARBITER_BNK27_RANKERr 2181
#define MMU_CFAP_ARBITER_BNK28_RANKERr 2182
#define MMU_CFAP_ARBITER_BNK29_RANKERr 2183
#define MMU_CFAP_ARBITER_BNK2_RANKERr 2184
#define MMU_CFAP_ARBITER_BNK30_RANKERr 2185
#define MMU_CFAP_ARBITER_BNK31_RANKERr 2186
#define MMU_CFAP_ARBITER_BNK32_RANKERr 2187
#define MMU_CFAP_ARBITER_BNK33_RANKERr 2188
#define MMU_CFAP_ARBITER_BNK3_RANKERr 2189
#define MMU_CFAP_ARBITER_BNK4_RANKERr 2190
#define MMU_CFAP_ARBITER_BNK5_RANKERr 2191
#define MMU_CFAP_ARBITER_BNK6_RANKERr 2192
#define MMU_CFAP_ARBITER_BNK7_RANKERr 2193
#define MMU_CFAP_ARBITER_BNK8_RANKERr 2194
#define MMU_CFAP_ARBITER_BNK9_RANKERr 2195
#define MMU_CFAP_ARBITER_CONTROLr 2196
#define MMU_CFAP_ARBITER_MASKr 2197
#define MMU_CFAP_ARBITER_RANDOM_SEEDr 2198
#define MMU_CFAP_BANK0m 2199
#define MMU_CFAP_BANK10m 2200
#define MMU_CFAP_BANK11m 2201
#define MMU_CFAP_BANK12m 2202
#define MMU_CFAP_BANK13m 2203
#define MMU_CFAP_BANK14m 2204
#define MMU_CFAP_BANK15m 2205
#define MMU_CFAP_BANK16m 2206
#define MMU_CFAP_BANK17m 2207
#define MMU_CFAP_BANK18m 2208
#define MMU_CFAP_BANK19m 2209
#define MMU_CFAP_BANK1m 2210
#define MMU_CFAP_BANK20m 2211
#define MMU_CFAP_BANK21m 2212
#define MMU_CFAP_BANK22m 2213
#define MMU_CFAP_BANK23m 2214
#define MMU_CFAP_BANK24m 2215
#define MMU_CFAP_BANK25m 2216
#define MMU_CFAP_BANK26m 2217
#define MMU_CFAP_BANK27m 2218
#define MMU_CFAP_BANK28m 2219
#define MMU_CFAP_BANK29m 2220
#define MMU_CFAP_BANK2m 2221
#define MMU_CFAP_BANK30m 2222
#define MMU_CFAP_BANK31m 2223
#define MMU_CFAP_BANK32m 2224
#define MMU_CFAP_BANK33m 2225
#define MMU_CFAP_BANK3m 2226
#define MMU_CFAP_BANK4m 2227
#define MMU_CFAP_BANK5m 2228
#define MMU_CFAP_BANK6m 2229
#define MMU_CFAP_BANK7m 2230
#define MMU_CFAP_BANK8m 2231
#define MMU_CFAP_BANK9m 2232
#define MMU_CFAP_BANKDISABLE_64r 2233
#define MMU_CFAP_BANKFULLr 2234
#define MMU_CFAP_BANKSTATUSr 2235
#define MMU_CFAP_BANK_PREFETCH_FIFO_LHr 2236
#define MMU_CFAP_BANK_PREFETCH_FIFO_UHr 2237
#define MMU_CFAP_BANK_STAT_MONITORr 2238
#define MMU_CFAP_BSTCONFIGr 2239
#define MMU_CFAP_BSTSTATr 2240
#define MMU_CFAP_BSTTHRSr 2241
#define MMU_CFAP_CMIC_RESERVEDr 2242
#define MMU_CFAP_CONFIGr 2243
#define MMU_CFAP_DROP_CBPr 2244
#define MMU_CFAP_DROP_COLLISIONr 2245
#define MMU_CFAP_DROP_FULLr 2246
#define MMU_CFAP_ENABLE_ECCP_MEMr 2247
#define MMU_CFAP_EN_COR_ERR_RPTr 2248
#define MMU_CFAP_FILL_LEVEL_CONFIGr 2249
#define MMU_CFAP_FULLCOL_CONTROLr 2250
#define MMU_CFAP_FULLTHRESHOLDSETr 2251
#define MMU_CFAP_FULL_RESUME_OFFSETr 2252
#define MMU_CFAP_INIT_64r 2253
#define MMU_CFAP_INT2_ENr 2254
#define MMU_CFAP_INT2_SETr 2255
#define MMU_CFAP_INT2_STATr 2256
#define MMU_CFAP_INT_ENr 2257
#define MMU_CFAP_INT_SETr 2258
#define MMU_CFAP_INT_STATr 2259
#define MMU_CFAP_RESERVED_KNOBSr 2260
#define MMU_CFAP_STATUSr 2261
#define MMU_CFAP_TMBUSr 2262
#define MMU_CRB_CMIC_RESERVEDr 2263
#define MMU_CRB_CONFIGr 2264
#define MMU_CRB_CPU_INT_ENr 2265
#define MMU_CRB_CPU_INT_SETr 2266
#define MMU_CRB_CPU_INT_STATr 2267
#define MMU_CRB_CPU_INT_STAT_LOGr 2268
#define MMU_CRB_CT_DELAY_LINE_IP_MEMm 2269
#define MMU_CRB_DEBUG_CNT_CONFIGr 2270
#define MMU_CRB_DEBUG_CT_PKT_COUNTr 2271
#define MMU_CRB_DEVICE_PORT_TO_MMU_PORT_MAPPINGr 2272
#define MMU_CRB_ENABLE_ECCP_MEMr 2273
#define MMU_CRB_EN_COR_ERR_RPTr 2274
#define MMU_CRB_INVALID_DESTINATION_PKT_COUNTr 2275
#define MMU_CRB_INVALID_DESTINATION_PKT_IDr 2276
#define MMU_CRB_PKT_DROP_CNTR_STATr 2277
#define MMU_CRB_RL_DELAY_LINE_MEMm 2278
#define MMU_CRB_SRC_PORT_CFGr 2279
#define MMU_CRB_THD_DELAY_LINE_MEMm 2280
#define MMU_CRB_TMBUSr 2281
#define MMU_EBCFG_CMIC_RESERVEDr 2282
#define MMU_EBCFG_CPU_INT_ENr 2283
#define MMU_EBCFG_CPU_INT_SETr 2284
#define MMU_EBCFG_CPU_INT_STATr 2285
#define MMU_EBCFG_ECC_SINGLE_BIT_ERRORSr 2286
#define MMU_EBCFG_MEM_FAIL_ADDR_64m 2287
#define MMU_EBCFG_MEM_FAIL_INT_CTRr 2288
#define MMU_EBCFG_MEM_SER_FIFO_STSr 2289
#define MMU_EBCFP_CMIC_RESERVEDr 2290
#define MMU_EBCFP_CPU_INT_ENr 2291
#define MMU_EBCFP_CPU_INT_SETr 2292
#define MMU_EBCFP_CPU_INT_STATr 2293
#define MMU_EBCFP_DD_PURGE_STATUSr 2294
#define MMU_EBCFP_EGR_PORT_CFGr 2295
#define MMU_EBCFP_ENABLE_ECCP_MEMr 2296
#define MMU_EBCFP_EN_COR_ERR_RPTr 2297
#define MMU_EBCFP_FAP_BITMAP_MEMm 2298
#define MMU_EBCFP_FAP_FULL_THRESHOLD_RESETr 2299
#define MMU_EBCFP_FAP_FULL_THRESHOLD_SETr 2300
#define MMU_EBCFP_FORCE_CPU_INIT_TO_FAPr 2301
#define MMU_EBCFP_INIT_DONEr 2302
#define MMU_EBCFP_LAT_ABS_FIFOm 2303
#define MMU_EBCFP_MMUQ_EBGRP_PROFILEr 2304
#define MMU_EBCFP_MMU_PORT_TO_DEVICE_PORT_MAPPINGr 2305
#define MMU_EBCFP_MTRO_PORT_PROFILE_STATUSr 2306
#define MMU_EBCFP_MXM_TAG_MEMm 2307
#define MMU_EBCFP_POOL_COUNTERr 2308
#define MMU_EBCFP_TMBUSr 2309
#define MMU_EBCR_CELL_INFO_TILE0m 2310
#define MMU_EBCR_CELL_INFO_TILE1m 2311
#define MMU_EBCR_CMIC_RESERVEDr 2312
#define MMU_EBCR_ENABLE_ECCP_MEMr 2313
#define MMU_EBCR_EN_COR_ERR_RPTr 2314
#define MMU_EBCR_TILE0_STATE_VECTORr 2315
#define MMU_EBCR_TILE1_STATE_VECTORr 2316
#define MMU_EBCR_TMBUSr 2317
#define MMU_EBCTM_BURST_CTRL_STSr 2318
#define MMU_EBCTM_CMIC_RESERVEDr 2319
#define MMU_EBCTM_CNTR_0_STSr 2320
#define MMU_EBCTM_CNTR_1_STSr 2321
#define MMU_EBCTM_CNTR_2_STSr 2322
#define MMU_EBCTM_CNTR_3_STSr 2323
#define MMU_EBCTM_CPU_INT_ENr 2324
#define MMU_EBCTM_CPU_INT_SETr 2325
#define MMU_EBCTM_CPU_INT_STATr 2326
#define MMU_EBCTM_CPU_INT_STAT_LOGr 2327
#define MMU_EBCTM_CT_BUDGET_CFGr 2328
#define MMU_EBCTM_CT_BUDGET_SAF_COMMITMENT_CFGr 2329
#define MMU_EBCTM_CT_FSM_STSr 2330
#define MMU_EBCTM_CT_SPEED_0_CFGr 2331
#define MMU_EBCTM_CT_SPEED_1_CFGr 2332
#define MMU_EBCTM_CT_SPEED_2_CFGr 2333
#define MMU_EBCTM_CT_SPEED_3_CFGr 2334
#define MMU_EBCTM_CT_SPEED_4_CFGr 2335
#define MMU_EBCTM_CT_SPEED_5_CFGr 2336
#define MMU_EBCTM_CT_SPEED_6_CFGr 2337
#define MMU_EBCTM_CT_SPEED_CFGr 2338
#define MMU_EBCTM_EB_TCT_CFGr 2339
#define MMU_EBCTM_EPORT_CT_CFGr 2340
#define MMU_EBCTM_EPORT_TCT_CFGr 2341
#define MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_0_CFGr 2342
#define MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_1_CFGr 2343
#define MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_2_CFGr 2344
#define MMU_EBCTM_PORT_EMPTY_STSr 2345
#define MMU_EBCTM_SRC_SPEED_0_TO_SPEED_BUCKET_MAP_CFGr 2346
#define MMU_EBCTM_SRC_SPEED_1_TO_SPEED_BUCKET_MAP_CFGr 2347
#define MMU_EBCTM_SRC_SPEED_2_TO_SPEED_BUCKET_MAP_CFGr 2348
#define MMU_EBCTM_SRC_SPEED_3_TO_SPEED_BUCKET_MAP_CFGr 2349
#define MMU_EBCTM_SRC_SPEED_4_TO_SPEED_BUCKET_MAP_CFGr 2350
#define MMU_EBCTM_SRC_SPEED_5_TO_SPEED_BUCKET_MAP_CFGr 2351
#define MMU_EBCTM_SRC_SPEED_6_TO_SPEED_BUCKET_MAP_CFGr 2352
#define MMU_EBCTM_TCT_ENTER_SPEED_CFG_0r 2353
#define MMU_EBCTM_TCT_ENTER_SPEED_CFG_1r 2354
#define MMU_EBCTM_TCT_EXIT_SPEED_CFGr 2355
#define MMU_EBMB0_PAYLOAD_SLICE0m 2356
#define MMU_EBMB0_PAYLOAD_SLICE1m 2357
#define MMU_EBMB0_PAYLOAD_SLICE2m 2358
#define MMU_EBMB0_PAYLOAD_SLICE3m 2359
#define MMU_EBMB0_PAYLOAD_SLICE4m 2360
#define MMU_EBMB0_PAYLOAD_SLICE5m 2361
#define MMU_EBMB0_PAYLOAD_SLICE6m 2362
#define MMU_EBMB0_PAYLOAD_SLICE7m 2363
#define MMU_EBMB1_PAYLOAD_SLICE0m 2364
#define MMU_EBMB1_PAYLOAD_SLICE1m 2365
#define MMU_EBMB1_PAYLOAD_SLICE2m 2366
#define MMU_EBMB1_PAYLOAD_SLICE3m 2367
#define MMU_EBMB1_PAYLOAD_SLICE4m 2368
#define MMU_EBMB1_PAYLOAD_SLICE5m 2369
#define MMU_EBMB1_PAYLOAD_SLICE6m 2370
#define MMU_EBMB1_PAYLOAD_SLICE7m 2371
#define MMU_EBMB2_PAYLOAD_SLICE0m 2372
#define MMU_EBMB2_PAYLOAD_SLICE1m 2373
#define MMU_EBMB2_PAYLOAD_SLICE2m 2374
#define MMU_EBMB2_PAYLOAD_SLICE3m 2375
#define MMU_EBMB2_PAYLOAD_SLICE4m 2376
#define MMU_EBMB2_PAYLOAD_SLICE5m 2377
#define MMU_EBMB2_PAYLOAD_SLICE6m 2378
#define MMU_EBMB2_PAYLOAD_SLICE7m 2379
#define MMU_EBMB3_PAYLOAD_SLICE0m 2380
#define MMU_EBMB3_PAYLOAD_SLICE1m 2381
#define MMU_EBMB3_PAYLOAD_SLICE2m 2382
#define MMU_EBMB3_PAYLOAD_SLICE3m 2383
#define MMU_EBMB3_PAYLOAD_SLICE4m 2384
#define MMU_EBMB3_PAYLOAD_SLICE5m 2385
#define MMU_EBMB3_PAYLOAD_SLICE6m 2386
#define MMU_EBMB3_PAYLOAD_SLICE7m 2387
#define MMU_EBMB4_PAYLOAD_SLICE0m 2388
#define MMU_EBMB4_PAYLOAD_SLICE1m 2389
#define MMU_EBMB4_PAYLOAD_SLICE2m 2390
#define MMU_EBMB4_PAYLOAD_SLICE3m 2391
#define MMU_EBMB4_PAYLOAD_SLICE4m 2392
#define MMU_EBMB4_PAYLOAD_SLICE5m 2393
#define MMU_EBMB4_PAYLOAD_SLICE6m 2394
#define MMU_EBMB4_PAYLOAD_SLICE7m 2395
#define MMU_EBMB5_PAYLOAD_SLICE0m 2396
#define MMU_EBMB5_PAYLOAD_SLICE1m 2397
#define MMU_EBMB5_PAYLOAD_SLICE2m 2398
#define MMU_EBMB5_PAYLOAD_SLICE3m 2399
#define MMU_EBMB5_PAYLOAD_SLICE4m 2400
#define MMU_EBMB5_PAYLOAD_SLICE5m 2401
#define MMU_EBMB5_PAYLOAD_SLICE6m 2402
#define MMU_EBMB5_PAYLOAD_SLICE7m 2403
#define MMU_EBMB6_PAYLOAD_SLICE0m 2404
#define MMU_EBMB6_PAYLOAD_SLICE1m 2405
#define MMU_EBMB6_PAYLOAD_SLICE2m 2406
#define MMU_EBMB6_PAYLOAD_SLICE3m 2407
#define MMU_EBMB6_PAYLOAD_SLICE4m 2408
#define MMU_EBMB6_PAYLOAD_SLICE5m 2409
#define MMU_EBMB6_PAYLOAD_SLICE6m 2410
#define MMU_EBMB6_PAYLOAD_SLICE7m 2411
#define MMU_EBMB7_PAYLOAD_SLICE0m 2412
#define MMU_EBMB7_PAYLOAD_SLICE1m 2413
#define MMU_EBMB7_PAYLOAD_SLICE2m 2414
#define MMU_EBMB7_PAYLOAD_SLICE3m 2415
#define MMU_EBMB7_PAYLOAD_SLICE4m 2416
#define MMU_EBMB7_PAYLOAD_SLICE5m 2417
#define MMU_EBMB7_PAYLOAD_SLICE6m 2418
#define MMU_EBMB7_PAYLOAD_SLICE7m 2419
#define MMU_EBMB_CCBE_SLICEm 2420
#define MMU_EBMB_CMIC_RESERVEDr 2421
#define MMU_EBMB_DEBUGr 2422
#define MMU_EBMB_ENABLE_ECCP_MEMr 2423
#define MMU_EBMB_EN_COR_ERR_RPTr 2424
#define MMU_EBMB_INT_UNAVAILABLE_RESP_CONFIG0r 2425
#define MMU_EBMB_INT_UNAVAILABLE_RESP_CONFIG1r 2426
#define MMU_EBMB_TMBUSr 2427
#define MMU_EBPCC_COUNTER_OVERFLOWr 2428
#define MMU_EBPCC_COUNTER_UNDERFLOWr 2429
#define MMU_EBPCC_CPU_INT_ENr 2430
#define MMU_EBPCC_CPU_INT_SETr 2431
#define MMU_EBPCC_CPU_INT_STATr 2432
#define MMU_EBPCC_EBQUEUE_CELL_CNT_STSr 2433
#define MMU_EBPCC_EPORT_CFGr 2434
#define MMU_EBPCC_MAX_CELL_THDr 2435
#define MMU_EBPCC_MMUQ_CFGr 2436
#define MMU_EBPCC_MMUQ_SCHQ_CFGr 2437
#define MMU_EBPCC_MMUQ_SCHQ_PROFILEr 2438
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_0_CFGr 2439
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_1_CFGr 2440
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_2_CFGr 2441
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_3_CFGr 2442
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_4_CFGr 2443
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_5_CFGr 2444
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_6_CFGr 2445
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_0_CFGr 2446
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_1_CFGr 2447
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_2_CFGr 2448
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_3_CFGr 2449
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_4_CFGr 2450
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_5_CFGr 2451
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_6_CFGr 2452
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_0_CFGr 2453
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_1_CFGr 2454
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_2_CFGr 2455
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_3_CFGr 2456
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_4_CFGr 2457
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_5_CFGr 2458
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_6_CFGr 2459
#define MMU_EBPCC_RSVD_REGr 2460
#define MMU_EBPCC_TCT_SPEED_0_CFGr 2461
#define MMU_EBPCC_TCT_SPEED_1_CFGr 2462
#define MMU_EBPCC_TCT_SPEED_2_CFGr 2463
#define MMU_EBPCC_TCT_SPEED_3_CFGr 2464
#define MMU_EBPCC_TCT_SPEED_4_CFGr 2465
#define MMU_EBPCC_TCT_SPEED_5_CFGr 2466
#define MMU_EBPCC_TCT_SPEED_6_CFGr 2467
#define MMU_EBPMB_CMIC_RESERVEDr 2468
#define MMU_EBPMB_TMBUSr 2469
#define MMU_EBPTS_CAL_CONFIGr 2470
#define MMU_EBPTS_CBMG_VALUEr 2471
#define MMU_EBPTS_CMIC_RESERVEDr 2472
#define MMU_EBPTS_CPU_MGMT_LB_RATIOSr 2473
#define MMU_EBPTS_EBSHP_DEBUGr 2474
#define MMU_EBPTS_EBSHP_GLB_CONFIGr 2475
#define MMU_EBPTS_EBSHP_PORT_CFGr 2476
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_0r 2477
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_1r 2478
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_2r 2479
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_3r 2480
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_4r 2481
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_5r 2482
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_6r 2483
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_0r 2484
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_1r 2485
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_2r 2486
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_3r 2487
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_4r 2488
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_5r 2489
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_6r 2490
#define MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFOm 2491
#define MMU_EBPTS_EDB_CREDIT_COUNTERr 2492
#define MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_0r 2493
#define MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_1r 2494
#define MMU_EBPTS_ENABLE_ECCP_MEMr 2495
#define MMU_EBPTS_EN_COR_ERR_RPTr 2496
#define MMU_EBPTS_FEATURE_CTRLr 2497
#define MMU_EBPTS_MAX_SPACINGr 2498
#define MMU_EBPTS_MIN_CELL_SPACINGr 2499
#define MMU_EBPTS_MIN_CELL_SPACING_EOP_TO_SOPr 2500
#define MMU_EBPTS_MIN_PORT_PICK_SPACING_WITHIN_PKTr 2501
#define MMU_EBPTS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYr 2502
#define MMU_EBPTS_MMU_PORT_TO_PHY_PORT_MAPPINGr 2503
#define MMU_EBPTS_PKSCH_CAL_CONFIGr 2504
#define MMU_EBPTS_PKSCH_CPU_MGMT_LB_RATIOSr 2505
#define MMU_EBPTS_PKSCH_CREDIT_STSr 2506
#define MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PIPEr 2507
#define MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PORTr 2508
#define MMU_EBPTS_TMBUSr 2509
#define MMU_EBPTS_URG_CELL_SPACINGr 2510
#define MMU_EBQS_CMIC_RESERVEDr 2511
#define MMU_EBQS_CPU_INT_ENr 2512
#define MMU_EBQS_CPU_INT_SETr 2513
#define MMU_EBQS_CPU_INT_STATr 2514
#define MMU_EBQS_CPU_INT_STAT_LOGr 2515
#define MMU_EBQS_DEBUGr 2516
#define MMU_EBQS_EBPTS_PREFETCH_CNTLr 2517
#define MMU_EBQS_PORT_CFGr 2518
#define MMU_EBTOQ_CBm 2519
#define MMU_EBTOQ_CBNm 2520
#define MMU_EBTOQ_CFPm 2521
#define MMU_EBTOQ_CMIC_RESERVEDr 2522
#define MMU_EBTOQ_CPU_INT_ENr 2523
#define MMU_EBTOQ_CPU_INT_SETr 2524
#define MMU_EBTOQ_CPU_INT_STATr 2525
#define MMU_EBTOQ_ENABLE_ECCP_MEMr 2526
#define MMU_EBTOQ_EN_COR_ERR_RPTr 2527
#define MMU_EBTOQ_FORCE_CPU_INITr 2528
#define MMU_EBTOQ_QDBm 2529
#define MMU_EBTOQ_TMBUSr 2530
#define MMU_GLBCFG_BST_SNAPSHOT_ACTION_ENr 2531
#define MMU_GLBCFG_BST_TRACKING_ENABLEr 2532
#define MMU_GLBCFG_CMIC_RESERVEDr 2533
#define MMU_GLBCFG_CPU_INT_ENr 2534
#define MMU_GLBCFG_CPU_INT_INST_ENr 2535
#define MMU_GLBCFG_CPU_INT_INST_SETr 2536
#define MMU_GLBCFG_CPU_INT_INST_STATr 2537
#define MMU_GLBCFG_CPU_INT_SETr 2538
#define MMU_GLBCFG_CPU_INT_STATr 2539
#define MMU_GLBCFG_ECC_SINGLE_BIT_ERRORSr 2540
#define MMU_GLBCFG_MEM_FAIL_ADDR_64m 2541
#define MMU_GLBCFG_MEM_FAIL_INT_CTRr 2542
#define MMU_GLBCFG_MEM_SER_FIFO_STSr 2543
#define MMU_GLBCFG_MISCCONFIGr 2544
#define MMU_GLBCFG_PKTSTATr 2545
#define MMU_GLBCFG_SPLITTERr 2546
#define MMU_GLBCFG_TIMESTAMPr 2547
#define MMU_GLBCFG_TMBUSr 2548
#define MMU_GLBCFG_TOD_TIMESTAMPm 2549
#define MMU_GLBCFG_UTC_TIMESTAMPr 2550
#define MMU_GLB_INT_ENr 2551
#define MMU_GLB_INT_SETr 2552
#define MMU_GLB_INT_STATr 2553
#define MMU_INTFI_CMIC_RESERVEDr 2554
#define MMU_INTFI_CPU_INT_ENr 2555
#define MMU_INTFI_CPU_INT_SETr 2556
#define MMU_INTFI_CPU_INT_STATr 2557
#define MMU_INTFI_DD_TIMERr 2558
#define MMU_INTFI_DD_TIMER_CFGr 2559
#define MMU_INTFI_DD_TIMER_ENABLEr 2560
#define MMU_INTFI_DD_TIMER_INT_MASKr 2561
#define MMU_INTFI_DD_TIMER_INT_SETr 2562
#define MMU_INTFI_DD_TIMER_INT_STATUSr 2563
#define MMU_INTFI_EGR_PORT_CFGr 2564
#define MMU_INTFI_ENABLEr 2565
#define MMU_INTFI_IGNORE_PFC_XOFF_PKT_DISCARDr 2566
#define MMU_INTFI_IGNORE_PORT_PFC_XOFFr 2567
#define MMU_INTFI_MMU_PORT_TO_MMU_QUEUES_FC_BKPr 2568
#define MMU_INTFI_MMU_PORT_TO_PHY_PORT_MAPPINGr 2569
#define MMU_INTFI_PFCPRI_PROFILEr 2570
#define MMU_INTFI_PORT_BKP_CFGr 2571
#define MMU_INTFI_PORT_FC_BKPr 2572
#define MMU_INTFI_PORT_PFC_STATEr 2573
#define MMU_INTFO_CMIC_RESERVEDr 2574
#define MMU_INTFO_FC_TX_CONFIG_1r 2575
#define MMU_INTFO_FC_TX_CONFIG_2r 2576
#define MMU_INTFO_MMU_PORT_TO_PHY_PORT_MAPPINGr 2577
#define MMU_INTFO_TO_XPORT_BKPr 2578
#define MMU_INTFO_XPORT_BKP_HW_UPDATE_DISr 2579
#define MMU_ITMCFG_CMIC_RESERVEDr 2580
#define MMU_ITMCFG_CPU_INT_ENr 2581
#define MMU_ITMCFG_CPU_INT_SETr 2582
#define MMU_ITMCFG_CPU_INT_STATr 2583
#define MMU_ITMCFG_ECC_SINGLE_BIT_ERRORSr 2584
#define MMU_ITMCFG_MEM_FAIL_ADDR_64m 2585
#define MMU_ITMCFG_MEM_FAIL_INT_CTRr 2586
#define MMU_ITMCFG_MEM_SER_FIFO_STSr 2587
#define MMU_MB_CMIC_RESERVEDr 2588
#define MMU_MB_DEBUGr 2589
#define MMU_MB_PAYLOAD_SLICE0_CPUm 2590
#define MMU_MB_PAYLOAD_SLICE0_CPU_MMU_ITM0_ITM0m 2591
#define MMU_MB_PAYLOAD_SLICE0_CPU_MMU_ITM1_ITM1m 2592
#define MMU_MB_PAYLOAD_SLICE1_CPUm 2593
#define MMU_MB_PAYLOAD_SLICE1_CPU_MMU_ITM0_ITM0m 2594
#define MMU_MB_PAYLOAD_SLICE1_CPU_MMU_ITM1_ITM1m 2595
#define MMU_MB_PAYLOAD_SLICE2_CPUm 2596
#define MMU_MB_PAYLOAD_SLICE2_CPU_MMU_ITM0_ITM0m 2597
#define MMU_MB_PAYLOAD_SLICE2_CPU_MMU_ITM1_ITM1m 2598
#define MMU_MB_PAYLOAD_SLICE3_CPUm 2599
#define MMU_MB_PAYLOAD_SLICE3_CPU_MMU_ITM0_ITM0m 2600
#define MMU_MB_PAYLOAD_SLICE3_CPU_MMU_ITM1_ITM1m 2601
#define MMU_MB_PAYLOAD_SLICE4_CPUm 2602
#define MMU_MB_PAYLOAD_SLICE4_CPU_MMU_ITM0_ITM0m 2603
#define MMU_MB_PAYLOAD_SLICE4_CPU_MMU_ITM1_ITM1m 2604
#define MMU_MB_PAYLOAD_SLICE5_CPUm 2605
#define MMU_MB_PAYLOAD_SLICE5_CPU_MMU_ITM0_ITM0m 2606
#define MMU_MB_PAYLOAD_SLICE5_CPU_MMU_ITM1_ITM1m 2607
#define MMU_MB_PAYLOAD_SLICE6_CPUm 2608
#define MMU_MB_PAYLOAD_SLICE6_CPU_MMU_ITM0_ITM0m 2609
#define MMU_MB_PAYLOAD_SLICE6_CPU_MMU_ITM1_ITM1m 2610
#define MMU_MB_PAYLOAD_SLICE7_CPUm 2611
#define MMU_MB_PAYLOAD_SLICE7_CPU_MMU_ITM0_ITM0m 2612
#define MMU_MB_PAYLOAD_SLICE7_CPU_MMU_ITM1_ITM1m 2613
#define MMU_MB_TMBUSr 2614
#define MMU_MTP_COSr 2615
#define MMU_MTP_CPU_COSr 2616
#define MMU_MTRO_BUCKET_CPU_L1m 2617
#define MMU_MTRO_BUCKET_L0m 2618
#define MMU_MTRO_CONFIGr 2619
#define MMU_MTRO_COUNTER_OVERFLOWr 2620
#define MMU_MTRO_CPU_INT_ENr 2621
#define MMU_MTRO_CPU_INT_SETr 2622
#define MMU_MTRO_CPU_INT_STATr 2623
#define MMU_MTRO_CPU_L1_Am 2624
#define MMU_MTRO_CPU_L1_Bm 2625
#define MMU_MTRO_CPU_L1_Cm 2626
#define MMU_MTRO_CPU_L1_TO_L0_MAPPINGr 2627
#define MMU_MTRO_EGRMETERINGBUCKETm 2628
#define MMU_MTRO_EGRMETERINGCONFIGm 2629
#define MMU_MTRO_ENABLE_ECCP_MEMr 2630
#define MMU_MTRO_EN_COR_ERR_RPTr 2631
#define MMU_MTRO_HULL_MODE_ENABLEr 2632
#define MMU_MTRO_L0_Am 2633
#define MMU_MTRO_L0_Bm 2634
#define MMU_MTRO_L0_Cm 2635
#define MMU_MTRO_MMUQ_SCHQ_CFGr 2636
#define MMU_MTRO_MMUQ_SCHQ_PROFILEr 2637
#define MMU_MTRO_PORT_ENTITY_DISABLEr 2638
#define MMU_MTRO_RSVD_REGr 2639
#define MMU_MTRO_TMBUSr 2640
#define MMU_OQS_CMIC_RESERVEDr 2641
#define MMU_OQS_CPU_INT_ENr 2642
#define MMU_OQS_CPU_INT_SETr 2643
#define MMU_OQS_CPU_INT_STATr 2644
#define MMU_OQS_DEBUGr 2645
#define MMU_OQS_ENABLE_ECCP_MEMr 2646
#define MMU_OQS_ENQ_CONFIGr 2647
#define MMU_OQS_EN_COR_ERR_RPTr 2648
#define MMU_OQS_FIFO_BANK0_MEMm 2649
#define MMU_OQS_FIFO_BANK10_MEMm 2650
#define MMU_OQS_FIFO_BANK11_MEMm 2651
#define MMU_OQS_FIFO_BANK12_MEMm 2652
#define MMU_OQS_FIFO_BANK13_MEMm 2653
#define MMU_OQS_FIFO_BANK14_MEMm 2654
#define MMU_OQS_FIFO_BANK15_MEMm 2655
#define MMU_OQS_FIFO_BANK16_MEMm 2656
#define MMU_OQS_FIFO_BANK1_MEMm 2657
#define MMU_OQS_FIFO_BANK2_MEMm 2658
#define MMU_OQS_FIFO_BANK3_MEMm 2659
#define MMU_OQS_FIFO_BANK4_MEMm 2660
#define MMU_OQS_FIFO_BANK5_MEMm 2661
#define MMU_OQS_FIFO_BANK6_MEMm 2662
#define MMU_OQS_FIFO_BANK7_MEMm 2663
#define MMU_OQS_FIFO_BANK8_MEMm 2664
#define MMU_OQS_FIFO_BANK9_MEMm 2665
#define MMU_OQS_FREE_BLOCK_MEMm 2666
#define MMU_OQS_INST0_BANK_BMP_MEMm 2667
#define MMU_OQS_INST0_LLIST_MEMm 2668
#define MMU_OQS_INST1_BANK_BMP_MEMm 2669
#define MMU_OQS_INST1_LLIST_MEMm 2670
#define MMU_OQS_INST2_BANK_BMP_MEMm 2671
#define MMU_OQS_INST2_LLIST_MEMm 2672
#define MMU_OQS_INST3_BANK_BMP_MEMm 2673
#define MMU_OQS_INST3_LLIST_MEMm 2674
#define MMU_OQS_STATr 2675
#define MMU_OQS_TMBUSr 2676
#define MMU_PORT_MMUQ_SCHQ_CFGr 2677
#define MMU_PPSCH_CMIC_RESERVEDr 2678
#define MMU_PPSCH_EB_3_0_RL_CREDITr 2679
#define MMU_PPSCH_EB_7_4_RL_CREDITr 2680
#define MMU_PPSCH_ITM_BUBBLE_INSERTION_CYCLEr 2681
#define MMU_PPSCH_S2_TO_S1_CREDITr 2682
#define MMU_PPSCH_SCHQ_MMUQ_PROFILEr 2683
#define MMU_PPSCH_STAGE1_EB_PACING_CFGr 2684
#define MMU_PTSCH_CAL_CONFIGr 2685
#define MMU_PTSCH_CMIC_RESERVEDr 2686
#define MMU_PTSCH_CPU_MGMT_LB_RATIOSr 2687
#define MMU_PTSCH_EB_CREDIT_CONFIGr 2688
#define MMU_PTSCH_FEATURE_CTRLr 2689
#define MMU_PTSCH_PENALTY_MIN_SPACINGr 2690
#define MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_CPU_MIN_SPACINGr 2691
#define MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_PICK_MIN_SPACINGr 2692
#define MMU_PTSCH_REGULAR_MIN_SPACINGr 2693
#define MMU_QSCH_CPU_L1_QUEUE_MASKr 2694
#define MMU_QSCH_CPU_L1_TO_L0_MAPPINGr 2695
#define MMU_QSCH_CPU_PORT_CONFIGr 2696
#define MMU_QSCH_DEBUG_FORCE_CPU_COSMASKr 2697
#define MMU_QSCH_ENABLE_ECCP_MEMr 2698
#define MMU_QSCH_EN_COR_ERR_RPTr 2699
#define MMU_QSCH_L0_ACCUM_COMP_MEMm 2700
#define MMU_QSCH_L0_CREDIT_MEMm 2701
#define MMU_QSCH_L0_FIRST_MEMm 2702
#define MMU_QSCH_L0_WEIGHT_MEMm 2703
#define MMU_QSCH_L1_ACCUM_COMP_MEMm 2704
#define MMU_QSCH_L1_CREDIT_MEMm 2705
#define MMU_QSCH_L1_FIRST_MEMm 2706
#define MMU_QSCH_L1_WEIGHT_MEMm 2707
#define MMU_QSCH_L2_ACCUM_COMP_MEMm 2708
#define MMU_QSCH_L2_CREDIT_MEMm 2709
#define MMU_QSCH_L2_WEIGHT_MEMm 2710
#define MMU_QSCH_MMUQ_TO_SCHQ_MAPr 2711
#define MMU_QSCH_PORT_CONFIGr 2712
#define MMU_QSCH_PORT_EMPTY_STATUSr 2713
#define MMU_QSCH_PORT_FLUSHr 2714
#define MMU_QSCH_RESERVEDr 2715
#define MMU_QSCH_SPECIAL_CONFIGr 2716
#define MMU_QSCH_TMBUSr 2717
#define MMU_QSCH_VOQ_FAIRNESS_CONFIGr 2718
#define MMU_REPL_GROUP_INFO_TBLm 2719
#define MMU_REPL_HEAD_TBLm 2720
#define MMU_REPL_LIST_TBLm 2721
#define MMU_REPL_STATE_TBLm 2722
#define MMU_RL_BANK_THDr 2723
#define MMU_RL_BQFF_EMPTY_STATUSr 2724
#define MMU_RL_BQFF_FULL_STATUSr 2725
#define MMU_RL_BQFF_OVRF_STATUSr 2726
#define MMU_RL_BQFF_UNDF_STATUSr 2727
#define MMU_RL_CMIC_RESERVEDr 2728
#define MMU_RL_CONFIGr 2729
#define MMU_RL_CPU_INT_ENr 2730
#define MMU_RL_CPU_INT_SETr 2731
#define MMU_RL_CPU_INT_STATr 2732
#define MMU_RL_CT_TILE_ACTIVITY2r 2733
#define MMU_RL_CT_TILE_ACTIVITYr 2734
#define MMU_RL_DEBUGr 2735
#define MMU_RL_DEBUG_CFGr 2736
#define MMU_RL_DEBUG_CNT_CONFIGr 2737
#define MMU_RL_DEBUG_PKT_CNTr 2738
#define MMU_RL_EBFF_CONFIGr 2739
#define MMU_RL_EBFF_DEBUGr 2740
#define MMU_RL_EBFF_DEBUG_STATUSr 2741
#define MMU_RL_EBFF_STATUSr 2742
#define MMU_RL_EBP_OVRDr 2743
#define MMU_RL_ENABLE_ECCP_MEMr 2744
#define MMU_RL_EN_COR_ERR_RPTr 2745
#define MMU_RL_FBANK0m 2746
#define MMU_RL_FBANK10m 2747
#define MMU_RL_FBANK11m 2748
#define MMU_RL_FBANK12m 2749
#define MMU_RL_FBANK13m 2750
#define MMU_RL_FBANK14m 2751
#define MMU_RL_FBANK15m 2752
#define MMU_RL_FBANK16m 2753
#define MMU_RL_FBANK17m 2754
#define MMU_RL_FBANK18m 2755
#define MMU_RL_FBANK19m 2756
#define MMU_RL_FBANK1m 2757
#define MMU_RL_FBANK20m 2758
#define MMU_RL_FBANK21m 2759
#define MMU_RL_FBANK22m 2760
#define MMU_RL_FBANK23m 2761
#define MMU_RL_FBANK24m 2762
#define MMU_RL_FBANK25m 2763
#define MMU_RL_FBANK26m 2764
#define MMU_RL_FBANK27m 2765
#define MMU_RL_FBANK28m 2766
#define MMU_RL_FBANK29m 2767
#define MMU_RL_FBANK2m 2768
#define MMU_RL_FBANK30m 2769
#define MMU_RL_FBANK31m 2770
#define MMU_RL_FBANK3m 2771
#define MMU_RL_FBANK4m 2772
#define MMU_RL_FBANK5m 2773
#define MMU_RL_FBANK6m 2774
#define MMU_RL_FBANK7m 2775
#define MMU_RL_FBANK8m 2776
#define MMU_RL_FBANK9m 2777
#define MMU_RL_RQEFF_STATUSr 2778
#define MMU_RL_RQE_FIFO_DEBUGr 2779
#define MMU_RL_RQE_FIFO_MEMm 2780
#define MMU_RL_TMBUSr 2781
#define MMU_RL_WBFF_EMPTY_STATUSr 2782
#define MMU_RL_WBFF_FULL_STATUSr 2783
#define MMU_RL_WBFF_OVRF_STATUSr 2784
#define MMU_RL_WBFF_UNDF_STATUSr 2785
#define MMU_RQE_CELL_FREE_LISTm 2786
#define MMU_RQE_CELL_LINK_LISTm 2787
#define MMU_RQE_CELL_QUEUEm 2788
#define MMU_RQE_CELL_QUEUE_HEADAr 2789
#define MMU_RQE_CELL_QUEUE_HEADBr 2790
#define MMU_RQE_CELL_QUEUE_HEADCr 2791
#define MMU_RQE_CELL_QUEUE_HEADDr 2792
#define MMU_RQE_CELL_QUEUE_HEADEr 2793
#define MMU_RQE_CELL_QUEUE_HEAD_STATr 2794
#define MMU_RQE_CELL_QUEUE_LEVELr 2795
#define MMU_RQE_CELL_QUEUE_TAILAr 2796
#define MMU_RQE_CELL_QUEUE_TAILBr 2797
#define MMU_RQE_CELL_QUEUE_TAILCr 2798
#define MMU_RQE_CELL_QUEUE_TAILDr 2799
#define MMU_RQE_CELL_QUEUE_TAILEr 2800
#define MMU_RQE_CELL_QUEUE_TAIL_STATr 2801
#define MMU_RQE_CMIC_RESERVEDr 2802
#define MMU_RQE_DEVICE_TO_MMU_PORT_MAPPINGm 2803
#define MMU_RQE_DYNAMIC_PROGRAMMING_CONTROLr 2804
#define MMU_RQE_ENABLE_ECCP_MEMr 2805
#define MMU_RQE_EN_COR_ERR_RPTr 2806
#define MMU_RQE_FREELIST_CONTROLr 2807
#define MMU_RQE_INFO_TABLEm 2808
#define MMU_RQE_INT_ENr 2809
#define MMU_RQE_INT_SETr 2810
#define MMU_RQE_INT_STATr 2811
#define MMU_RQE_INVALID_DSTr 2812
#define MMU_RQE_L3_PURGE_STATr 2813
#define MMU_RQE_LAST_ACCEPTm 2814
#define MMU_RQE_MAX_SHAPER_ENr 2815
#define MMU_RQE_MAX_SHAPER_EN_PIPEr 2816
#define MMU_RQE_MAX_SHAPER_EN_PREFETCHr 2817
#define MMU_RQE_MAX_SHAPER_EN_SCCr 2818
#define MMU_RQE_MAX_SHAPER_EN_SREPr 2819
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNTr 2820
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNT_PIPEr 2821
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNT_PREFETCHr 2822
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNT_SCCr 2823
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNT_SREPr 2824
#define MMU_RQE_MAX_SHAPER_RATEr 2825
#define MMU_RQE_MAX_SHAPER_RATE_PIPEr 2826
#define MMU_RQE_MAX_SHAPER_RATE_PREFETCHr 2827
#define MMU_RQE_MAX_SHAPER_RATE_SCCr 2828
#define MMU_RQE_MAX_SHAPER_RATE_SREPr 2829
#define MMU_RQE_MAX_SHAPER_THRESHOLDr 2830
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEARr 2831
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_PIPEr 2832
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_PREFETCHr 2833
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_SCCr 2834
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_SREPr 2835
#define MMU_RQE_MAX_SHAPER_THRESHOLD_PIPEr 2836
#define MMU_RQE_MAX_SHAPER_THRESHOLD_PREFETCHr 2837
#define MMU_RQE_MAX_SHAPER_THRESHOLD_SCCr 2838
#define MMU_RQE_MAX_SHAPER_THRESHOLD_SREPr 2839
#define MMU_RQE_PIPELINE_FCFIFOm 2840
#define MMU_RQE_PKTQ_FREE_LISTm 2841
#define MMU_RQE_PKTQ_LINK_LISTm 2842
#define MMU_RQE_PKT_QUEUEm 2843
#define MMU_RQE_PKT_QUEUE_HEADr 2844
#define MMU_RQE_PKT_QUEUE_LEVELr 2845
#define MMU_RQE_PKT_QUEUE_TAILr 2846
#define MMU_RQE_PKT_STATEm 2847
#define MMU_RQE_PRIORITY_SCHEDULING_TYPEr 2848
#define MMU_RQE_PRIORITY_SCHEDULING_TYPE_PIPEr 2849
#define MMU_RQE_PRIORITY_SCHEDULING_TYPE_PREFETCHr 2850
#define MMU_RQE_PRIORITY_SCHEDULING_TYPE_SCCr 2851
#define MMU_RQE_PRIORITY_SCHEDULING_TYPE_SREPr 2852
#define MMU_RQE_PRIORITY_WERR_WEIGHTr 2853
#define MMU_RQE_PRIORITY_WERR_WEIGHT_PIPEr 2854
#define MMU_RQE_PRIORITY_WERR_WEIGHT_PREFETCHr 2855
#define MMU_RQE_PRIORITY_WERR_WEIGHT_SCCr 2856
#define MMU_RQE_PRIORITY_WERR_WEIGHT_SREPr 2857
#define MMU_RQE_PTAIL_PHEAD_CNT_CELLQr 2858
#define MMU_RQE_PTAIL_PREFETCH_CNT_PKTQr 2859
#define MMU_RQE_QUEUE_SNAPSHOT_ENr 2860
#define MMU_RQE_REPL_CONFIGr 2861
#define MMU_RQE_REPL_PORT_AGG_MAPm 2862
#define MMU_RQE_SCH_GLOBALr 2863
#define MMU_RQE_SCH_INACTIVE_CONTROLr 2864
#define MMU_RQE_SPACIAL_ICC_FIFOm 2865
#define MMU_RQE_SPACIAL_REPL_FIFOm 2866
#define MMU_RQE_TMBUSr 2867
#define MMU_RQE_TX_CREDIT_TO_RLr 2868
#define MMU_RQE_TX_CREDIT_TO_TOQr 2869
#define MMU_RQE_WERR_MAXSC_CLEARr 2870
#define MMU_RQE_WERR_MAXSC_CLEAR_PIPEr 2871
#define MMU_RQE_WERR_MAXSC_CLEAR_PREFETCHr 2872
#define MMU_RQE_WERR_MAXSC_CLEAR_SCCr 2873
#define MMU_RQE_WERR_MAXSC_CLEAR_SREPr 2874
#define MMU_RQE_WERR_MAXSC_RESETr 2875
#define MMU_RQE_WERR_MAXSC_RESET_PIPEr 2876
#define MMU_RQE_WERR_MAXSC_RESET_PREFETCHr 2877
#define MMU_RQE_WERR_MAXSC_RESET_SCCr 2878
#define MMU_RQE_WERR_MAXSC_RESET_SREPr 2879
#define MMU_RQE_WERR_WORKING_COUNTSr 2880
#define MMU_RQE_WERR_WORKING_COUNTS_CLEARr 2881
#define MMU_RQE_WERR_WORKING_COUNTS_CLEAR_PIPEr 2882
#define MMU_RQE_WERR_WORKING_COUNTS_CLEAR_PREFETCHr 2883
#define MMU_RQE_WERR_WORKING_COUNTS_CLEAR_SCCr 2884
#define MMU_RQE_WERR_WORKING_COUNTS_CLEAR_SREPr 2885
#define MMU_RQE_WERR_WORKING_COUNTS_PIPEr 2886
#define MMU_RQE_WERR_WORKING_COUNTS_PREFETCHr 2887
#define MMU_RQE_WERR_WORKING_COUNTS_SCCr 2888
#define MMU_RQE_WERR_WORKING_COUNTS_SREPr 2889
#define MMU_SCB_AGGREGATE_FIFO_BANK0m 2890
#define MMU_SCB_AGGREGATE_FIFO_BANK1m 2891
#define MMU_SCB_AGGREGATE_FIFO_BANK2m 2892
#define MMU_SCB_AGGREGATE_FIFO_BANK3m 2893
#define MMU_SCB_AGGREGATE_FIFO_BANK4m 2894
#define MMU_SCB_AGGREGATE_FIFO_BANK5m 2895
#define MMU_SCB_AGGREGATE_FIFO_BANK6m 2896
#define MMU_SCB_AGGREGATE_FIFO_BANK7m 2897
#define MMU_SCB_AGGREGATE_FIFO_DBr 2898
#define MMU_SCB_AGGREGATE_FIFO_PIPE_DBr 2899
#define MMU_SCB_AGGREGATE_FIFO_STATUSr 2900
#define MMU_SCB_CMIC_RESERVEDr 2901
#define MMU_SCB_CPU_INT_ENr 2902
#define MMU_SCB_CPU_INT_SETr 2903
#define MMU_SCB_CPU_INT_STATr 2904
#define MMU_SCB_DEBUGr 2905
#define MMU_SCB_ENABLE_ECCP_MEMr 2906
#define MMU_SCB_EN_COR_ERR_RPTr 2907
#define MMU_SCB_FORCE_INIT_DONEr 2908
#define MMU_SCB_PIPE_ACCUMULATOR_STATUSr 2909
#define MMU_SCB_PIPE_CELL_LLm 2910
#define MMU_SCB_PIPE_CELL_STORAGEm 2911
#define MMU_SCB_PIPE_CELL_STORAGE_STATUSr 2912
#define MMU_SCB_PIPE_FAPm 2913
#define MMU_SCB_PIPE_FAP_STATUSr 2914
#define MMU_SCB_PIPE_PDBm 2915
#define MMU_SCB_PIPE_PKT_FIFOm 2916
#define MMU_SCB_PIPE_PKT_FIFO_MEM_STATUSr 2917
#define MMU_SCB_PIPE_PKT_PREFETCH_FIFO_STATUSr 2918
#define MMU_SCB_TMBUSr 2919
#define MMU_THDI_BSTCONFIGr 2920
#define MMU_THDI_BST_HDRM_POOLr 2921
#define MMU_THDI_BST_HDRM_POOL_CNTr 2922
#define MMU_THDI_BST_PG_HDRM_PROFILEr 2923
#define MMU_THDI_BST_PG_SHARED_PROFILEr 2924
#define MMU_THDI_BST_PORTSP_SHARED_PROFILEr 2925
#define MMU_THDI_BST_SP_SHAREDr 2926
#define MMU_THDI_BST_SP_SHARED_CNTr 2927
#define MMU_THDI_BST_TRIGGER_STATUS_TYPEr 2928
#define MMU_THDI_BUFFER_CELL_LIMIT_SPr 2929
#define MMU_THDI_BYPASSr 2930
#define MMU_THDI_CELL_RESET_LIMIT_OFFSET_SPr 2931
#define MMU_THDI_CELL_SPAP_RED_OFFSET_SPr 2932
#define MMU_THDI_CELL_SPAP_YELLOW_OFFSET_SPr 2933
#define MMU_THDI_CMIC_RESERVEDr 2934
#define MMU_THDI_CPU_INT_ENr 2935
#define MMU_THDI_CPU_INT_EN_INSTr 2936
#define MMU_THDI_CPU_INT_SETr 2937
#define MMU_THDI_CPU_INT_SET_INSTr 2938
#define MMU_THDI_CPU_INT_STATr 2939
#define MMU_THDI_CPU_INT_STAT_INSTr 2940
#define MMU_THDI_CPU_SPID_OVERRIDE_CTRLr 2941
#define MMU_THDI_ENABLE_ECCP_MEMr 2942
#define MMU_THDI_EN_COR_ERR_RPTr 2943
#define MMU_THDI_FLOW_CONTROL_XOFF_STATEr 2944
#define MMU_THDI_HDRM_BUFFER_CELL_LIMIT_HPr 2945
#define MMU_THDI_HDRM_POOL_COUNT_HPr 2946
#define MMU_THDI_HDRM_POOL_STATUSr 2947
#define MMU_THDI_ING_PORT_CONFIGr 2948
#define MMU_THDI_LOSSLESS_PG_DROPr 2949
#define MMU_THDI_MC_SPID_OVERRIDE_CTRLr 2950
#define MMU_THDI_MEM_INIT_STATUSr 2951
#define MMU_THDI_MIRROR_SPID_OVERRIDE_CTRLr 2952
#define MMU_THDI_NONUC_INPPRI_PG_PROFILEr 2953
#define MMU_THDI_PFCPRI_PG_PROFILEr 2954
#define MMU_THDI_PG_PROFILEr 2955
#define MMU_THDI_PIPE_COUNTER_OVERFLOW_IDr 2956
#define MMU_THDI_PIPE_COUNTER_UNDERFLOW_IDr 2957
#define MMU_THDI_POOL_CONFIGr 2958
#define MMU_THDI_POOL_COUNTER_OVERFLOW_IDr 2959
#define MMU_THDI_POOL_COUNTER_UNDERFLOW_IDr 2960
#define MMU_THDI_POOL_DROP_COUNT_HPr 2961
#define MMU_THDI_POOL_DROP_STATEr 2962
#define MMU_THDI_POOL_SHARED_COUNT_SPr 2963
#define MMU_THDI_PORTSP_BSTm 2964
#define MMU_THDI_PORTSP_CONFIG1m 2965
#define MMU_THDI_PORTSP_CONFIGm 2966
#define MMU_THDI_PORTSP_COUNTERm 2967
#define MMU_THDI_PORT_BST_CONFIGm 2968
#define MMU_THDI_PORT_LIMIT_STATESr 2969
#define MMU_THDI_PORT_PG_HDRM_BSTm 2970
#define MMU_THDI_PORT_PG_HDRM_CONFIGm 2971
#define MMU_THDI_PORT_PG_HDRM_COUNTERm 2972
#define MMU_THDI_PORT_PG_MIN_CONFIG1m 2973
#define MMU_THDI_PORT_PG_MIN_CONFIGm 2974
#define MMU_THDI_PORT_PG_MIN_COUNTERm 2975
#define MMU_THDI_PORT_PG_RESUME_CONFIG1m 2976
#define MMU_THDI_PORT_PG_RESUME_CONFIGm 2977
#define MMU_THDI_PORT_PG_SHARED_BSTm 2978
#define MMU_THDI_PORT_PG_SHARED_CONFIG1m 2979
#define MMU_THDI_PORT_PG_SHARED_CONFIGm 2980
#define MMU_THDI_PORT_PG_SHARED_COUNTERm 2981
#define MMU_THDI_SCR_CNT_STATUSr 2982
#define MMU_THDI_TMBUSr 2983
#define MMU_THDI_UC_INPPRI_PG_PROFILEr 2984
#define MMU_THDO_ADT_HI_PRI_ALPHA_INDEXr 2985
#define MMU_THDO_ADT_HI_PRI_COUNT_SPr 2986
#define MMU_THDO_ADT_MARGIN_LEVEL_COUNTERr 2987
#define MMU_THDO_ADT_MONITOR_POOL_IDr 2988
#define MMU_THDO_ADT_SP0_MARGINr 2989
#define MMU_THDO_ADT_SP1_MARGINr 2990
#define MMU_THDO_ADT_SP2_MARGINr 2991
#define MMU_THDO_ADT_SP3_MARGINr 2992
#define MMU_THDO_BST_CONFIGr 2993
#define MMU_THDO_BST_CPU_INT_ENr 2994
#define MMU_THDO_BST_CPU_INT_SETr 2995
#define MMU_THDO_BST_CPU_INT_STATr 2996
#define MMU_THDO_BST_ENABLE_ECCP_MEMr 2997
#define MMU_THDO_BST_EN_COR_ERR_RPTr 2998
#define MMU_THDO_BST_SHARED_PORTm 2999
#define MMU_THDO_BST_SHARED_PORTSP_MCm 3000
#define MMU_THDO_BST_SHARED_PORTSP_MC_PKTSTATm 3001
#define MMU_THDO_BST_STAT1r 3002
#define MMU_THDO_BST_STATr 3003
#define MMU_THDO_BST_TMBUSr 3004
#define MMU_THDO_BST_TOTAL_QUEUEm 3005
#define MMU_THDO_BST_TOTAL_QUEUE_PKTSTATm 3006
#define MMU_THDO_BYPASSr 3007
#define MMU_THDO_CMIC_RESERVEDr 3008
#define MMU_THDO_CONFIGr 3009
#define MMU_THDO_CONFIG_MC_QGROUPm 3010
#define MMU_THDO_CONFIG_PORTr 3011
#define MMU_THDO_CONFIG_PORTSP_MCm 3012
#define MMU_THDO_CONFIG_PORT_UC0m 3013
#define MMU_THDO_CONFIG_PORT_UC1m 3014
#define MMU_THDO_CONFIG_UC_QGROUP0m 3015
#define MMU_THDO_CONFIG_UC_QGROUP1m 3016
#define MMU_THDO_COUNTER_MC_OVERFLOW_SIZEr 3017
#define MMU_THDO_COUNTER_MC_QGROUPm 3018
#define MMU_THDO_COUNTER_OVERFLOW_IDr 3019
#define MMU_THDO_COUNTER_PORTSP_MCm 3020
#define MMU_THDO_COUNTER_PORT_UCm 3021
#define MMU_THDO_COUNTER_QUEUEm 3022
#define MMU_THDO_COUNTER_UC_OVERFLOW_SIZEr 3023
#define MMU_THDO_COUNTER_UC_QGROUPm 3024
#define MMU_THDO_COUNTER_UNDERFLOW_IDr 3025
#define MMU_THDO_CPU_INT_ENr 3026
#define MMU_THDO_CPU_INT_SETr 3027
#define MMU_THDO_CPU_INT_STATr 3028
#define MMU_THDO_CPU_QUEUE_DROP_STATESr 3029
#define MMU_THDO_CPU_QUEUE_DROP_STATES_11_00r 3030
#define MMU_THDO_CPU_QUEUE_DROP_STATES_23_12r 3031
#define MMU_THDO_CPU_QUEUE_DROP_STATES_35_24r 3032
#define MMU_THDO_CPU_QUEUE_DROP_STATES_47_36r 3033
#define MMU_THDO_DCN_DROP_COUNTr 3034
#define MMU_THDO_DCN_HWM_CORr 3035
#define MMU_THDO_DCN_POOL_LIMITr 3036
#define MMU_THDO_DCN_POOL_OCCUPANCY_COUNTr 3037
#define MMU_THDO_DCN_POOL_OCCUPANCY_HWMr 3038
#define MMU_THDO_DCN_PROFILEr 3039
#define MMU_THDO_DCN_QNUMr 3040
#define MMU_THDO_DEVICE_PORT_MAPm 3041
#define MMU_THDO_EBST_FIFOm 3042
#define MMU_THDO_EBST_FIFO_POINTERSr 3043
#define MMU_THDO_EBST_POPm 3044
#define MMU_THDO_EBST_PORT_CONFIGm 3045
#define MMU_THDO_EBST_PROFILE_CONFIGr 3046
#define MMU_THDO_EBST_SCAN_CONFIGr 3047
#define MMU_THDO_ENABLE_ECCP_MEMr 3048
#define MMU_THDO_ENGINE_ENABLES_CFGr 3049
#define MMU_THDO_EN_COR_ERR_RPTr 3050
#define MMU_THDO_INT_CONFIGr 3051
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_BUFFER_AVAIL_IN_POOLr 3052
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_MIN_BUFFER_AVAIL_IN_POOLr 3053
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_BUFFER_USAGEr 3054
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_WATERMARKr 3055
#define MMU_THDO_IPG_SIZEr 3056
#define MMU_THDO_MC_CPU_QUEUE_TOT_BST_THRESHOLDr 3057
#define MMU_THDO_MC_CQE_PRT_SP_BST_THRESHOLDr 3058
#define MMU_THDO_MC_CQE_SP_BST_THRESHOLDr 3059
#define MMU_THDO_MC_POOL_BST_COUNTr 3060
#define MMU_THDO_MC_QUEUE_TOT_BST_THRESHOLDr 3061
#define MMU_THDO_MC_SHARED_CQE_DYNAMIC_THRESH_CAPr 3062
#define MMU_THDO_MC_SHARED_CQE_POOL_CONFIGr 3063
#define MMU_THDO_MC_SHARED_CQE_POOL_DROP_STATESr 3064
#define MMU_THDO_MC_SHARED_CQE_POOL_RED_RESUME_LIMITr 3065
#define MMU_THDO_MC_SHARED_CQE_POOL_RED_SHARED_LIMITr 3066
#define MMU_THDO_MC_SHARED_CQE_POOL_RESUME_LIMITr 3067
#define MMU_THDO_MC_SHARED_CQE_POOL_SHARED_COUNTr 3068
#define MMU_THDO_MC_SHARED_CQE_POOL_SHARED_LIMITr 3069
#define MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_RESUME_LIMITr 3070
#define MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_SHARED_LIMITr 3071
#define MMU_THDO_MIRROR_ON_DROP_LIMIT_CONFIGr 3072
#define MMU_THDO_MIRROR_ON_DROP_MODTAG_CONFIGr 3073
#define MMU_THDO_MIRROR_ON_DROP_POOL_HIGHWATERMARK_COUNTr 3074
#define MMU_THDO_MIRROR_ON_DROP_POOL_OCCUPANCY_COUNTr 3075
#define MMU_THDO_MIRROR_ON_DROP_PROB_PROFILE_CONFIGr 3076
#define MMU_THDO_MIRROR_ON_DROP_PROFILE_CONFIGr 3077
#define MMU_THDO_MIRROR_ON_DROP_SAMPLE_DROP_COUNTr 3078
#define MMU_THDO_MIRROR_ON_DROP_SAMPLE_ENQ_COUNTr 3079
#define MMU_THDO_MIRROR_ON_DROP_TAG_OCCUPANCYr 3080
#define MMU_THDO_PORT_DCN_PROFILEr 3081
#define MMU_THDO_PORT_DROP_COUNT_MCm 3082
#define MMU_THDO_PORT_DROP_COUNT_UCm 3083
#define MMU_THDO_PORT_Q_DROP_STATEm 3084
#define MMU_THDO_PORT_Q_DROP_STATE_MCm 3085
#define MMU_THDO_PORT_Q_DROP_STATE_SHm 3086
#define MMU_THDO_PORT_SP_DROP_STATE_MCm 3087
#define MMU_THDO_PORT_SP_DROP_STATE_UCm 3088
#define MMU_THDO_PRT_SP_SHR_BST_THRESHOLDr 3089
#define MMU_THDO_QUEUE_AVG_ARRIVAL_COUNTm 3090
#define MMU_THDO_QUEUE_CONFIG1m 3091
#define MMU_THDO_QUEUE_CONFIGm 3092
#define MMU_THDO_QUEUE_DROP_COUNTm 3093
#define MMU_THDO_QUEUE_INST_ARRIVAL_COUNTm 3094
#define MMU_THDO_QUEUE_RESUME_OFFSET1m 3095
#define MMU_THDO_QUEUE_RESUME_OFFSETm 3096
#define MMU_THDO_QUE_TOT_BST_THRESHOLDr 3097
#define MMU_THDO_Q_TO_QGRP_MAPD0m 3098
#define MMU_THDO_Q_TO_QGRP_MAPD1m 3099
#define MMU_THDO_RESUME_PORT_MC0m 3100
#define MMU_THDO_RESUME_PORT_MC1m 3101
#define MMU_THDO_RESUME_PORT_UC0m 3102
#define MMU_THDO_RESUME_PORT_UC1m 3103
#define MMU_THDO_RESUME_QUEUEm 3104
#define MMU_THDO_SHARED_DB_DYNAMIC_THRESH_CAPr 3105
#define MMU_THDO_SHARED_DB_POOL_CONFIGr 3106
#define MMU_THDO_SHARED_DB_POOL_DROP_STATESr 3107
#define MMU_THDO_SHARED_DB_POOL_RED_RESUME_LIMITr 3108
#define MMU_THDO_SHARED_DB_POOL_RED_SHARED_LIMITr 3109
#define MMU_THDO_SHARED_DB_POOL_RESUME_LIMITr 3110
#define MMU_THDO_SHARED_DB_POOL_SHARED_COUNTr 3111
#define MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_LOSSLESSr 3112
#define MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_MCr 3113
#define MMU_THDO_SHARED_DB_POOL_SHARED_LIMITr 3114
#define MMU_THDO_SHARED_DB_POOL_YELLOW_RESUME_LIMITr 3115
#define MMU_THDO_SHARED_DB_POOL_YELLOW_SHARED_LIMITr 3116
#define MMU_THDO_SP_SHR_BST_THRESHOLDr 3117
#define MMU_THDO_SRC_PORT_DROP_COUNTm 3118
#define MMU_THDO_TMBUSr 3119
#define MMU_THDO_TOTAL_COUNTER_QUEUE_SHm 3120
#define MMU_THDO_TOTAL_PORT_COUNTERm 3121
#define MMU_THDO_TOTAL_PORT_COUNTER_MCm 3122
#define MMU_THDO_TOTAL_PORT_COUNTER_MC_SHm 3123
#define MMU_THDO_TOTAL_PORT_COUNTER_SHm 3124
#define MMU_THDO_UC_POOL_BST_COUNTr 3125
#define MMU_THDO_VOQ_FAIRNESS_CFGr 3126
#define MMU_THDO_WRED_SH_COUNTER_PORT_UCm 3127
#define MMU_THDR_QE_BST_CONFIGr 3128
#define MMU_THDR_QE_BST_COUNT_PRIQr 3129
#define MMU_THDR_QE_BST_COUNT_SPr 3130
#define MMU_THDR_QE_BST_STATr 3131
#define MMU_THDR_QE_BST_THRESHOLD_PRIQr 3132
#define MMU_THDR_QE_BST_THRESHOLD_SPr 3133
#define MMU_THDR_QE_BYPASSr 3134
#define MMU_THDR_QE_CONFIG1_PRIQr 3135
#define MMU_THDR_QE_CONFIGr 3136
#define MMU_THDR_QE_CONFIG_PRIQr 3137
#define MMU_THDR_QE_CONFIG_SPr 3138
#define MMU_THDR_QE_COUNTER_OVERFLOWr 3139
#define MMU_THDR_QE_COUNTER_OVERFLOW_SIZEr 3140
#define MMU_THDR_QE_COUNTER_UNDERFLOWr 3141
#define MMU_THDR_QE_CPU_INT_ENr 3142
#define MMU_THDR_QE_CPU_INT_EN_INSTr 3143
#define MMU_THDR_QE_CPU_INT_SETr 3144
#define MMU_THDR_QE_CPU_INT_SET_INSTr 3145
#define MMU_THDR_QE_CPU_INT_STATr 3146
#define MMU_THDR_QE_CPU_INT_STAT_INSTr 3147
#define MMU_THDR_QE_DROP_COUNT_BYTE_PRIQr 3148
#define MMU_THDR_QE_DROP_COUNT_PKT_PRIQr 3149
#define MMU_THDR_QE_DROP_COUNT_RED_PKT_PRIQr 3150
#define MMU_THDR_QE_DROP_COUNT_YELLOW_PKT_PRIQr 3151
#define MMU_THDR_QE_LIMIT_MIN_PRIQr 3152
#define MMU_THDR_QE_MIN_COUNT_PRIQr 3153
#define MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQr 3154
#define MMU_THDR_QE_RESUME_COLOR_LIMIT_PRIQr 3155
#define MMU_THDR_QE_RESUME_COLOR_LIMIT_SPr 3156
#define MMU_THDR_QE_RESUME_LIMIT_PRIQr 3157
#define MMU_THDR_QE_RSVD_REGr 3158
#define MMU_THDR_QE_SHARED_COLOR_LIMIT_PRIQr 3159
#define MMU_THDR_QE_SHARED_COLOR_LIMIT_SPr 3160
#define MMU_THDR_QE_SHARED_COUNT_PRIQr 3161
#define MMU_THDR_QE_SHARED_COUNT_SPr 3162
#define MMU_THDR_QE_STATUS_PRIQr 3163
#define MMU_THDR_QE_STATUS_SPr 3164
#define MMU_THDR_QE_TOTAL_COUNT_PRIQr 3165
#define MMU_TOQ_CMIC_RESERVEDr 3166
#define MMU_TOQ_CONFIGr 3167
#define MMU_TOQ_CPU_INT_ENr 3168
#define MMU_TOQ_CPU_INT_SETr 3169
#define MMU_TOQ_CPU_INT_STATr 3170
#define MMU_TOQ_CQEB_CMIC_RESERVEDr 3171
#define MMU_TOQ_CQEB_CONFIGr 3172
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0m 3173
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM0_ITM0m 3174
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM1_ITM1m 3175
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1m 3176
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM0_ITM0m 3177
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM1_ITM1m 3178
#define MMU_TOQ_CQEB_ENABLE_ECCP_MEMr 3179
#define MMU_TOQ_CQEB_EN_COR_ERR_RPTr 3180
#define MMU_TOQ_CQEB_STATUSr 3181
#define MMU_TOQ_CQEB_TMBUSr 3182
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPUm 3183
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPU_MMU_ITM0_ITM0m 3184
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPU_MMU_ITM1_ITM1m 3185
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWERm 3186
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWER_MMU_ITM0_ITM0m 3187
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWER_MMU_ITM1_ITM1m 3188
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPERm 3189
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPER_MMU_ITM0_ITM0m 3190
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPER_MMU_ITM1_ITM1m 3191
#define MMU_TOQ_DEBUGr 3192
#define MMU_TOQ_ENABLE_ECCP_MEMr 3193
#define MMU_TOQ_EN_COR_ERR_RPTr 3194
#define MMU_TOQ_MC_ARB_STATUSr 3195
#define MMU_TOQ_MC_CQEBm 3196
#define MMU_TOQ_MC_CQEBNm 3197
#define MMU_TOQ_MC_CQEBN_MMU_ITM0_ITM0m 3198
#define MMU_TOQ_MC_CQEBN_MMU_ITM1_ITM1m 3199
#define MMU_TOQ_MC_CQEB_FAPm 3200
#define MMU_TOQ_MC_CQEB_FAP_MMU_ITM0_ITM0m 3201
#define MMU_TOQ_MC_CQEB_FAP_MMU_ITM1_ITM1m 3202
#define MMU_TOQ_MC_CQEB_MMU_ITM0_ITM0m 3203
#define MMU_TOQ_MC_CQEB_MMU_ITM1_ITM1m 3204
#define MMU_TOQ_MC_DELAY_LINE_LOWERm 3205
#define MMU_TOQ_MC_DELAY_LINE_LOWER_MMU_ITM0_ITM0m 3206
#define MMU_TOQ_MC_DELAY_LINE_LOWER_MMU_ITM1_ITM1m 3207
#define MMU_TOQ_MC_DELAY_LINE_UPPERm 3208
#define MMU_TOQ_MC_DELAY_LINE_UPPER_MMU_ITM0_ITM0m 3209
#define MMU_TOQ_MC_DELAY_LINE_UPPER_MMU_ITM1_ITM1m 3210
#define MMU_TOQ_OQS_STAGING_MEMm 3211
#define MMU_TOQ_OQS_STAGING_MEM_MMU_ITM0_ITM0m 3212
#define MMU_TOQ_OQS_STAGING_MEM_MMU_ITM1_ITM1m 3213
#define MMU_TOQ_PORT_QTAIL_BANK_DBm 3214
#define MMU_TOQ_PORT_QTAIL_BANK_DB_MMU_ITM0_ITM0m 3215
#define MMU_TOQ_PORT_QTAIL_BANK_DB_MMU_ITM1_ITM1m 3216
#define MMU_TOQ_PORT_QTAIL_CNT_DBm 3217
#define MMU_TOQ_PORT_QTAIL_CNT_DB_MMU_ITM0_ITM0m 3218
#define MMU_TOQ_PORT_QTAIL_CNT_DB_MMU_ITM1_ITM1m 3219
#define MMU_TOQ_Q_MIRROR_ON_DROP_DESTINATION_CONFIGr 3220
#define MMU_TOQ_Q_TMBUSr 3221
#define MMU_TOQ_RQE_RECEPTION_FIFOm 3222
#define MMU_TOQ_RQE_RECEPTION_FIFO_MMU_ITM0_ITM0m 3223
#define MMU_TOQ_RQE_RECEPTION_FIFO_MMU_ITM1_ITM1m 3224
#define MMU_TOQ_STATUSr 3225
#define MMU_TOQ_UC_CQEBN_LOWERm 3226
#define MMU_TOQ_UC_CQEBN_LOWER_MMU_ITM0_ITM0m 3227
#define MMU_TOQ_UC_CQEBN_LOWER_MMU_ITM1_ITM1m 3228
#define MMU_TOQ_UC_CQEBN_UPPERm 3229
#define MMU_TOQ_UC_CQEBN_UPPER_MMU_ITM0_ITM0m 3230
#define MMU_TOQ_UC_CQEBN_UPPER_MMU_ITM1_ITM1m 3231
#define MMU_TOQ_UC_CQEB_FAPm 3232
#define MMU_TOQ_UC_CQEB_FAP_MMU_ITM0_ITM0m 3233
#define MMU_TOQ_UC_CQEB_FAP_MMU_ITM1_ITM1m 3234
#define MMU_TOQ_UC_CQEB_LOWERm 3235
#define MMU_TOQ_UC_CQEB_LOWER_MMU_ITM0_ITM0m 3236
#define MMU_TOQ_UC_CQEB_LOWER_MMU_ITM1_ITM1m 3237
#define MMU_TOQ_UC_CQEB_UPPERm 3238
#define MMU_TOQ_UC_CQEB_UPPER_MMU_ITM0_ITM0m 3239
#define MMU_TOQ_UC_CQEB_UPPER_MMU_ITM1_ITM1m 3240
#define MMU_TOQ_VOQDB_CPUm 3241
#define MMU_TOQ_VOQDB_CPU_MMU_ITM0_ITM0m 3242
#define MMU_TOQ_VOQDB_CPU_MMU_ITM1_ITM1m 3243
#define MMU_TOQ_VOQDB_LOWERm 3244
#define MMU_TOQ_VOQDB_LOWER_MMU_ITM0_ITM0m 3245
#define MMU_TOQ_VOQDB_LOWER_MMU_ITM1_ITM1m 3246
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_CPUm 3247
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_CPU_MMU_ITM0_ITM0m 3248
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_CPU_MMU_ITM1_ITM1m 3249
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWERm 3250
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWER_MMU_ITM0_ITM0m 3251
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWER_MMU_ITM1_ITM1m 3252
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPERm 3253
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPER_MMU_ITM0_ITM0m 3254
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPER_MMU_ITM1_ITM1m 3255
#define MMU_TOQ_VOQDB_UPPERm 3256
#define MMU_TOQ_VOQDB_UPPER_MMU_ITM0_ITM0m 3257
#define MMU_TOQ_VOQDB_UPPER_MMU_ITM1_ITM1m 3258
#define MMU_TOQ_VOQ_HEAD_DB_CPUm 3259
#define MMU_TOQ_VOQ_HEAD_DB_CPU_MMU_ITM0_ITM0m 3260
#define MMU_TOQ_VOQ_HEAD_DB_CPU_MMU_ITM1_ITM1m 3261
#define MMU_TOQ_VOQ_HEAD_DB_LOWERm 3262
#define MMU_TOQ_VOQ_HEAD_DB_LOWER_MMU_ITM0_ITM0m 3263
#define MMU_TOQ_VOQ_HEAD_DB_LOWER_MMU_ITM1_ITM1m 3264
#define MMU_TOQ_VOQ_HEAD_DB_UPPERm 3265
#define MMU_TOQ_VOQ_HEAD_DB_UPPER_MMU_ITM0_ITM0m 3266
#define MMU_TOQ_VOQ_HEAD_DB_UPPER_MMU_ITM1_ITM1m 3267
#define MMU_WRED_AVG_PORTSP_SIZEm 3268
#define MMU_WRED_AVG_QSIZEm 3269
#define MMU_WRED_CMIC_RESERVEDr 3270
#define MMU_WRED_CONFIG_READYr 3271
#define MMU_WRED_CONG_NOTIFICATION_RESOLUTION_TABLEr 3272
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_0m 3273
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_1m 3274
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_2m 3275
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_3m 3276
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_4m 3277
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_5m 3278
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_6m 3279
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_7m 3280
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_0m 3281
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_1m 3282
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_2m 3283
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_3m 3284
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_4m 3285
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_5m 3286
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_6m 3287
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_7m 3288
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_0m 3289
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_1m 3290
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_2m 3291
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_3m 3292
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_4m 3293
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_5m 3294
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_6m 3295
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_7m 3296
#define MMU_WRED_ENABLE_ECCP_MEMr 3297
#define MMU_WRED_EN_COR_ERR_RPTr 3298
#define MMU_WRED_MEM_INIT_STATUSr 3299
#define MMU_WRED_POOL_CONFIGr 3300
#define MMU_WRED_POOL_INST_CONG_LIMITr 3301
#define MMU_WRED_POOL_INST_CONG_LIMIT_0r 3302
#define MMU_WRED_POOL_INST_CONG_LIMIT_1r 3303
#define MMU_WRED_POOL_INST_CONG_LIMIT_2r 3304
#define MMU_WRED_POOL_INST_CONG_LIMIT_3r 3305
#define MMU_WRED_PORTSP_CONFIGm 3306
#define MMU_WRED_PORT_SP_DROP_THD_0m 3307
#define MMU_WRED_PORT_SP_DROP_THD_1m 3308
#define MMU_WRED_PORT_SP_SHARED_COUNTm 3309
#define MMU_WRED_QUEUE_CONFIGm 3310
#define MMU_WRED_REFRESH_CONTROLr 3311
#define MMU_WRED_TIME_DOMAINr 3312
#define MMU_WRED_TMBUSr 3313
#define MMU_WRED_UC_QUEUE_DROP_THDm 3314
#define MMU_WRED_UC_QUEUE_DROP_THD_MARK_0m 3315
#define MMU_WRED_UC_QUEUE_DROP_THD_MARK_1m 3316
#define MMU_WRED_UC_QUEUE_TOTAL_COUNTm 3317
#define MPLS_ENTRY_ACTION_TABLE_Am 3318
#define MPLS_ENTRY_ACTION_TABLE_Bm 3319
#define MPLS_ENTRY_DOUBLEm 3320
#define MPLS_ENTRY_ECCm 3321
#define MPLS_ENTRY_FLEX_CTR_CONTROLr 3322
#define MPLS_ENTRY_HASH_CONTROLm 3323
#define MPLS_ENTRY_HT_DEBUG_CMDm 3324
#define MPLS_ENTRY_HT_DEBUG_KEYm 3325
#define MPLS_ENTRY_HT_DEBUG_RESULTm 3326
#define MPLS_ENTRY_KEY_ATTRIBUTESm 3327
#define MPLS_ENTRY_KEY_BUFFER_0m 3328
#define MPLS_ENTRY_KEY_BUFFER_1m 3329
#define MPLS_ENTRY_REMAP_TABLE_Am 3330
#define MPLS_ENTRY_REMAP_TABLE_Bm 3331
#define MPLS_ENTRY_SINGLEm 3332
#define MY_STATION_CAM_BIST_CONFIG_1_64r 3333
#define MY_STATION_CAM_BIST_CONFIG_64r 3334
#define MY_STATION_CAM_BIST_STATUSr 3335
#define MY_STATION_CAM_CONTROLr 3336
#define MY_STATION_TCAMm 3337
#define MY_STATION_TCAM_DATA_ONLYm 3338
#define MY_STATION_TCAM_ENTRY_ONLYm 3339
#define NONUCAST_TRUNK_BLOCK_MASKm 3340
#define NTP_CONFIGr 3341
#define OPAQUE_TAG_CONFIGr 3342
#define OPAQUE_TAG_CONFIG_0r 3343
#define OPAQUE_TAG_CONFIG_1r 3344
#define PARS_RAM_CONTROLr 3345
#define PARS_SER_CONTROLr 3346
#define PFC_COLLECTOR_DS_FIFOm 3347
#define PFC_COLLECTOR_DS_FIFO_SER_CONTROLr 3348
#define PFC_COLLECTOR_DS_FIFO_STATUSr 3349
#define PFC_COLLECTOR_ECC_STATUSr 3350
#define PFC_COLLECTOR_IDB_ENr 3351
#define PFC_COLLECTOR_INTR_ENABLEr 3352
#define PFC_COLLECTOR_INTR_STATUSr 3353
#define PFC_COLLECTOR_RAM_CONTROLr 3354
#define PFC_COLLECTOR_REF_TIME_CONTROLr 3355
#define PFC_COLLECTOR_RESETr 3356
#define PFC_COLLECTOR_SAMPLE_WINDOW_CONTROLr 3357
#define PORT_BITMAP_PROFILEm 3358
#define PORT_BRIDGE_BMAPm 3359
#define PORT_COS_MAPm 3360
#define PORT_IF_SBS_CONTROLr 3361
#define PORT_LAG_FAILOVER_SETm 3362
#define PORT_TABm 3363
#define PROTOCOL_PKT_CONTROLr 3364
#define PROT_NHI_CONFIGr 3365
#define PROT_NHI_TABLE_1m 3366
#define PTR_COPYTOCPU_MASK_0r 3367
#define PTR_COPYTOCPU_MASK_1r 3368
#define PTR_RESULTS_BUFFER_IADAPTm 3369
#define PTR_RESULTS_BUFFER_IFWDm 3370
#define PTR_RESULTS_BUFFER_IPARSm 3371
#define PTR_RESULTS_BUFFER_ISWm 3372
#define RDBGC0_64r 3373
#define RDBGC0_SELECTr 3374
#define RDBGC1_64r 3375
#define RDBGC1_SELECTr 3376
#define RDBGC2_64r 3377
#define RDBGC2_SELECTr 3378
#define RDBGC3_64r 3379
#define RDBGC3_SELECTr 3380
#define RDBGC4_64r 3381
#define RDBGC4_SELECTr 3382
#define RDBGC5_64r 3383
#define RDBGC5_SELECTr 3384
#define RDBGC6_64r 3385
#define RDBGC6_SELECTr 3386
#define RDBGC7_64r 3387
#define RDBGC7_SELECTr 3388
#define RDBGC8_64r 3389
#define RDBGC8_SELECTr 3390
#define RDBGC_SELECT_2r 3391
#define RDBGC_SELECT_3r 3392
#define RDBGC_SELECT_4r 3393
#define REMOTE_CPU_DA_LSr 3394
#define REMOTE_CPU_DA_MSr 3395
#define REMOTE_CPU_LENGTH_TYPEr 3396
#define REQ_VECTOR_CONFIGm 3397
#define REQ_VECTOR_MATCH_POLICYr 3398
#define RESPONSIVE_PROTOCOL_MATCHm 3399
#define RIPC4_64r 3400
#define RIPC6_64r 3401
#define RIPD4_64r 3402
#define RIPD6_64r 3403
#define RIPHE4_64r 3404
#define RIPHE6_64r 3405
#define RPORTD_64r 3406
#define RSEL_RAM_DBGCTRL_64r 3407
#define RSFEC_SYMBOL_ERROR_MIBm 3408
#define RTAG7_FLOW_BASED_HASHm 3409
#define RTAG7_HASH_CONTROLr 3410
#define RTAG7_HASH_CONTROL_2r 3411
#define RTAG7_HASH_CONTROL_3_64r 3412
#define RTAG7_HASH_CONTROL_4r 3413
#define RTAG7_HASH_CONTROL_L2GRE_MASK_Ar 3414
#define RTAG7_HASH_CONTROL_L2GRE_MASK_Br 3415
#define RTAG7_HASH_FIELD_BMAP_1r 3416
#define RTAG7_HASH_FIELD_BMAP_2r 3417
#define RTAG7_HASH_FIELD_BMAP_3r 3418
#define RTAG7_HASH_SEED_Ar 3419
#define RTAG7_HASH_SEED_Br 3420
#define RTAG7_HASH_SELr 3421
#define RTAG7_HASH_VH_INITIALIZEr 3422
#define RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r 3423
#define RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r 3424
#define RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r 3425
#define RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r 3426
#define RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr 3427
#define RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr 3428
#define RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_EXTENDEDr 3429
#define RTAG7_PORT_BASED_HASHm 3430
#define RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAPr 3431
#define RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAPr 3432
#define RTUN_64r 3433
#define RUC_64r 3434
#define RX_FDR_CONTROLm 3435
#define RX_FDR_STATUSm 3436
#define RX_LKUP_1588_MEM_MPP0m 3437
#define RX_LKUP_1588_MEM_MPP1m 3438
#define SBS_CONTROLr 3439
#define SFLOW_EGR_RAND_SEED_INST0r 3440
#define SFLOW_EGR_RAND_SEED_INST1r 3441
#define SFLOW_EGR_THRESHOLDr 3442
#define SFLOW_ING_DATA_SOURCEm 3443
#define SFLOW_ING_FLEX_DATA_SOURCE_INST0m 3444
#define SFLOW_ING_FLEX_DATA_SOURCE_INST1m 3445
#define SFLOW_ING_FLEX_RAND_SEED_INST0r 3446
#define SFLOW_ING_FLEX_RAND_SEED_INST1r 3447
#define SFLOW_ING_MIRROR_CONFIGr 3448
#define SFLOW_ING_RAND_SEED_INST0r 3449
#define SFLOW_ING_RAND_SEED_INST1r 3450
#define SOBMH_FLEX_CTR_CONTROLr 3451
#define SOURCE_TRUNK_MAP_TABLEm 3452
#define SPEED_ID_TABLEm 3453
#define SPEED_PRIORITY_MAP_TBLm 3454
#define SRP_CONTROL_1r 3455
#define SRP_CONTROL_2r 3456
#define STG_TAB_2m 3457
#define STG_TAB_Am 3458
#define STG_TAB_Bm 3459
#define SW_HW_CONTROLr 3460
#define SW_IFP_DST_ACTION_CONTROLr 3461
#define TCP_FNm 3462
#define TDBGC0_64r 3463
#define TDBGC0_SELECTr 3464
#define TDBGC10_64r 3465
#define TDBGC10_SELECTr 3466
#define TDBGC11_64r 3467
#define TDBGC11_SELECTr 3468
#define TDBGC1_64r 3469
#define TDBGC1_SELECTr 3470
#define TDBGC2_64r 3471
#define TDBGC2_SELECTr 3472
#define TDBGC3_64r 3473
#define TDBGC3_SELECTr 3474
#define TDBGC4_64r 3475
#define TDBGC4_SELECTr 3476
#define TDBGC5_64r 3477
#define TDBGC5_SELECTr 3478
#define TDBGC6_64r 3479
#define TDBGC6_SELECTr 3480
#define TDBGC7_64r 3481
#define TDBGC7_SELECTr 3482
#define TDBGC8_64r 3483
#define TDBGC8_SELECTr 3484
#define TDBGC9_64r 3485
#define TDBGC9_SELECTr 3486
#define TDBGC_SELECT_2r 3487
#define THDI_BST_TRIGGER_STATUS_32r 3488
#define THD_MISC_CONTROL1r 3489
#define THD_MISC_CONTROL2r 3490
#define THD_MISC_CONTROLr 3491
#define TOP_AVS_CTRLr 3492
#define TOP_AVS_INTR_STATUSr 3493
#define TOP_BS_PLL0_CTRL_0r 3494
#define TOP_BS_PLL0_CTRL_1r 3495
#define TOP_BS_PLL0_CTRL_2r 3496
#define TOP_BS_PLL0_CTRL_3r 3497
#define TOP_BS_PLL0_CTRL_4r 3498
#define TOP_BS_PLL0_STATUSr 3499
#define TOP_BS_PLL1_CTRL_0r 3500
#define TOP_BS_PLL1_CTRL_1r 3501
#define TOP_BS_PLL1_CTRL_2r 3502
#define TOP_BS_PLL1_CTRL_3r 3503
#define TOP_BS_PLL1_CTRL_4r 3504
#define TOP_BS_PLL1_STATUSr 3505
#define TOP_BS_PLL_CTRL_0r 3506
#define TOP_BS_PLL_CTRL_1r 3507
#define TOP_BS_PLL_CTRL_2r 3508
#define TOP_BS_PLL_CTRL_3r 3509
#define TOP_BS_PLL_CTRL_4r 3510
#define TOP_BS_PLL_STATUSr 3511
#define TOP_CORE_PLL_CTRL_0r 3512
#define TOP_CORE_PLL_CTRL_1r 3513
#define TOP_CORE_PLL_CTRL_2r 3514
#define TOP_CORE_PLL_CTRL_3r 3515
#define TOP_CORE_PLL_CTRL_4r 3516
#define TOP_CORE_PLL_STATUSr 3517
#define TOP_CPU2TAP_DMA_CMD_MEMm 3518
#define TOP_CPU2TAP_DMA_CMD_MEM_CONTROLr 3519
#define TOP_CPU2TAP_DMA_CMD_MEM_STATUSr 3520
#define TOP_CPU2TAP_DMA_MEMORY_DEBUG_STATUSr 3521
#define TOP_CPU2TAP_DMA_MEM_DEBUG_CONTROLr 3522
#define TOP_CPU2TAP_DMA_RESULT_ERROR_MEMm 3523
#define TOP_CPU2TAP_MEM_TMr 3524
#define TOP_DEV_REV_IDr 3525
#define TOP_EP_CLOCK_GATING_DISABLE_REGr 3526
#define TOP_FUNC_DEBUG_STATUS_0r 3527
#define TOP_FUNC_DEBUG_STATUS_1r 3528
#define TOP_FUNC_DEBUG_STATUS_SELr 3529
#define TOP_HALF_MODE_CTRLr 3530
#define TOP_HW_TAP_CONTROLr 3531
#define TOP_HW_TAP_MEM_DEBUGr 3532
#define TOP_HW_TAP_MEM_ECC_CTRL_0r 3533
#define TOP_HW_TAP_MEM_ECC_CTRL_1r 3534
#define TOP_HW_TAP_MEM_ECC_STATUSr 3535
#define TOP_HW_TAP_READ_VALID_DEBUG_STATUSr 3536
#define TOP_INT_REV_ID_REGr 3537
#define TOP_IPROC_PLL_CTRL_0r 3538
#define TOP_IPROC_PLL_CTRL_1r 3539
#define TOP_IPROC_PLL_CTRL_2r 3540
#define TOP_IPROC_PLL_CTRL_3r 3541
#define TOP_IPROC_PLL_CTRL_4r 3542
#define TOP_IPROC_PLL_CTRL_5r 3543
#define TOP_IPROC_PLL_STATUSr 3544
#define TOP_IP_CLOCK_GATING_DISABLE_REGr 3545
#define TOP_L1_RCVD_CLK_VALID_STATUS_0r 3546
#define TOP_L1_RCVD_CLK_VALID_STATUS_1r 3547
#define TOP_L1_RCVD_CLK_VALID_STATUS_2r 3548
#define TOP_L1_RCVD_CLK_VALID_STATUS_3r 3549
#define TOP_LINK_STATUS_CTRLr 3550
#define TOP_MISC_CONTROLr 3551
#define TOP_MISC_CONTROL_1r 3552
#define TOP_MISC_CONTROL_2r 3553
#define TOP_MISC_STATUSr 3554
#define TOP_OSC_COUNT_STATr 3555
#define TOP_PLLS_CMN_CTRL_0r 3556
#define TOP_PLLS_CMN_CTRL_1r 3557
#define TOP_PM_FDR_MEMm 3558
#define TOP_PP_PLL_CTRL_0r 3559
#define TOP_PP_PLL_CTRL_1r 3560
#define TOP_PP_PLL_CTRL_2r 3561
#define TOP_PP_PLL_CTRL_3r 3562
#define TOP_PP_PLL_CTRL_4r 3563
#define TOP_PP_PLL_STATUSr 3564
#define TOP_PP_STRAP_0r 3565
#define TOP_PP_STRAP_10r 3566
#define TOP_PP_STRAP_11r 3567
#define TOP_PP_STRAP_12r 3568
#define TOP_PP_STRAP_13r 3569
#define TOP_PP_STRAP_14r 3570
#define TOP_PP_STRAP_15r 3571
#define TOP_PP_STRAP_16r 3572
#define TOP_PP_STRAP_17r 3573
#define TOP_PP_STRAP_1r 3574
#define TOP_PP_STRAP_2r 3575
#define TOP_PP_STRAP_3r 3576
#define TOP_PP_STRAP_4r 3577
#define TOP_PP_STRAP_5r 3578
#define TOP_PP_STRAP_6r 3579
#define TOP_PP_STRAP_7r 3580
#define TOP_PP_STRAP_8r 3581
#define TOP_PP_STRAP_9r 3582
#define TOP_PVTMON_0_CTRL_0r 3583
#define TOP_PVTMON_0_CTRL_1r 3584
#define TOP_PVTMON_0_HW_RST_THRESHOLDr 3585
#define TOP_PVTMON_0_INTR_THRESHOLDr 3586
#define TOP_PVTMON_0_RESULT_0r 3587
#define TOP_PVTMON_0_RESULT_1r 3588
#define TOP_PVTMON_10_CTRL_0r 3589
#define TOP_PVTMON_10_CTRL_1r 3590
#define TOP_PVTMON_10_HW_RST_THRESHOLDr 3591
#define TOP_PVTMON_10_INTR_THRESHOLDr 3592
#define TOP_PVTMON_10_RESULT_0r 3593
#define TOP_PVTMON_10_RESULT_1r 3594
#define TOP_PVTMON_11_CTRL_0r 3595
#define TOP_PVTMON_11_CTRL_1r 3596
#define TOP_PVTMON_11_HW_RST_THRESHOLDr 3597
#define TOP_PVTMON_11_INTR_THRESHOLDr 3598
#define TOP_PVTMON_11_RESULT_0r 3599
#define TOP_PVTMON_11_RESULT_1r 3600
#define TOP_PVTMON_12_CTRL_0r 3601
#define TOP_PVTMON_12_CTRL_1r 3602
#define TOP_PVTMON_12_HW_RST_THRESHOLDr 3603
#define TOP_PVTMON_12_INTR_THRESHOLDr 3604
#define TOP_PVTMON_12_RESULT_0r 3605
#define TOP_PVTMON_12_RESULT_1r 3606
#define TOP_PVTMON_13_CTRL_0r 3607
#define TOP_PVTMON_13_CTRL_1r 3608
#define TOP_PVTMON_13_HW_RST_THRESHOLDr 3609
#define TOP_PVTMON_13_INTR_THRESHOLDr 3610
#define TOP_PVTMON_13_RESULT_0r 3611
#define TOP_PVTMON_13_RESULT_1r 3612
#define TOP_PVTMON_14_CTRL_0r 3613
#define TOP_PVTMON_14_CTRL_1r 3614
#define TOP_PVTMON_14_HW_RST_THRESHOLDr 3615
#define TOP_PVTMON_14_INTR_THRESHOLDr 3616
#define TOP_PVTMON_14_RESULT_0r 3617
#define TOP_PVTMON_14_RESULT_1r 3618
#define TOP_PVTMON_15_HW_RST_THRESHOLDr 3619
#define TOP_PVTMON_15_INTR_THRESHOLDr 3620
#define TOP_PVTMON_15_RESULT_0r 3621
#define TOP_PVTMON_15_RESULT_1r 3622
#define TOP_PVTMON_1_CTRL_0r 3623
#define TOP_PVTMON_1_CTRL_1r 3624
#define TOP_PVTMON_1_HW_RST_THRESHOLDr 3625
#define TOP_PVTMON_1_INTR_THRESHOLDr 3626
#define TOP_PVTMON_1_RESULT_0r 3627
#define TOP_PVTMON_1_RESULT_1r 3628
#define TOP_PVTMON_2_CTRL_0r 3629
#define TOP_PVTMON_2_CTRL_1r 3630
#define TOP_PVTMON_2_HW_RST_THRESHOLDr 3631
#define TOP_PVTMON_2_INTR_THRESHOLDr 3632
#define TOP_PVTMON_2_RESULT_0r 3633
#define TOP_PVTMON_2_RESULT_1r 3634
#define TOP_PVTMON_3_CTRL_0r 3635
#define TOP_PVTMON_3_CTRL_1r 3636
#define TOP_PVTMON_3_HW_RST_THRESHOLDr 3637
#define TOP_PVTMON_3_INTR_THRESHOLDr 3638
#define TOP_PVTMON_3_RESULT_0r 3639
#define TOP_PVTMON_3_RESULT_1r 3640
#define TOP_PVTMON_4_CTRL_0r 3641
#define TOP_PVTMON_4_CTRL_1r 3642
#define TOP_PVTMON_4_HW_RST_THRESHOLDr 3643
#define TOP_PVTMON_4_INTR_THRESHOLDr 3644
#define TOP_PVTMON_4_RESULT_0r 3645
#define TOP_PVTMON_4_RESULT_1r 3646
#define TOP_PVTMON_5_CTRL_0r 3647
#define TOP_PVTMON_5_CTRL_1r 3648
#define TOP_PVTMON_5_HW_RST_THRESHOLDr 3649
#define TOP_PVTMON_5_INTR_THRESHOLDr 3650
#define TOP_PVTMON_5_RESULT_0r 3651
#define TOP_PVTMON_5_RESULT_1r 3652
#define TOP_PVTMON_6_CTRL_0r 3653
#define TOP_PVTMON_6_CTRL_1r 3654
#define TOP_PVTMON_6_HW_RST_THRESHOLDr 3655
#define TOP_PVTMON_6_INTR_THRESHOLDr 3656
#define TOP_PVTMON_6_RESULT_0r 3657
#define TOP_PVTMON_6_RESULT_1r 3658
#define TOP_PVTMON_7_CTRL_0r 3659
#define TOP_PVTMON_7_CTRL_1r 3660
#define TOP_PVTMON_7_HW_RST_THRESHOLDr 3661
#define TOP_PVTMON_7_INTR_THRESHOLDr 3662
#define TOP_PVTMON_7_RESULT_0r 3663
#define TOP_PVTMON_7_RESULT_1r 3664
#define TOP_PVTMON_8_CTRL_0r 3665
#define TOP_PVTMON_8_CTRL_1r 3666
#define TOP_PVTMON_8_HW_RST_THRESHOLDr 3667
#define TOP_PVTMON_8_INTR_THRESHOLDr 3668
#define TOP_PVTMON_8_RESULT_0r 3669
#define TOP_PVTMON_8_RESULT_1r 3670
#define TOP_PVTMON_9_CTRL_0r 3671
#define TOP_PVTMON_9_CTRL_1r 3672
#define TOP_PVTMON_9_HW_RST_THRESHOLDr 3673
#define TOP_PVTMON_9_INTR_THRESHOLDr 3674
#define TOP_PVTMON_9_RESULT_0r 3675
#define TOP_PVTMON_9_RESULT_1r 3676
#define TOP_PVTMON_CTRL_0r 3677
#define TOP_PVTMON_CTRL_1r 3678
#define TOP_PVTMON_HW_RST_STATUSr 3679
#define TOP_PVTMON_HW_RST_THRESHOLDr 3680
#define TOP_PVTMON_INTR_MASK_0r 3681
#define TOP_PVTMON_INTR_STATUS_0r 3682
#define TOP_PVTMON_INTR_THRESHOLDr 3683
#define TOP_PVTMON_RESULT_0r 3684
#define TOP_PVTMON_RESULT_1r 3685
#define TOP_RESCAL_0_CONTROLr 3686
#define TOP_RESCAL_0_STATUS_0r 3687
#define TOP_RESCAL_0_STATUS_1r 3688
#define TOP_RESCAL_1_CONTROLr 3689
#define TOP_RESCAL_1_STATUS_0r 3690
#define TOP_RESCAL_1_STATUS_1r 3691
#define TOP_RESCAL_2_CONTROLr 3692
#define TOP_RESCAL_2_STATUS_0r 3693
#define TOP_RESCAL_2_STATUS_1r 3694
#define TOP_RESCAL_3_CONTROLr 3695
#define TOP_RESCAL_3_STATUS_0r 3696
#define TOP_RESCAL_3_STATUS_1r 3697
#define TOP_RESCAL_4_CONTROLr 3698
#define TOP_RESCAL_4_STATUS_0r 3699
#define TOP_RESCAL_4_STATUS_1r 3700
#define TOP_RING_OSC_CTRLr 3701
#define TOP_SEQ_RST_0r 3702
#define TOP_SEQ_RST_1r 3703
#define TOP_SEQ_RST_2r 3704
#define TOP_SOFT_RESET_REGr 3705
#define TOP_SOFT_RESET_REG_2r 3706
#define TOP_SOFT_RESET_REG_3r 3707
#define TOP_SOFT_RESET_REG_4r 3708
#define TOP_SWITCH_FEATURE_ENABLEr 3709
#define TOP_SYNCE_CTRLr 3710
#define TOP_TAP_CONTROLr 3711
#define TOP_TLB_CONTROLr 3712
#define TOP_TLB_CONTROL_1r 3713
#define TOP_TLB_CONTROL_2r 3714
#define TOP_TLB_CONTROL_3r 3715
#define TOP_TLB_CONTROL_STATUSr 3716
#define TOP_TMON_CHANNELS_CTRL_0r 3717
#define TOP_TMON_CHANNELS_CTRL_1r 3718
#define TOP_TSC_DISABLE_STATUSr 3719
#define TOP_TSC_DISABLE_STATUS_0r 3720
#define TOP_TSC_DISABLE_STATUS_1r 3721
#define TOP_TSC_ENABLE_0r 3722
#define TOP_TSC_ENABLE_1r 3723
#define TOP_TSC_ENABLE_2r 3724
#define TOP_TS_PLL_CTRL_0r 3725
#define TOP_TS_PLL_CTRL_1r 3726
#define TOP_TS_PLL_CTRL_2r 3727
#define TOP_TS_PLL_CTRL_3r 3728
#define TOP_TS_PLL_CTRL_4r 3729
#define TOP_TS_PLL_CTRL_5r 3730
#define TOP_TS_PLL_STATUSr 3731
#define TOP_UC_TAP_CONTROLr 3732
#define TOP_UC_TAP_READ_DATAr 3733
#define TOP_UC_TAP_WRITE_DATAr 3734
#define TOP_UPI_CTRL_0r 3735
#define TOP_UPI_CTRL_1r 3736
#define TOP_UPI_STATUS_0r 3737
#define TOP_UPI_STATUS_10r 3738
#define TOP_UPI_STATUS_11r 3739
#define TOP_UPI_STATUS_12r 3740
#define TOP_UPI_STATUS_13r 3741
#define TOP_UPI_STATUS_14r 3742
#define TOP_UPI_STATUS_15r 3743
#define TOP_UPI_STATUS_16r 3744
#define TOP_UPI_STATUS_17r 3745
#define TOP_UPI_STATUS_18r 3746
#define TOP_UPI_STATUS_19r 3747
#define TOP_UPI_STATUS_1r 3748
#define TOP_UPI_STATUS_20r 3749
#define TOP_UPI_STATUS_21r 3750
#define TOP_UPI_STATUS_22r 3751
#define TOP_UPI_STATUS_2r 3752
#define TOP_UPI_STATUS_3r 3753
#define TOP_UPI_STATUS_4r 3754
#define TOP_UPI_STATUS_5r 3755
#define TOP_UPI_STATUS_6r 3756
#define TOP_UPI_STATUS_7r 3757
#define TOP_UPI_STATUS_8r 3758
#define TOP_UPI_STATUS_9r 3759
#define TOS_FNm 3760
#define TPCE_64r 3761
#define TRUNK_BITMAPm 3762
#define TRUNK_GROUP_FLEX_CTR_CONTROLr 3763
#define TRUNK_RAND_LB_SEED_INST0r 3764
#define TRUNK_RAND_LB_SEED_INST1r 3765
#define TTL_FNm 3766
#define TX_LKUP_1588_MEMm 3767
#define TX_TWOSTEP_1588_TSm 3768
#define UDF_CAM_BIST_CONFIG_1_64r 3769
#define UDF_CAM_BIST_CONFIG_64r 3770
#define UDF_CAM_BIST_STATUSr 3771
#define UDF_CAM_CONTROLr 3772
#define UDF_CONDITIONAL_CHECK_TABLE_CAMm 3773
#define UDF_CONDITIONAL_CHECK_TABLE_RAMm 3774
#define UDF_CONDITIONAL_CHECK_TABLE_RAM_1m 3775
#define UFT_SHARED_BANKS_CONTROLm 3776
#define UM_TABLEm 3777
#define UNICAST_DROP_CONFIGr 3778
#define UNKNOWN_MCAST_BLOCK_MASKm 3779
#define UNKNOWN_UCAST_BLOCK_MASKm 3780
#define VFP_CAM_BIST_CONFIG_1_64r 3781
#define VFP_CAM_BIST_CONFIG_64r 3782
#define VFP_CAM_BIST_STATUSr 3783
#define VFP_CAM_CONTROLr 3784
#define VFP_HASH_FIELD_BMAP_TABLE_Am 3785
#define VFP_HASH_FIELD_BMAP_TABLE_Bm 3786
#define VFP_KEY_CONTROL_1r 3787
#define VFP_KEY_CONTROL_2r 3788
#define VFP_POLICY_TABLEm 3789
#define VFP_POLICY_TABLE_RAM_CONTROLr 3790
#define VFP_SLICE_CONTROLr 3791
#define VFP_SLICE_MAPr 3792
#define VFP_TCAMm 3793
#define VFP_TMr 3794
#define VLAN_2_TABm 3795
#define VLAN_CTRLr 3796
#define VLAN_MPLSm 3797
#define VLAN_PROFILE_2m 3798
#define VLAN_PROFILE_TABm 3799
#define VLAN_TABm 3800
#define VRF_MASKr 3801
#define VXLAN_CONTROLr 3802
#define VXLAN_CONTROL_2r 3803
#define VXLAN_CONTROL_3r 3804
#define XLMAC_CLEAR_ECC_STATUSr 3805
#define XLMAC_CLEAR_FIFO_STATUSr 3806
#define XLMAC_CLEAR_RX_LSS_STATUSr 3807
#define XLMAC_CTRLr 3808
#define XLMAC_E2ECC_DATA_HDR_0r 3809
#define XLMAC_E2ECC_DATA_HDR_1r 3810
#define XLMAC_E2ECC_MODULE_HDR_0r 3811
#define XLMAC_E2ECC_MODULE_HDR_1r 3812
#define XLMAC_E2EFC_DATA_HDR_0r 3813
#define XLMAC_E2EFC_DATA_HDR_1r 3814
#define XLMAC_E2EFC_MODULE_HDR_0r 3815
#define XLMAC_E2EFC_MODULE_HDR_1r 3816
#define XLMAC_E2E_CTRLr 3817
#define XLMAC_ECC_CTRLr 3818
#define XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr 3819
#define XLMAC_ECC_FORCE_SINGLE_BIT_ERRr 3820
#define XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr 3821
#define XLMAC_EEE_CTRLr 3822
#define XLMAC_EEE_TIMERSr 3823
#define XLMAC_FIFO_STATUSr 3824
#define XLMAC_GMII_EEE_CTRLr 3825
#define XLMAC_HIGIG_HDR_0r 3826
#define XLMAC_HIGIG_HDR_1r 3827
#define XLMAC_INTR_ENABLEr 3828
#define XLMAC_INTR_STATUSr 3829
#define XLMAC_LAG_FAILOVER_STATUSr 3830
#define XLMAC_LLFC_CTRLr 3831
#define XLMAC_MEM_CTRLr 3832
#define XLMAC_MODEr 3833
#define XLMAC_PAUSE_CTRLr 3834
#define XLMAC_PFC_CTRLr 3835
#define XLMAC_PFC_DAr 3836
#define XLMAC_PFC_OPCODEr 3837
#define XLMAC_PFC_TYPEr 3838
#define XLMAC_RX_CDC_ECC_STATUSr 3839
#define XLMAC_RX_CTRLr 3840
#define XLMAC_RX_LLFC_MSG_FIELDSr 3841
#define XLMAC_RX_LSS_CTRLr 3842
#define XLMAC_RX_LSS_STATUSr 3843
#define XLMAC_RX_MAC_SAr 3844
#define XLMAC_RX_MAX_SIZEr 3845
#define XLMAC_RX_VLAN_TAGr 3846
#define XLMAC_SPARE0r 3847
#define XLMAC_SPARE1r 3848
#define XLMAC_TIMESTAMP_ADJUSTr 3849
#define XLMAC_TIMESTAMP_BYTE_ADJUSTr 3850
#define XLMAC_TXFIFO_CELL_CNTr 3851
#define XLMAC_TXFIFO_CELL_REQ_CNTr 3852
#define XLMAC_TX_CDC_ECC_STATUSr 3853
#define XLMAC_TX_CRC_CORRUPT_CTRLr 3854
#define XLMAC_TX_CTRLr 3855
#define XLMAC_TX_LLFC_MSG_FIELDSr 3856
#define XLMAC_TX_MAC_SAr 3857
#define XLMAC_TX_TIMESTAMP_FIFO_DATAr 3858
#define XLMAC_TX_TIMESTAMP_FIFO_STATUSr 3859
#define XLMAC_VERSION_IDr 3860
#define XLMIB_R1023r 3861
#define XLMIB_R127r 3862
#define XLMIB_R1518r 3863
#define XLMIB_R16383r 3864
#define XLMIB_R2047r 3865
#define XLMIB_R255r 3866
#define XLMIB_R4095r 3867
#define XLMIB_R511r 3868
#define XLMIB_R64r 3869
#define XLMIB_R9216r 3870
#define XLMIB_RALNr 3871
#define XLMIB_RBCAr 3872
#define XLMIB_RBYTr 3873
#define XLMIB_RDVLNr 3874
#define XLMIB_RERPKTr 3875
#define XLMIB_RFCRr 3876
#define XLMIB_RFCSr 3877
#define XLMIB_RFLRr 3878
#define XLMIB_RFRGr 3879
#define XLMIB_RJBRr 3880
#define XLMIB_RMCAr 3881
#define XLMIB_RMCRCr 3882
#define XLMIB_RMGVr 3883
#define XLMIB_RMTUEr 3884
#define XLMIB_ROVRr 3885
#define XLMIB_RPFC0r 3886
#define XLMIB_RPFC1r 3887
#define XLMIB_RPFC2r 3888
#define XLMIB_RPFC3r 3889
#define XLMIB_RPFC4r 3890
#define XLMIB_RPFC5r 3891
#define XLMIB_RPFC6r 3892
#define XLMIB_RPFC7r 3893
#define XLMIB_RPFCOFF0r 3894
#define XLMIB_RPFCOFF1r 3895
#define XLMIB_RPFCOFF2r 3896
#define XLMIB_RPFCOFF3r 3897
#define XLMIB_RPFCOFF4r 3898
#define XLMIB_RPFCOFF5r 3899
#define XLMIB_RPFCOFF6r 3900
#define XLMIB_RPFCOFF7r 3901
#define XLMIB_RPKTr 3902
#define XLMIB_RPOKr 3903
#define XLMIB_RPRMr 3904
#define XLMIB_RPROG0r 3905
#define XLMIB_RPROG1r 3906
#define XLMIB_RPROG2r 3907
#define XLMIB_RPROG3r 3908
#define XLMIB_RRBYTr 3909
#define XLMIB_RRPKTr 3910
#define XLMIB_RSCHCRCr 3911
#define XLMIB_RTRFUr 3912
#define XLMIB_RUCAr 3913
#define XLMIB_RUNDr 3914
#define XLMIB_RVLNr 3915
#define XLMIB_RXCFr 3916
#define XLMIB_RXPFr 3917
#define XLMIB_RXPPr 3918
#define XLMIB_RXUDAr 3919
#define XLMIB_RXUOr 3920
#define XLMIB_RXWSAr 3921
#define XLMIB_RX_EEE_LPI_DURATION_COUNTERr 3922
#define XLMIB_RX_EEE_LPI_EVENT_COUNTERr 3923
#define XLMIB_RX_HCFC_COUNTERr 3924
#define XLMIB_RX_HCFC_CRC_COUNTERr 3925
#define XLMIB_RX_LLFC_CRC_COUNTERr 3926
#define XLMIB_RX_LLFC_LOG_COUNTERr 3927
#define XLMIB_RX_LLFC_PHY_COUNTERr 3928
#define XLMIB_T1023r 3929
#define XLMIB_T127r 3930
#define XLMIB_T1518r 3931
#define XLMIB_T16383r 3932
#define XLMIB_T2047r 3933
#define XLMIB_T255r 3934
#define XLMIB_T4095r 3935
#define XLMIB_T511r 3936
#define XLMIB_T64r 3937
#define XLMIB_T9216r 3938
#define XLMIB_TBCAr 3939
#define XLMIB_TBYTr 3940
#define XLMIB_TDFRr 3941
#define XLMIB_TDVLNr 3942
#define XLMIB_TEDFr 3943
#define XLMIB_TERRr 3944
#define XLMIB_TFCSr 3945
#define XLMIB_TFRGr 3946
#define XLMIB_TJBRr 3947
#define XLMIB_TLCLr 3948
#define XLMIB_TMCAr 3949
#define XLMIB_TMCLr 3950
#define XLMIB_TMGVr 3951
#define XLMIB_TNCLr 3952
#define XLMIB_TOVRr 3953
#define XLMIB_TPFC0r 3954
#define XLMIB_TPFC1r 3955
#define XLMIB_TPFC2r 3956
#define XLMIB_TPFC3r 3957
#define XLMIB_TPFC4r 3958
#define XLMIB_TPFC5r 3959
#define XLMIB_TPFC6r 3960
#define XLMIB_TPFC7r 3961
#define XLMIB_TPFCOFF0r 3962
#define XLMIB_TPFCOFF1r 3963
#define XLMIB_TPFCOFF2r 3964
#define XLMIB_TPFCOFF3r 3965
#define XLMIB_TPFCOFF4r 3966
#define XLMIB_TPFCOFF5r 3967
#define XLMIB_TPFCOFF6r 3968
#define XLMIB_TPFCOFF7r 3969
#define XLMIB_TPKTr 3970
#define XLMIB_TPOKr 3971
#define XLMIB_TRPKTr 3972
#define XLMIB_TSCLr 3973
#define XLMIB_TSPARE0r 3974
#define XLMIB_TSPARE1r 3975
#define XLMIB_TSPARE2r 3976
#define XLMIB_TSPARE3r 3977
#define XLMIB_TUCAr 3978
#define XLMIB_TUFLr 3979
#define XLMIB_TVLNr 3980
#define XLMIB_TXCFr 3981
#define XLMIB_TXCLr 3982
#define XLMIB_TXPFr 3983
#define XLMIB_TXPPr 3984
#define XLMIB_TX_EEE_LPI_DURATION_COUNTERr 3985
#define XLMIB_TX_EEE_LPI_EVENT_COUNTERr 3986
#define XLMIB_TX_HCFC_COUNTERr 3987
#define XLMIB_TX_LLFC_LOG_COUNTERr 3988
#define XLMIB_XTHOLr 3989
#define XLPORT_CNTMAXSIZEr 3990
#define XLPORT_CONFIGr 3991
#define XLPORT_ECC_CONTROLr 3992
#define XLPORT_EEE_CLOCK_GATEr 3993
#define XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr 3994
#define XLPORT_EEE_COUNTER_MODEr 3995
#define XLPORT_EEE_DURATION_TIMER_PULSEr 3996
#define XLPORT_ENABLE_REGr 3997
#define XLPORT_FAULT_LINK_STATUSr 3998
#define XLPORT_FLOW_CONTROL_CONFIGr 3999
#define XLPORT_FORCE_DOUBLE_BIT_ERRORr 4000
#define XLPORT_FORCE_SINGLE_BIT_ERRORr 4001
#define XLPORT_GENERAL_SPARE1_REGr 4002
#define XLPORT_GENERAL_SPARE2_REGr 4003
#define XLPORT_GENERAL_SPARE3_REGr 4004
#define XLPORT_INTR_ENABLEr 4005
#define XLPORT_INTR_STATUSr 4006
#define XLPORT_LAG_FAILOVER_CONFIGr 4007
#define XLPORT_LED_CHAIN_CONFIGr 4008
#define XLPORT_LINKSTATUS_DOWNr 4009
#define XLPORT_LINKSTATUS_DOWN_CLEARr 4010
#define XLPORT_MAC_CONTROLr 4011
#define XLPORT_MAC_RSV_MASKr 4012
#define XLPORT_MIB_PROG_RANGE_CNTR0_CONFIGr 4013
#define XLPORT_MIB_PROG_RANGE_CNTR1_CONFIGr 4014
#define XLPORT_MIB_PROG_RANGE_CNTR2_CONFIGr 4015
#define XLPORT_MIB_PROG_RANGE_CNTR3_CONFIGr 4016
#define XLPORT_MIB_RESETr 4017
#define XLPORT_MIB_RSC0_ECC_STATUSr 4018
#define XLPORT_MIB_RSC1_ECC_STATUSr 4019
#define XLPORT_MIB_RSC_ECC_STATUSr 4020
#define XLPORT_MIB_RSC_RAM_CONTROLr 4021
#define XLPORT_MIB_TSC0_ECC_STATUSr 4022
#define XLPORT_MIB_TSC1_ECC_STATUSr 4023
#define XLPORT_MIB_TSC_ECC_STATUSr 4024
#define XLPORT_MIB_TSC_RAM_CONTROLr 4025
#define XLPORT_MODE_REGr 4026
#define XLPORT_PMD_PLL_CTRL_CONFIGr 4027
#define XLPORT_PM_VERSION_IDr 4028
#define XLPORT_POWER_SAVEr 4029
#define XLPORT_SBUS_CONTROLr 4030
#define XLPORT_SGNDET_EARLYCRSr 4031
#define XLPORT_SOFT_RESETr 4032
#define XLPORT_SPARE0_REGr 4033
#define XLPORT_SW_FLOW_CONTROLr 4034
#define XLPORT_TSC_PLL_LOCK_STATUSr 4035
#define XLPORT_TS_TIMER_31_0_REGr 4036
#define XLPORT_TS_TIMER_47_32_REGr 4037
#define XLPORT_WC_UCMEM_CTRLr 4038
#define XLPORT_WC_UCMEM_DATAm 4039
#define XLPORT_XGXS0_CTRL_REGr 4040
#define XLPORT_XGXS0_LN0_STATUS0_REGr 4041
#define XLPORT_XGXS0_LN1_STATUS0_REGr 4042
#define XLPORT_XGXS0_LN2_STATUS0_REGr 4043
#define XLPORT_XGXS0_LN3_STATUS0_REGr 4044
#define XLPORT_XGXS0_STATUS0_REGr 4045
#define XLPORT_XGXS_COUNTER_MODEr 4046
#define ALPM1_DATA 4047
#define ALPM2_DATA 4048
#define ALPM_KEY_MUX_FORMAT 4049
#define ASSOC_DATA_FULL 4050
#define ASSOC_DATA_REDUCED 4051
#define CMIC_CMC0_CCMDMA_CH0_CFGr 4052
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HIr 4053
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LOr 4054
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HIr 4055
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LOr 4056
#define CMIC_CMC0_CCMDMA_CH0_ECC_CONTROLr 4057
#define CMIC_CMC0_CCMDMA_CH0_ECC_STATUSr 4058
#define CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLRr 4059
#define CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNTr 4060
#define CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr 4061
#define CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr 4062
#define CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr 4063
#define CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr 4064
#define CMIC_CMC0_CCMDMA_CH0_STATr 4065
#define CMIC_CMC0_CCMDMA_CH0_TM_CONTROLr 4066
#define CMIC_CMC0_CCMDMA_CH1_CFGr 4067
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HIr 4068
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LOr 4069
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HIr 4070
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LOr 4071
#define CMIC_CMC0_CCMDMA_CH1_ECC_CONTROLr 4072
#define CMIC_CMC0_CCMDMA_CH1_ECC_STATUSr 4073
#define CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLRr 4074
#define CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNTr 4075
#define CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr 4076
#define CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr 4077
#define CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr 4078
#define CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr 4079
#define CMIC_CMC0_CCMDMA_CH1_STATr 4080
#define CMIC_CMC0_CCMDMA_CH1_TM_CONTROLr 4081
#define CMIC_CMC0_CCMDMA_CH2_CFGr 4082
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_HIr 4083
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_LOr 4084
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_HIr 4085
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_LOr 4086
#define CMIC_CMC0_CCMDMA_CH2_ECC_CONTROLr 4087
#define CMIC_CMC0_CCMDMA_CH2_ECC_STATUSr 4088
#define CMIC_CMC0_CCMDMA_CH2_ECC_STATUS_CLRr 4089
#define CMIC_CMC0_CCMDMA_CH2_ENTRY_COUNTr 4090
#define CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr 4091
#define CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr 4092
#define CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr 4093
#define CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr 4094
#define CMIC_CMC0_CCMDMA_CH2_STATr 4095
#define CMIC_CMC0_CCMDMA_CH2_TM_CONTROLr 4096
#define CMIC_CMC0_CCMDMA_CH3_CFGr 4097
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_HIr 4098
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_LOr 4099
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_HIr 4100
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_LOr 4101
#define CMIC_CMC0_CCMDMA_CH3_ECC_CONTROLr 4102
#define CMIC_CMC0_CCMDMA_CH3_ECC_STATUSr 4103
#define CMIC_CMC0_CCMDMA_CH3_ECC_STATUS_CLRr 4104
#define CMIC_CMC0_CCMDMA_CH3_ENTRY_COUNTr 4105
#define CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr 4106
#define CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr 4107
#define CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr 4108
#define CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr 4109
#define CMIC_CMC0_CCMDMA_CH3_STATr 4110
#define CMIC_CMC0_CCMDMA_CH3_TM_CONTROLr 4111
#define CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0r 4112
#define CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1r 4113
#define CMIC_CMC0_PKTDMA_CH0_CTRLr 4114
#define CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HIr 4115
#define CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LOr 4116
#define CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROLr 4117
#define CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUSr 4118
#define CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUSr 4119
#define CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HIr 4120
#define CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LOr 4121
#define CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQr 4122
#define CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RXr 4123
#define CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WRr 4124
#define CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HIr 4125
#define CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LOr 4126
#define CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr 4127
#define CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUSr 4128
#define CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROLr 4129
#define CMIC_CMC0_PKTDMA_CH0_INTR_COALr 4130
#define CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKTr 4131
#define CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr 4132
#define CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKTr 4133
#define CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr 4134
#define CMIC_CMC0_PKTDMA_CH0_STATr 4135
#define CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0r 4136
#define CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1r 4137
#define CMIC_CMC0_PKTDMA_CH1_CTRLr 4138
#define CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HIr 4139
#define CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LOr 4140
#define CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROLr 4141
#define CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUSr 4142
#define CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUSr 4143
#define CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HIr 4144
#define CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LOr 4145
#define CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQr 4146
#define CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RXr 4147
#define CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WRr 4148
#define CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HIr 4149
#define CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LOr 4150
#define CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr 4151
#define CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUSr 4152
#define CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROLr 4153
#define CMIC_CMC0_PKTDMA_CH1_INTR_COALr 4154
#define CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKTr 4155
#define CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr 4156
#define CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKTr 4157
#define CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr 4158
#define CMIC_CMC0_PKTDMA_CH1_STATr 4159
#define CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0r 4160
#define CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1r 4161
#define CMIC_CMC0_PKTDMA_CH2_CTRLr 4162
#define CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HIr 4163
#define CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LOr 4164
#define CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROLr 4165
#define CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUSr 4166
#define CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUSr 4167
#define CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HIr 4168
#define CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LOr 4169
#define CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQr 4170
#define CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RXr 4171
#define CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WRr 4172
#define CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HIr 4173
#define CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LOr 4174
#define CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr 4175
#define CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUSr 4176
#define CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROLr 4177
#define CMIC_CMC0_PKTDMA_CH2_INTR_COALr 4178
#define CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKTr 4179
#define CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr 4180
#define CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKTr 4181
#define CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr 4182
#define CMIC_CMC0_PKTDMA_CH2_STATr 4183
#define CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0r 4184
#define CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1r 4185
#define CMIC_CMC0_PKTDMA_CH3_CTRLr 4186
#define CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HIr 4187
#define CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LOr 4188
#define CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROLr 4189
#define CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUSr 4190
#define CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUSr 4191
#define CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HIr 4192
#define CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LOr 4193
#define CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQr 4194
#define CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RXr 4195
#define CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WRr 4196
#define CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HIr 4197
#define CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LOr 4198
#define CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr 4199
#define CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUSr 4200
#define CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROLr 4201
#define CMIC_CMC0_PKTDMA_CH3_INTR_COALr 4202
#define CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKTr 4203
#define CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr 4204
#define CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKTr 4205
#define CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr 4206
#define CMIC_CMC0_PKTDMA_CH3_STATr 4207
#define CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0r 4208
#define CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1r 4209
#define CMIC_CMC0_PKTDMA_CH4_CTRLr 4210
#define CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HIr 4211
#define CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LOr 4212
#define CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROLr 4213
#define CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUSr 4214
#define CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUSr 4215
#define CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HIr 4216
#define CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LOr 4217
#define CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQr 4218
#define CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RXr 4219
#define CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WRr 4220
#define CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HIr 4221
#define CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LOr 4222
#define CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr 4223
#define CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUSr 4224
#define CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROLr 4225
#define CMIC_CMC0_PKTDMA_CH4_INTR_COALr 4226
#define CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKTr 4227
#define CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr 4228
#define CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKTr 4229
#define CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr 4230
#define CMIC_CMC0_PKTDMA_CH4_STATr 4231
#define CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0r 4232
#define CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1r 4233
#define CMIC_CMC0_PKTDMA_CH5_CTRLr 4234
#define CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HIr 4235
#define CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LOr 4236
#define CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROLr 4237
#define CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUSr 4238
#define CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUSr 4239
#define CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HIr 4240
#define CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LOr 4241
#define CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQr 4242
#define CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RXr 4243
#define CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WRr 4244
#define CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HIr 4245
#define CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LOr 4246
#define CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr 4247
#define CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUSr 4248
#define CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROLr 4249
#define CMIC_CMC0_PKTDMA_CH5_INTR_COALr 4250
#define CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKTr 4251
#define CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr 4252
#define CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKTr 4253
#define CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr 4254
#define CMIC_CMC0_PKTDMA_CH5_STATr 4255
#define CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0r 4256
#define CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1r 4257
#define CMIC_CMC0_PKTDMA_CH6_CTRLr 4258
#define CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HIr 4259
#define CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LOr 4260
#define CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROLr 4261
#define CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUSr 4262
#define CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUSr 4263
#define CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HIr 4264
#define CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LOr 4265
#define CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQr 4266
#define CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RXr 4267
#define CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WRr 4268
#define CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HIr 4269
#define CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LOr 4270
#define CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr 4271
#define CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUSr 4272
#define CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROLr 4273
#define CMIC_CMC0_PKTDMA_CH6_INTR_COALr 4274
#define CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKTr 4275
#define CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr 4276
#define CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKTr 4277
#define CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr 4278
#define CMIC_CMC0_PKTDMA_CH6_STATr 4279
#define CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0r 4280
#define CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1r 4281
#define CMIC_CMC0_PKTDMA_CH7_CTRLr 4282
#define CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HIr 4283
#define CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LOr 4284
#define CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROLr 4285
#define CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUSr 4286
#define CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUSr 4287
#define CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HIr 4288
#define CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LOr 4289
#define CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQr 4290
#define CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RXr 4291
#define CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WRr 4292
#define CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HIr 4293
#define CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LOr 4294
#define CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr 4295
#define CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUSr 4296
#define CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROLr 4297
#define CMIC_CMC0_PKTDMA_CH7_INTR_COALr 4298
#define CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKTr 4299
#define CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr 4300
#define CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKTr 4301
#define CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr 4302
#define CMIC_CMC0_PKTDMA_CH7_STATr 4303
#define CMIC_CMC0_SBUSDMA_CH0_CONTROLr 4304
#define CMIC_CMC0_SBUSDMA_CH0_COUNTr 4305
#define CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr 4306
#define CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr 4307
#define CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr 4308
#define CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr 4309
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr 4310
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4311
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4312
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr 4313
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr 4314
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4315
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr 4316
#define CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HIr 4317
#define CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LOr 4318
#define CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROLr 4319
#define CMIC_CMC0_SBUSDMA_CH0_ECC_STATUSr 4320
#define CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLRr 4321
#define CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr 4322
#define CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr 4323
#define CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr 4324
#define CMIC_CMC0_SBUSDMA_CH0_OPCODEr 4325
#define CMIC_CMC0_SBUSDMA_CH0_REQUESTr 4326
#define CMIC_CMC0_SBUSDMA_CH0_REQUEST_1r 4327
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr 4328
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr 4329
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr 4330
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr 4331
#define CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr 4332
#define CMIC_CMC0_SBUSDMA_CH0_STATUSr 4333
#define CMIC_CMC0_SBUSDMA_CH0_TIMERr 4334
#define CMIC_CMC0_SBUSDMA_CH0_TM_CONTROLr 4335
#define CMIC_CMC0_SBUSDMA_CH1_CONTROLr 4336
#define CMIC_CMC0_SBUSDMA_CH1_COUNTr 4337
#define CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr 4338
#define CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr 4339
#define CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr 4340
#define CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr 4341
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr 4342
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4343
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4344
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr 4345
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr 4346
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4347
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr 4348
#define CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HIr 4349
#define CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LOr 4350
#define CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROLr 4351
#define CMIC_CMC0_SBUSDMA_CH1_ECC_STATUSr 4352
#define CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLRr 4353
#define CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr 4354
#define CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr 4355
#define CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr 4356
#define CMIC_CMC0_SBUSDMA_CH1_OPCODEr 4357
#define CMIC_CMC0_SBUSDMA_CH1_REQUESTr 4358
#define CMIC_CMC0_SBUSDMA_CH1_REQUEST_1r 4359
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr 4360
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr 4361
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr 4362
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr 4363
#define CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr 4364
#define CMIC_CMC0_SBUSDMA_CH1_STATUSr 4365
#define CMIC_CMC0_SBUSDMA_CH1_TIMERr 4366
#define CMIC_CMC0_SBUSDMA_CH1_TM_CONTROLr 4367
#define CMIC_CMC0_SBUSDMA_CH2_CONTROLr 4368
#define CMIC_CMC0_SBUSDMA_CH2_COUNTr 4369
#define CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr 4370
#define CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr 4371
#define CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr 4372
#define CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr 4373
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr 4374
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4375
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4376
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr 4377
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr 4378
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4379
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr 4380
#define CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HIr 4381
#define CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LOr 4382
#define CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROLr 4383
#define CMIC_CMC0_SBUSDMA_CH2_ECC_STATUSr 4384
#define CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLRr 4385
#define CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr 4386
#define CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr 4387
#define CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr 4388
#define CMIC_CMC0_SBUSDMA_CH2_OPCODEr 4389
#define CMIC_CMC0_SBUSDMA_CH2_REQUESTr 4390
#define CMIC_CMC0_SBUSDMA_CH2_REQUEST_1r 4391
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr 4392
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr 4393
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr 4394
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr 4395
#define CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr 4396
#define CMIC_CMC0_SBUSDMA_CH2_STATUSr 4397
#define CMIC_CMC0_SBUSDMA_CH2_TIMERr 4398
#define CMIC_CMC0_SBUSDMA_CH2_TM_CONTROLr 4399
#define CMIC_CMC0_SBUSDMA_CH3_CONTROLr 4400
#define CMIC_CMC0_SBUSDMA_CH3_COUNTr 4401
#define CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr 4402
#define CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr 4403
#define CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr 4404
#define CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr 4405
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr 4406
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4407
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4408
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr 4409
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr 4410
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4411
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESSr 4412
#define CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HIr 4413
#define CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LOr 4414
#define CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROLr 4415
#define CMIC_CMC0_SBUSDMA_CH3_ECC_STATUSr 4416
#define CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLRr 4417
#define CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr 4418
#define CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr 4419
#define CMIC_CMC0_SBUSDMA_CH3_ITER_COUNTr 4420
#define CMIC_CMC0_SBUSDMA_CH3_OPCODEr 4421
#define CMIC_CMC0_SBUSDMA_CH3_REQUESTr 4422
#define CMIC_CMC0_SBUSDMA_CH3_REQUEST_1r 4423
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUGr 4424
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr 4425
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr 4426
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr 4427
#define CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESSr 4428
#define CMIC_CMC0_SBUSDMA_CH3_STATUSr 4429
#define CMIC_CMC0_SBUSDMA_CH3_TIMERr 4430
#define CMIC_CMC0_SBUSDMA_CH3_TM_CONTROLr 4431
#define CMIC_CMC0_SBUSDMA_CH4_CONTROLr 4432
#define CMIC_CMC0_SBUSDMA_CH4_COUNTr 4433
#define CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr 4434
#define CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr 4435
#define CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr 4436
#define CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr 4437
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr 4438
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4439
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4440
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr 4441
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr 4442
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4443
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUS_ADDRESSr 4444
#define CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_HIr 4445
#define CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_LOr 4446
#define CMIC_CMC0_SBUSDMA_CH4_ECC_CONTROLr 4447
#define CMIC_CMC0_SBUSDMA_CH4_ECC_STATUSr 4448
#define CMIC_CMC0_SBUSDMA_CH4_ECC_STATUS_CLRr 4449
#define CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr 4450
#define CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr 4451
#define CMIC_CMC0_SBUSDMA_CH4_ITER_COUNTr 4452
#define CMIC_CMC0_SBUSDMA_CH4_OPCODEr 4453
#define CMIC_CMC0_SBUSDMA_CH4_REQUESTr 4454
#define CMIC_CMC0_SBUSDMA_CH4_REQUEST_1r 4455
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUGr 4456
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr 4457
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr 4458
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr 4459
#define CMIC_CMC0_SBUSDMA_CH4_SBUS_START_ADDRESSr 4460
#define CMIC_CMC0_SBUSDMA_CH4_STATUSr 4461
#define CMIC_CMC0_SBUSDMA_CH4_TIMERr 4462
#define CMIC_CMC0_SBUSDMA_CH4_TM_CONTROLr 4463
#define CMIC_CMC0_SBUSDMA_CH5_CONTROLr 4464
#define CMIC_CMC0_SBUSDMA_CH5_COUNTr 4465
#define CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr 4466
#define CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr 4467
#define CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr 4468
#define CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr 4469
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr 4470
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4471
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4472
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr 4473
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr 4474
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4475
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUS_ADDRESSr 4476
#define CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_HIr 4477
#define CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_LOr 4478
#define CMIC_CMC0_SBUSDMA_CH5_ECC_CONTROLr 4479
#define CMIC_CMC0_SBUSDMA_CH5_ECC_STATUSr 4480
#define CMIC_CMC0_SBUSDMA_CH5_ECC_STATUS_CLRr 4481
#define CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr 4482
#define CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr 4483
#define CMIC_CMC0_SBUSDMA_CH5_ITER_COUNTr 4484
#define CMIC_CMC0_SBUSDMA_CH5_OPCODEr 4485
#define CMIC_CMC0_SBUSDMA_CH5_REQUESTr 4486
#define CMIC_CMC0_SBUSDMA_CH5_REQUEST_1r 4487
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUGr 4488
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr 4489
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr 4490
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr 4491
#define CMIC_CMC0_SBUSDMA_CH5_SBUS_START_ADDRESSr 4492
#define CMIC_CMC0_SBUSDMA_CH5_STATUSr 4493
#define CMIC_CMC0_SBUSDMA_CH5_TIMERr 4494
#define CMIC_CMC0_SBUSDMA_CH5_TM_CONTROLr 4495
#define CMIC_CMC0_SBUSDMA_CH6_CONTROLr 4496
#define CMIC_CMC0_SBUSDMA_CH6_COUNTr 4497
#define CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr 4498
#define CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr 4499
#define CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr 4500
#define CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr 4501
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr 4502
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4503
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4504
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr 4505
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr 4506
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4507
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUS_ADDRESSr 4508
#define CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_HIr 4509
#define CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_LOr 4510
#define CMIC_CMC0_SBUSDMA_CH6_ECC_CONTROLr 4511
#define CMIC_CMC0_SBUSDMA_CH6_ECC_STATUSr 4512
#define CMIC_CMC0_SBUSDMA_CH6_ECC_STATUS_CLRr 4513
#define CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr 4514
#define CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr 4515
#define CMIC_CMC0_SBUSDMA_CH6_ITER_COUNTr 4516
#define CMIC_CMC0_SBUSDMA_CH6_OPCODEr 4517
#define CMIC_CMC0_SBUSDMA_CH6_REQUESTr 4518
#define CMIC_CMC0_SBUSDMA_CH6_REQUEST_1r 4519
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUGr 4520
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr 4521
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr 4522
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr 4523
#define CMIC_CMC0_SBUSDMA_CH6_SBUS_START_ADDRESSr 4524
#define CMIC_CMC0_SBUSDMA_CH6_STATUSr 4525
#define CMIC_CMC0_SBUSDMA_CH6_TIMERr 4526
#define CMIC_CMC0_SBUSDMA_CH6_TM_CONTROLr 4527
#define CMIC_CMC0_SBUSDMA_CH7_CONTROLr 4528
#define CMIC_CMC0_SBUSDMA_CH7_COUNTr 4529
#define CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr 4530
#define CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr 4531
#define CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr 4532
#define CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr 4533
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr 4534
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4535
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4536
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr 4537
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr 4538
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4539
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUS_ADDRESSr 4540
#define CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_HIr 4541
#define CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_LOr 4542
#define CMIC_CMC0_SBUSDMA_CH7_ECC_CONTROLr 4543
#define CMIC_CMC0_SBUSDMA_CH7_ECC_STATUSr 4544
#define CMIC_CMC0_SBUSDMA_CH7_ECC_STATUS_CLRr 4545
#define CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr 4546
#define CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr 4547
#define CMIC_CMC0_SBUSDMA_CH7_ITER_COUNTr 4548
#define CMIC_CMC0_SBUSDMA_CH7_OPCODEr 4549
#define CMIC_CMC0_SBUSDMA_CH7_REQUESTr 4550
#define CMIC_CMC0_SBUSDMA_CH7_REQUEST_1r 4551
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUGr 4552
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr 4553
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr 4554
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr 4555
#define CMIC_CMC0_SBUSDMA_CH7_SBUS_START_ADDRESSr 4556
#define CMIC_CMC0_SBUSDMA_CH7_STATUSr 4557
#define CMIC_CMC0_SBUSDMA_CH7_TIMERr 4558
#define CMIC_CMC0_SBUSDMA_CH7_TM_CONTROLr 4559
#define CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUSr 4560
#define CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr 4561
#define CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUSr 4562
#define CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr 4563
#define CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TXr 4564
#define CMIC_CMC0_SHARED_AXI_AR_COUNT_TXr 4565
#define CMIC_CMC0_SHARED_AXI_PER_ID_STATr 4566
#define CMIC_CMC0_SHARED_AXI_STATr 4567
#define CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRLr 4568
#define CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRLr 4569
#define CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRLr 4570
#define CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr 4571
#define CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROLr 4572
#define CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUSr 4573
#define CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr 4574
#define CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr 4575
#define CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROLr 4576
#define CMIC_CMC0_SHARED_CONFIGr 4577
#define CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr 4578
#define CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr 4579
#define CMIC_CMC0_SHARED_IRQ_STAT0r 4580
#define CMIC_CMC0_SHARED_IRQ_STAT1r 4581
#define CMIC_CMC0_SHARED_IRQ_STAT_CLR0r 4582
#define CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRLr 4583
#define CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr 4584
#define CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRLr 4585
#define CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r 4586
#define CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r 4587
#define CMIC_CMC0_SHARED_PKT_COUNT_RXPKTr 4588
#define CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERRr 4589
#define CMIC_CMC0_SHARED_PKT_COUNT_TXPKTr 4590
#define CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERRr 4591
#define CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0r 4592
#define CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1r 4593
#define CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr 4594
#define CMIC_CMC0_SHARED_RXBUF_CONFIGr 4595
#define CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr 4596
#define CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr 4597
#define CMIC_CMC0_SHARED_RXBUF_ECC_CONTROLr 4598
#define CMIC_CMC0_SHARED_RXBUF_ECC_STATUSr 4599
#define CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLRr 4600
#define CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIGr 4601
#define CMIC_CMC0_SHARED_RXBUF_TM_CONTROLr 4602
#define CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRLr 4603
#define CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr 4604
#define CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRLr 4605
#define CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr 4606
#define CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr 4607
#define CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr 4608
#define CMIC_CMC0_SHARED_TXBUF_DEBUGr 4609
#define CMIC_CMC0_SHARED_TXBUF_ECC_CONTROLr 4610
#define CMIC_CMC0_SHARED_TXBUF_ECC_STATUSr 4611
#define CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLRr 4612
#define CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITSr 4613
#define CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITSr 4614
#define CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIGr 4615
#define CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRLr 4616
#define CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNTr 4617
#define CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNTr 4618
#define CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNTr 4619
#define CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNTr 4620
#define CMIC_CMC0_SHARED_TXBUF_TM_CONTROLr 4621
#define CMIC_CMC1_CCMDMA_CH0_CFGr 4622
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HIr 4623
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LOr 4624
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HIr 4625
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LOr 4626
#define CMIC_CMC1_CCMDMA_CH0_ECC_CONTROLr 4627
#define CMIC_CMC1_CCMDMA_CH0_ECC_STATUSr 4628
#define CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLRr 4629
#define CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNTr 4630
#define CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr 4631
#define CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr 4632
#define CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr 4633
#define CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr 4634
#define CMIC_CMC1_CCMDMA_CH0_STATr 4635
#define CMIC_CMC1_CCMDMA_CH0_TM_CONTROLr 4636
#define CMIC_CMC1_CCMDMA_CH1_CFGr 4637
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HIr 4638
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LOr 4639
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HIr 4640
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LOr 4641
#define CMIC_CMC1_CCMDMA_CH1_ECC_CONTROLr 4642
#define CMIC_CMC1_CCMDMA_CH1_ECC_STATUSr 4643
#define CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLRr 4644
#define CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNTr 4645
#define CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr 4646
#define CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr 4647
#define CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr 4648
#define CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr 4649
#define CMIC_CMC1_CCMDMA_CH1_STATr 4650
#define CMIC_CMC1_CCMDMA_CH1_TM_CONTROLr 4651
#define CMIC_CMC1_CCMDMA_CH2_CFGr 4652
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_HIr 4653
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_LOr 4654
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_HIr 4655
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_LOr 4656
#define CMIC_CMC1_CCMDMA_CH2_ECC_CONTROLr 4657
#define CMIC_CMC1_CCMDMA_CH2_ECC_STATUSr 4658
#define CMIC_CMC1_CCMDMA_CH2_ECC_STATUS_CLRr 4659
#define CMIC_CMC1_CCMDMA_CH2_ENTRY_COUNTr 4660
#define CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr 4661
#define CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr 4662
#define CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr 4663
#define CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr 4664
#define CMIC_CMC1_CCMDMA_CH2_STATr 4665
#define CMIC_CMC1_CCMDMA_CH2_TM_CONTROLr 4666
#define CMIC_CMC1_CCMDMA_CH3_CFGr 4667
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_HIr 4668
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_LOr 4669
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_HIr 4670
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_LOr 4671
#define CMIC_CMC1_CCMDMA_CH3_ECC_CONTROLr 4672
#define CMIC_CMC1_CCMDMA_CH3_ECC_STATUSr 4673
#define CMIC_CMC1_CCMDMA_CH3_ECC_STATUS_CLRr 4674
#define CMIC_CMC1_CCMDMA_CH3_ENTRY_COUNTr 4675
#define CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr 4676
#define CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr 4677
#define CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr 4678
#define CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr 4679
#define CMIC_CMC1_CCMDMA_CH3_STATr 4680
#define CMIC_CMC1_CCMDMA_CH3_TM_CONTROLr 4681
#define CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0r 4682
#define CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1r 4683
#define CMIC_CMC1_PKTDMA_CH0_CTRLr 4684
#define CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HIr 4685
#define CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LOr 4686
#define CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROLr 4687
#define CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUSr 4688
#define CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUSr 4689
#define CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HIr 4690
#define CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LOr 4691
#define CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQr 4692
#define CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RXr 4693
#define CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WRr 4694
#define CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HIr 4695
#define CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LOr 4696
#define CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr 4697
#define CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUSr 4698
#define CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROLr 4699
#define CMIC_CMC1_PKTDMA_CH0_INTR_COALr 4700
#define CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKTr 4701
#define CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr 4702
#define CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKTr 4703
#define CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr 4704
#define CMIC_CMC1_PKTDMA_CH0_STATr 4705
#define CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0r 4706
#define CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1r 4707
#define CMIC_CMC1_PKTDMA_CH1_CTRLr 4708
#define CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HIr 4709
#define CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LOr 4710
#define CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROLr 4711
#define CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUSr 4712
#define CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUSr 4713
#define CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HIr 4714
#define CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LOr 4715
#define CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQr 4716
#define CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RXr 4717
#define CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WRr 4718
#define CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HIr 4719
#define CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LOr 4720
#define CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr 4721
#define CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUSr 4722
#define CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROLr 4723
#define CMIC_CMC1_PKTDMA_CH1_INTR_COALr 4724
#define CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKTr 4725
#define CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr 4726
#define CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKTr 4727
#define CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr 4728
#define CMIC_CMC1_PKTDMA_CH1_STATr 4729
#define CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0r 4730
#define CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1r 4731
#define CMIC_CMC1_PKTDMA_CH2_CTRLr 4732
#define CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HIr 4733
#define CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LOr 4734
#define CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROLr 4735
#define CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUSr 4736
#define CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUSr 4737
#define CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HIr 4738
#define CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LOr 4739
#define CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQr 4740
#define CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RXr 4741
#define CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WRr 4742
#define CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HIr 4743
#define CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LOr 4744
#define CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr 4745
#define CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUSr 4746
#define CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROLr 4747
#define CMIC_CMC1_PKTDMA_CH2_INTR_COALr 4748
#define CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKTr 4749
#define CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr 4750
#define CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKTr 4751
#define CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr 4752
#define CMIC_CMC1_PKTDMA_CH2_STATr 4753
#define CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0r 4754
#define CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1r 4755
#define CMIC_CMC1_PKTDMA_CH3_CTRLr 4756
#define CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HIr 4757
#define CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LOr 4758
#define CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROLr 4759
#define CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUSr 4760
#define CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUSr 4761
#define CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HIr 4762
#define CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LOr 4763
#define CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQr 4764
#define CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RXr 4765
#define CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WRr 4766
#define CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HIr 4767
#define CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LOr 4768
#define CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr 4769
#define CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUSr 4770
#define CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROLr 4771
#define CMIC_CMC1_PKTDMA_CH3_INTR_COALr 4772
#define CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKTr 4773
#define CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr 4774
#define CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKTr 4775
#define CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr 4776
#define CMIC_CMC1_PKTDMA_CH3_STATr 4777
#define CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0r 4778
#define CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1r 4779
#define CMIC_CMC1_PKTDMA_CH4_CTRLr 4780
#define CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HIr 4781
#define CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LOr 4782
#define CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROLr 4783
#define CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUSr 4784
#define CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUSr 4785
#define CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HIr 4786
#define CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LOr 4787
#define CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQr 4788
#define CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RXr 4789
#define CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WRr 4790
#define CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HIr 4791
#define CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LOr 4792
#define CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr 4793
#define CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUSr 4794
#define CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROLr 4795
#define CMIC_CMC1_PKTDMA_CH4_INTR_COALr 4796
#define CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKTr 4797
#define CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr 4798
#define CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKTr 4799
#define CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr 4800
#define CMIC_CMC1_PKTDMA_CH4_STATr 4801
#define CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0r 4802
#define CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1r 4803
#define CMIC_CMC1_PKTDMA_CH5_CTRLr 4804
#define CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HIr 4805
#define CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LOr 4806
#define CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROLr 4807
#define CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUSr 4808
#define CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUSr 4809
#define CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HIr 4810
#define CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LOr 4811
#define CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQr 4812
#define CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RXr 4813
#define CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WRr 4814
#define CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HIr 4815
#define CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LOr 4816
#define CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr 4817
#define CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUSr 4818
#define CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROLr 4819
#define CMIC_CMC1_PKTDMA_CH5_INTR_COALr 4820
#define CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKTr 4821
#define CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr 4822
#define CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKTr 4823
#define CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr 4824
#define CMIC_CMC1_PKTDMA_CH5_STATr 4825
#define CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0r 4826
#define CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1r 4827
#define CMIC_CMC1_PKTDMA_CH6_CTRLr 4828
#define CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HIr 4829
#define CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LOr 4830
#define CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROLr 4831
#define CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUSr 4832
#define CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUSr 4833
#define CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HIr 4834
#define CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LOr 4835
#define CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQr 4836
#define CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RXr 4837
#define CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WRr 4838
#define CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HIr 4839
#define CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LOr 4840
#define CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr 4841
#define CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUSr 4842
#define CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROLr 4843
#define CMIC_CMC1_PKTDMA_CH6_INTR_COALr 4844
#define CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKTr 4845
#define CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr 4846
#define CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKTr 4847
#define CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr 4848
#define CMIC_CMC1_PKTDMA_CH6_STATr 4849
#define CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0r 4850
#define CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1r 4851
#define CMIC_CMC1_PKTDMA_CH7_CTRLr 4852
#define CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HIr 4853
#define CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LOr 4854
#define CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROLr 4855
#define CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUSr 4856
#define CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUSr 4857
#define CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HIr 4858
#define CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LOr 4859
#define CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQr 4860
#define CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RXr 4861
#define CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WRr 4862
#define CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HIr 4863
#define CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LOr 4864
#define CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr 4865
#define CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUSr 4866
#define CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROLr 4867
#define CMIC_CMC1_PKTDMA_CH7_INTR_COALr 4868
#define CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKTr 4869
#define CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr 4870
#define CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKTr 4871
#define CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr 4872
#define CMIC_CMC1_PKTDMA_CH7_STATr 4873
#define CMIC_CMC1_SBUSDMA_CH0_CONTROLr 4874
#define CMIC_CMC1_SBUSDMA_CH0_COUNTr 4875
#define CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr 4876
#define CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr 4877
#define CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr 4878
#define CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr 4879
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr 4880
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4881
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4882
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr 4883
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr 4884
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4885
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr 4886
#define CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HIr 4887
#define CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LOr 4888
#define CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROLr 4889
#define CMIC_CMC1_SBUSDMA_CH0_ECC_STATUSr 4890
#define CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLRr 4891
#define CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr 4892
#define CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr 4893
#define CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr 4894
#define CMIC_CMC1_SBUSDMA_CH0_OPCODEr 4895
#define CMIC_CMC1_SBUSDMA_CH0_REQUESTr 4896
#define CMIC_CMC1_SBUSDMA_CH0_REQUEST_1r 4897
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr 4898
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr 4899
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr 4900
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr 4901
#define CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr 4902
#define CMIC_CMC1_SBUSDMA_CH0_STATUSr 4903
#define CMIC_CMC1_SBUSDMA_CH0_TIMERr 4904
#define CMIC_CMC1_SBUSDMA_CH0_TM_CONTROLr 4905
#define CMIC_CMC1_SBUSDMA_CH1_CONTROLr 4906
#define CMIC_CMC1_SBUSDMA_CH1_COUNTr 4907
#define CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr 4908
#define CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr 4909
#define CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr 4910
#define CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr 4911
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr 4912
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4913
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4914
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr 4915
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr 4916
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4917
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr 4918
#define CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HIr 4919
#define CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LOr 4920
#define CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROLr 4921
#define CMIC_CMC1_SBUSDMA_CH1_ECC_STATUSr 4922
#define CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLRr 4923
#define CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr 4924
#define CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr 4925
#define CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr 4926
#define CMIC_CMC1_SBUSDMA_CH1_OPCODEr 4927
#define CMIC_CMC1_SBUSDMA_CH1_REQUESTr 4928
#define CMIC_CMC1_SBUSDMA_CH1_REQUEST_1r 4929
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr 4930
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr 4931
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr 4932
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr 4933
#define CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr 4934
#define CMIC_CMC1_SBUSDMA_CH1_STATUSr 4935
#define CMIC_CMC1_SBUSDMA_CH1_TIMERr 4936
#define CMIC_CMC1_SBUSDMA_CH1_TM_CONTROLr 4937
#define CMIC_CMC1_SBUSDMA_CH2_CONTROLr 4938
#define CMIC_CMC1_SBUSDMA_CH2_COUNTr 4939
#define CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr 4940
#define CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr 4941
#define CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr 4942
#define CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr 4943
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr 4944
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4945
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4946
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr 4947
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr 4948
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4949
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr 4950
#define CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HIr 4951
#define CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LOr 4952
#define CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROLr 4953
#define CMIC_CMC1_SBUSDMA_CH2_ECC_STATUSr 4954
#define CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLRr 4955
#define CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr 4956
#define CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr 4957
#define CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr 4958
#define CMIC_CMC1_SBUSDMA_CH2_OPCODEr 4959
#define CMIC_CMC1_SBUSDMA_CH2_REQUESTr 4960
#define CMIC_CMC1_SBUSDMA_CH2_REQUEST_1r 4961
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr 4962
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr 4963
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr 4964
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr 4965
#define CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr 4966
#define CMIC_CMC1_SBUSDMA_CH2_STATUSr 4967
#define CMIC_CMC1_SBUSDMA_CH2_TIMERr 4968
#define CMIC_CMC1_SBUSDMA_CH2_TM_CONTROLr 4969
#define CMIC_CMC1_SBUSDMA_CH3_CONTROLr 4970
#define CMIC_CMC1_SBUSDMA_CH3_COUNTr 4971
#define CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr 4972
#define CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr 4973
#define CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr 4974
#define CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr 4975
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr 4976
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4977
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4978
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr 4979
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr 4980
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4981
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESSr 4982
#define CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HIr 4983
#define CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LOr 4984
#define CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROLr 4985
#define CMIC_CMC1_SBUSDMA_CH3_ECC_STATUSr 4986
#define CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLRr 4987
#define CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr 4988
#define CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr 4989
#define CMIC_CMC1_SBUSDMA_CH3_ITER_COUNTr 4990
#define CMIC_CMC1_SBUSDMA_CH3_OPCODEr 4991
#define CMIC_CMC1_SBUSDMA_CH3_REQUESTr 4992
#define CMIC_CMC1_SBUSDMA_CH3_REQUEST_1r 4993
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUGr 4994
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr 4995
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr 4996
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr 4997
#define CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESSr 4998
#define CMIC_CMC1_SBUSDMA_CH3_STATUSr 4999
#define CMIC_CMC1_SBUSDMA_CH3_TIMERr 5000
#define CMIC_CMC1_SBUSDMA_CH3_TM_CONTROLr 5001
#define CMIC_CMC1_SBUSDMA_CH4_CONTROLr 5002
#define CMIC_CMC1_SBUSDMA_CH4_COUNTr 5003
#define CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr 5004
#define CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr 5005
#define CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr 5006
#define CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr 5007
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr 5008
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 5009
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 5010
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr 5011
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr 5012
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 5013
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUS_ADDRESSr 5014
#define CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_HIr 5015
#define CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_LOr 5016
#define CMIC_CMC1_SBUSDMA_CH4_ECC_CONTROLr 5017
#define CMIC_CMC1_SBUSDMA_CH4_ECC_STATUSr 5018
#define CMIC_CMC1_SBUSDMA_CH4_ECC_STATUS_CLRr 5019
#define CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr 5020
#define CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr 5021
#define CMIC_CMC1_SBUSDMA_CH4_ITER_COUNTr 5022
#define CMIC_CMC1_SBUSDMA_CH4_OPCODEr 5023
#define CMIC_CMC1_SBUSDMA_CH4_REQUESTr 5024
#define CMIC_CMC1_SBUSDMA_CH4_REQUEST_1r 5025
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUGr 5026
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr 5027
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr 5028
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr 5029
#define CMIC_CMC1_SBUSDMA_CH4_SBUS_START_ADDRESSr 5030
#define CMIC_CMC1_SBUSDMA_CH4_STATUSr 5031
#define CMIC_CMC1_SBUSDMA_CH4_TIMERr 5032
#define CMIC_CMC1_SBUSDMA_CH4_TM_CONTROLr 5033
#define CMIC_CMC1_SBUSDMA_CH5_CONTROLr 5034
#define CMIC_CMC1_SBUSDMA_CH5_COUNTr 5035
#define CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr 5036
#define CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr 5037
#define CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr 5038
#define CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr 5039
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr 5040
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 5041
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 5042
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr 5043
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr 5044
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 5045
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUS_ADDRESSr 5046
#define CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_HIr 5047
#define CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_LOr 5048
#define CMIC_CMC1_SBUSDMA_CH5_ECC_CONTROLr 5049
#define CMIC_CMC1_SBUSDMA_CH5_ECC_STATUSr 5050
#define CMIC_CMC1_SBUSDMA_CH5_ECC_STATUS_CLRr 5051
#define CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr 5052
#define CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr 5053
#define CMIC_CMC1_SBUSDMA_CH5_ITER_COUNTr 5054
#define CMIC_CMC1_SBUSDMA_CH5_OPCODEr 5055
#define CMIC_CMC1_SBUSDMA_CH5_REQUESTr 5056
#define CMIC_CMC1_SBUSDMA_CH5_REQUEST_1r 5057
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUGr 5058
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr 5059
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr 5060
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr 5061
#define CMIC_CMC1_SBUSDMA_CH5_SBUS_START_ADDRESSr 5062
#define CMIC_CMC1_SBUSDMA_CH5_STATUSr 5063
#define CMIC_CMC1_SBUSDMA_CH5_TIMERr 5064
#define CMIC_CMC1_SBUSDMA_CH5_TM_CONTROLr 5065
#define CMIC_CMC1_SBUSDMA_CH6_CONTROLr 5066
#define CMIC_CMC1_SBUSDMA_CH6_COUNTr 5067
#define CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr 5068
#define CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr 5069
#define CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr 5070
#define CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr 5071
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr 5072
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 5073
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 5074
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr 5075
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr 5076
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 5077
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUS_ADDRESSr 5078
#define CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_HIr 5079
#define CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_LOr 5080
#define CMIC_CMC1_SBUSDMA_CH6_ECC_CONTROLr 5081
#define CMIC_CMC1_SBUSDMA_CH6_ECC_STATUSr 5082
#define CMIC_CMC1_SBUSDMA_CH6_ECC_STATUS_CLRr 5083
#define CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr 5084
#define CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr 5085
#define CMIC_CMC1_SBUSDMA_CH6_ITER_COUNTr 5086
#define CMIC_CMC1_SBUSDMA_CH6_OPCODEr 5087
#define CMIC_CMC1_SBUSDMA_CH6_REQUESTr 5088
#define CMIC_CMC1_SBUSDMA_CH6_REQUEST_1r 5089
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUGr 5090
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr 5091
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr 5092
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr 5093
#define CMIC_CMC1_SBUSDMA_CH6_SBUS_START_ADDRESSr 5094
#define CMIC_CMC1_SBUSDMA_CH6_STATUSr 5095
#define CMIC_CMC1_SBUSDMA_CH6_TIMERr 5096
#define CMIC_CMC1_SBUSDMA_CH6_TM_CONTROLr 5097
#define CMIC_CMC1_SBUSDMA_CH7_CONTROLr 5098
#define CMIC_CMC1_SBUSDMA_CH7_COUNTr 5099
#define CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr 5100
#define CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr 5101
#define CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr 5102
#define CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr 5103
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr 5104
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 5105
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 5106
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr 5107
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr 5108
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 5109
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUS_ADDRESSr 5110
#define CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_HIr 5111
#define CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_LOr 5112
#define CMIC_CMC1_SBUSDMA_CH7_ECC_CONTROLr 5113
#define CMIC_CMC1_SBUSDMA_CH7_ECC_STATUSr 5114
#define CMIC_CMC1_SBUSDMA_CH7_ECC_STATUS_CLRr 5115
#define CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr 5116
#define CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr 5117
#define CMIC_CMC1_SBUSDMA_CH7_ITER_COUNTr 5118
#define CMIC_CMC1_SBUSDMA_CH7_OPCODEr 5119
#define CMIC_CMC1_SBUSDMA_CH7_REQUESTr 5120
#define CMIC_CMC1_SBUSDMA_CH7_REQUEST_1r 5121
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUGr 5122
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr 5123
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr 5124
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr 5125
#define CMIC_CMC1_SBUSDMA_CH7_SBUS_START_ADDRESSr 5126
#define CMIC_CMC1_SBUSDMA_CH7_STATUSr 5127
#define CMIC_CMC1_SBUSDMA_CH7_TIMERr 5128
#define CMIC_CMC1_SBUSDMA_CH7_TM_CONTROLr 5129
#define CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUSr 5130
#define CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr 5131
#define CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUSr 5132
#define CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr 5133
#define CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TXr 5134
#define CMIC_CMC1_SHARED_AXI_AR_COUNT_TXr 5135
#define CMIC_CMC1_SHARED_AXI_PER_ID_STATr 5136
#define CMIC_CMC1_SHARED_AXI_STATr 5137
#define CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRLr 5138
#define CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRLr 5139
#define CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRLr 5140
#define CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr 5141
#define CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROLr 5142
#define CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUSr 5143
#define CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr 5144
#define CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr 5145
#define CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROLr 5146
#define CMIC_CMC1_SHARED_CONFIGr 5147
#define CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr 5148
#define CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr 5149
#define CMIC_CMC1_SHARED_IRQ_STAT0r 5150
#define CMIC_CMC1_SHARED_IRQ_STAT1r 5151
#define CMIC_CMC1_SHARED_IRQ_STAT_CLR0r 5152
#define CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRLr 5153
#define CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr 5154
#define CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRLr 5155
#define CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r 5156
#define CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r 5157
#define CMIC_CMC1_SHARED_PKT_COUNT_RXPKTr 5158
#define CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERRr 5159
#define CMIC_CMC1_SHARED_PKT_COUNT_TXPKTr 5160
#define CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERRr 5161
#define CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0r 5162
#define CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1r 5163
#define CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr 5164
#define CMIC_CMC1_SHARED_RXBUF_CONFIGr 5165
#define CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr 5166
#define CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr 5167
#define CMIC_CMC1_SHARED_RXBUF_ECC_CONTROLr 5168
#define CMIC_CMC1_SHARED_RXBUF_ECC_STATUSr 5169
#define CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLRr 5170
#define CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIGr 5171
#define CMIC_CMC1_SHARED_RXBUF_TM_CONTROLr 5172
#define CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRLr 5173
#define CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr 5174
#define CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRLr 5175
#define CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr 5176
#define CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr 5177
#define CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr 5178
#define CMIC_CMC1_SHARED_TXBUF_DEBUGr 5179
#define CMIC_CMC1_SHARED_TXBUF_ECC_CONTROLr 5180
#define CMIC_CMC1_SHARED_TXBUF_ECC_STATUSr 5181
#define CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLRr 5182
#define CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITSr 5183
#define CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITSr 5184
#define CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIGr 5185
#define CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRLr 5186
#define CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNTr 5187
#define CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNTr 5188
#define CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNTr 5189
#define CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNTr 5190
#define CMIC_CMC1_SHARED_TXBUF_TM_CONTROLr 5191
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFGr 5192
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1r 5193
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5194
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5195
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HIr 5196
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LOr 5197
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROLr 5198
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUSr 5199
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLRr 5200
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5201
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5202
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr 5203
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5204
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5205
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODEr 5206
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr 5207
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STATr 5208
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLRr 5209
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROLr 5210
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFGr 5211
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1r 5212
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5213
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5214
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HIr 5215
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LOr 5216
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROLr 5217
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUSr 5218
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLRr 5219
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5220
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5221
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLDr 5222
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5223
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5224
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODEr 5225
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESSr 5226
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STATr 5227
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLRr 5228
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROLr 5229
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFGr 5230
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1r 5231
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5232
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5233
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HIr 5234
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LOr 5235
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROLr 5236
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUSr 5237
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLRr 5238
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5239
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5240
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLDr 5241
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5242
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5243
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODEr 5244
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESSr 5245
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STATr 5246
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLRr 5247
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROLr 5248
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFGr 5249
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1r 5250
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5251
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5252
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HIr 5253
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LOr 5254
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROLr 5255
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUSr 5256
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLRr 5257
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5258
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5259
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr 5260
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5261
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5262
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODEr 5263
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr 5264
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STATr 5265
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLRr 5266
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROLr 5267
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFGr 5268
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1r 5269
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5270
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5271
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HIr 5272
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LOr 5273
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROLr 5274
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUSr 5275
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLRr 5276
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5277
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5278
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr 5279
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5280
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5281
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODEr 5282
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr 5283
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STATr 5284
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLRr 5285
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROLr 5286
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFGr 5287
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1r 5288
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5289
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5290
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HIr 5291
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LOr 5292
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROLr 5293
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUSr 5294
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLRr 5295
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5296
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5297
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr 5298
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5299
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5300
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODEr 5301
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr 5302
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STATr 5303
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLRr 5304
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROLr 5305
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFGr 5306
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1r 5307
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5308
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5309
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HIr 5310
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LOr 5311
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROLr 5312
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUSr 5313
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLRr 5314
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5315
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5316
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLDr 5317
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5318
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5319
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODEr 5320
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESSr 5321
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STATr 5322
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLRr 5323
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROLr 5324
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFGr 5325
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1r 5326
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5327
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5328
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HIr 5329
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LOr 5330
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROLr 5331
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUSr 5332
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLRr 5333
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5334
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5335
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLDr 5336
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5337
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5338
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODEr 5339
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESSr 5340
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STATr 5341
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLRr 5342
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROLr 5343
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFGr 5344
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1r 5345
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5346
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5347
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HIr 5348
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LOr 5349
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROLr 5350
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUSr 5351
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLRr 5352
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5353
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5354
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLDr 5355
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5356
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5357
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODEr 5358
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESSr 5359
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STATr 5360
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLRr 5361
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROLr 5362
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFGr 5363
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1r 5364
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5365
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5366
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HIr 5367
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LOr 5368
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROLr 5369
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUSr 5370
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLRr 5371
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5372
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5373
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLDr 5374
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5375
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5376
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODEr 5377
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESSr 5378
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STATr 5379
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLRr 5380
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROLr 5381
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFGr 5382
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1r 5383
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5384
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5385
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HIr 5386
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LOr 5387
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROLr 5388
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUSr 5389
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLRr 5390
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5391
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5392
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLDr 5393
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5394
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5395
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODEr 5396
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESSr 5397
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STATr 5398
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLRr 5399
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROLr 5400
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFGr 5401
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1r 5402
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5403
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5404
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HIr 5405
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LOr 5406
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROLr 5407
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUSr 5408
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLRr 5409
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5410
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5411
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLDr 5412
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5413
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5414
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODEr 5415
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESSr 5416
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STATr 5417
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLRr 5418
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROLr 5419
#define CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNTr 5420
#define CMIC_COMMON_POOL_SCHAN_CH0_CTRLr 5421
#define CMIC_COMMON_POOL_SCHAN_CH0_ERRr 5422
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGEr 5423
#define CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNTr 5424
#define CMIC_COMMON_POOL_SCHAN_CH1_CTRLr 5425
#define CMIC_COMMON_POOL_SCHAN_CH1_ERRr 5426
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGEr 5427
#define CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNTr 5428
#define CMIC_COMMON_POOL_SCHAN_CH2_CTRLr 5429
#define CMIC_COMMON_POOL_SCHAN_CH2_ERRr 5430
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGEr 5431
#define CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNTr 5432
#define CMIC_COMMON_POOL_SCHAN_CH3_CTRLr 5433
#define CMIC_COMMON_POOL_SCHAN_CH3_ERRr 5434
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGEr 5435
#define CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNTr 5436
#define CMIC_COMMON_POOL_SCHAN_CH4_CTRLr 5437
#define CMIC_COMMON_POOL_SCHAN_CH4_ERRr 5438
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGEr 5439
#define CMIC_COMMON_POOL_SCHAN_CH5_ACK_DATA_BEAT_COUNTr 5440
#define CMIC_COMMON_POOL_SCHAN_CH5_CTRLr 5441
#define CMIC_COMMON_POOL_SCHAN_CH5_ERRr 5442
#define CMIC_COMMON_POOL_SCHAN_CH5_MESSAGEr 5443
#define CMIC_COMMON_POOL_SCHAN_CH6_ACK_DATA_BEAT_COUNTr 5444
#define CMIC_COMMON_POOL_SCHAN_CH6_CTRLr 5445
#define CMIC_COMMON_POOL_SCHAN_CH6_ERRr 5446
#define CMIC_COMMON_POOL_SCHAN_CH6_MESSAGEr 5447
#define CMIC_COMMON_POOL_SCHAN_CH7_ACK_DATA_BEAT_COUNTr 5448
#define CMIC_COMMON_POOL_SCHAN_CH7_CTRLr 5449
#define CMIC_COMMON_POOL_SCHAN_CH7_ERRr 5450
#define CMIC_COMMON_POOL_SCHAN_CH7_MESSAGEr 5451
#define CMIC_COMMON_POOL_SCHAN_CH8_ACK_DATA_BEAT_COUNTr 5452
#define CMIC_COMMON_POOL_SCHAN_CH8_CTRLr 5453
#define CMIC_COMMON_POOL_SCHAN_CH8_ERRr 5454
#define CMIC_COMMON_POOL_SCHAN_CH8_MESSAGEr 5455
#define CMIC_COMMON_POOL_SCHAN_CH9_ACK_DATA_BEAT_COUNTr 5456
#define CMIC_COMMON_POOL_SCHAN_CH9_CTRLr 5457
#define CMIC_COMMON_POOL_SCHAN_CH9_ERRr 5458
#define CMIC_COMMON_POOL_SCHAN_CH9_MESSAGEr 5459
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORYr 5460
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRLr 5461
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWERr 5462
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPERr 5463
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUSr 5464
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr 5465
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr 5466
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORYr 5467
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRLr 5468
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWERr 5469
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPERr 5470
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUSr 5471
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr 5472
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr 5473
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_COMMON_CTRLr 5474
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRLr 5475
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUSr 5476
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRLr 5477
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_COMMAND_MEMORYr 5478
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_CTRLr 5479
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_LOWERr 5480
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_UPPERr 5481
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_STATUSr 5482
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr 5483
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr 5484
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_COMMAND_MEMORYr 5485
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_CTRLr 5486
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_LOWERr 5487
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_UPPERr 5488
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_STATUSr 5489
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr 5490
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr 5491
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_COMMON_CTRLr 5492
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_CTRLr 5493
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_STATUSr 5494
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_TM_CTRLr 5495
#define CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUSr 5496
#define CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr 5497
#define CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUSr 5498
#define CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr 5499
#define CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUSr 5500
#define CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUS_ENABLEr 5501
#define CMIC_COMMON_POOL_SHARED_CONFIGr 5502
#define CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRLr 5503
#define CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRLr 5504
#define CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1r 5505
#define CMIC_COMMON_POOL_SHARED_IRQ_STAT0r 5506
#define CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRLr 5507
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE0r 5508
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE1r 5509
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE2r 5510
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE3r 5511
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE4r 5512
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE5r 5513
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE6r 5514
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE7r 5515
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLEr 5516
#define CMIC_IPROC_TO_RCPU_IRQ_STAT0r 5517
#define CMIC_IPROC_TO_RCPU_IRQ_STAT1r 5518
#define CMIC_IPROC_TO_RCPU_IRQ_STAT2r 5519
#define CMIC_IPROC_TO_RCPU_IRQ_STAT3r 5520
#define CMIC_IPROC_TO_RCPU_IRQ_STAT4r 5521
#define CMIC_IPROC_TO_RCPU_IRQ_STAT5r 5522
#define CMIC_IPROC_TO_RCPU_IRQ_STAT6r 5523
#define CMIC_IPROC_TO_RCPU_IRQ_STAT7r 5524
#define CMIC_IPROC_TO_RCPU_IRQ_STATr 5525
#define CMIC_RPE_1BIT_ECC_ERROR_STATUSr 5526
#define CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLEr 5527
#define CMIC_RPE_2BIT_ECC_ERROR_STATUSr 5528
#define CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLEr 5529
#define CMIC_RPE_AXI_AR_COUNT_SPLIT_TXr 5530
#define CMIC_RPE_AXI_AR_COUNT_TXr 5531
#define CMIC_RPE_AXI_STATr 5532
#define CMIC_RPE_BIT_ECC_ERROR_STATUSr 5533
#define CMIC_RPE_BIT_ECC_ERROR_STATUS_ENABLEr 5534
#define CMIC_RPE_COMPLETION_BUF_ECC_CONTROLr 5535
#define CMIC_RPE_COMPLETION_BUF_ECC_STATUSr 5536
#define CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIESr 5537
#define CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr 5538
#define CMIC_RPE_COMPLETION_BUF_TM_CONTROLr 5539
#define CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr 5540
#define CMIC_RPE_INTR_PKT_PACING_DELAYr 5541
#define CMIC_RPE_IRQ_STATr 5542
#define CMIC_RPE_IRQ_STAT_CLRr 5543
#define CMIC_RPE_PIO_MEMDMA_COSr 5544
#define CMIC_RPE_PIO_MEMDMA_COS_0r 5545
#define CMIC_RPE_PIO_MEMDMA_COS_1r 5546
#define CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROLr 5547
#define CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUSr 5548
#define CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROLr 5549
#define CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIGr 5550
#define CMIC_RPE_PKTDMA_COSr 5551
#define CMIC_RPE_PKTDMA_COS_0r 5552
#define CMIC_RPE_PKTDMA_COS_1r 5553
#define CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIGr 5554
#define CMIC_RPE_PKT_COS_QUEUES_HIr 5555
#define CMIC_RPE_PKT_COS_QUEUES_LOr 5556
#define CMIC_RPE_PKT_COUNT_FROMCPUr 5557
#define CMIC_RPE_PKT_COUNT_FROMCPU_MHr 5558
#define CMIC_RPE_PKT_COUNT_INTRr 5559
#define CMIC_RPE_PKT_COUNT_MEMDMAr 5560
#define CMIC_RPE_PKT_COUNT_MEMDMA_REPLYr 5561
#define CMIC_RPE_PKT_COUNT_PIOr 5562
#define CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROPr 5563
#define CMIC_RPE_PKT_COUNT_PIO_REPLYr 5564
#define CMIC_RPE_PKT_COUNT_RXPKTr 5565
#define CMIC_RPE_PKT_COUNT_RXPKT_ERRr 5566
#define CMIC_RPE_PKT_COUNT_SBUSDMAr 5567
#define CMIC_RPE_PKT_COUNT_SBUSDMA_REPLYr 5568
#define CMIC_RPE_PKT_COUNT_SCHANr 5569
#define CMIC_RPE_PKT_COUNT_SCHAN_REPr 5570
#define CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROPr 5571
#define CMIC_RPE_PKT_COUNT_TOCPUDMr 5572
#define CMIC_RPE_PKT_COUNT_TOCPUDr 5573
#define CMIC_RPE_PKT_COUNT_TOCPUEMr 5574
#define CMIC_RPE_PKT_COUNT_TOCPUEr 5575
#define CMIC_RPE_PKT_COUNT_TXPKTr 5576
#define CMIC_RPE_PKT_COUNT_TXPKT_ERRr 5577
#define CMIC_RPE_PKT_CTRLr 5578
#define CMIC_RPE_PKT_ETHER_SIGr 5579
#define CMIC_RPE_PKT_FIRST_DROP_REASONr 5580
#define CMIC_RPE_PKT_FIRST_DROP_REASON_0r 5581
#define CMIC_RPE_PKT_FIRST_DROP_REASON_1r 5582
#define CMIC_RPE_PKT_FIRST_DROP_REASON_2r 5583
#define CMIC_RPE_PKT_FIRST_DROP_REASON_3r 5584
#define CMIC_RPE_PKT_FIRST_DROP_REASON_4r 5585
#define CMIC_RPE_PKT_FIRST_DROP_REASON_5r 5586
#define CMIC_RPE_PKT_FIRST_DROP_REASON_6r 5587
#define CMIC_RPE_PKT_FIRST_DROP_REASON_7r 5588
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASONr 5589
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_0r 5590
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_1r 5591
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_2r 5592
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_3r 5593
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_4r 5594
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_5r 5595
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_6r 5596
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_7r 5597
#define CMIC_RPE_PKT_LMAC0_HIr 5598
#define CMIC_RPE_PKT_LMAC0_LOr 5599
#define CMIC_RPE_PKT_LMAC1_HIr 5600
#define CMIC_RPE_PKT_LMAC1_LOr 5601
#define CMIC_RPE_PKT_LMAC_HIr 5602
#define CMIC_RPE_PKT_LMAC_LOr 5603
#define CMIC_RPE_PKT_PORTS_0r 5604
#define CMIC_RPE_PKT_PORTS_1r 5605
#define CMIC_RPE_PKT_PORTS_2r 5606
#define CMIC_RPE_PKT_PORTS_3r 5607
#define CMIC_RPE_PKT_PORTS_4r 5608
#define CMIC_RPE_PKT_PORTS_5r 5609
#define CMIC_RPE_PKT_PORTS_6r 5610
#define CMIC_RPE_PKT_PORTS_7r 5611
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRYr 5612
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0r 5613
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10r 5614
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11r 5615
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12r 5616
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13r 5617
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14r 5618
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15r 5619
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16r 5620
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17r 5621
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18r 5622
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19r 5623
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1r 5624
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20r 5625
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21r 5626
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22r 5627
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23r 5628
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24r 5629
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25r 5630
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26r 5631
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27r 5632
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28r 5633
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29r 5634
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2r 5635
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30r 5636
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31r 5637
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32r 5638
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33r 5639
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34r 5640
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35r 5641
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36r 5642
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37r 5643
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38r 5644
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39r 5645
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3r 5646
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40r 5647
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41r 5648
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42r 5649
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43r 5650
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44r 5651
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45r 5652
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46r 5653
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47r 5654
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48r 5655
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49r 5656
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4r 5657
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50r 5658
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51r 5659
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52r 5660
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53r 5661
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54r 5662
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55r 5663
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56r 5664
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57r 5665
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58r 5666
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59r 5667
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5r 5668
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60r 5669
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61r 5670
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62r 5671
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63r 5672
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6r 5673
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7r 5674
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8r 5675
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9r 5676
#define CMIC_RPE_PKT_REASON_0_TYPEr 5677
#define CMIC_RPE_PKT_REASON_1_TYPEr 5678
#define CMIC_RPE_PKT_REASON_2_TYPEr 5679
#define CMIC_RPE_PKT_REASON_DIRECT_0_TYPEr 5680
#define CMIC_RPE_PKT_REASON_DIRECT_1_TYPEr 5681
#define CMIC_RPE_PKT_REASON_DIRECT_2_TYPEr 5682
#define CMIC_RPE_PKT_REASON_MINI_0_TYPEr 5683
#define CMIC_RPE_PKT_REASON_MINI_1_TYPEr 5684
#define CMIC_RPE_PKT_REASON_MINI_2_TYPEr 5685
#define CMIC_RPE_PKT_RMACr 5686
#define CMIC_RPE_PKT_RMAC_HIr 5687
#define CMIC_RPE_PKT_RMH0r 5688
#define CMIC_RPE_PKT_RMH1r 5689
#define CMIC_RPE_PKT_RMH2r 5690
#define CMIC_RPE_PKT_RMH3r 5691
#define CMIC_RPE_PKT_RMHr 5692
#define CMIC_RPE_PKT_VLANr 5693
#define CMIC_RPE_SCHAN_SBUSDMA_COSr 5694
#define CMIC_RPE_SCHAN_SBUSDMA_COS_0r 5695
#define CMIC_RPE_SCHAN_SBUSDMA_COS_1r 5696
#define CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROLr 5697
#define CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUSr 5698
#define CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROLr 5699
#define CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIGr 5700
#define CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0r 5701
#define CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1r 5702
#define CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASKr 5703
#define CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr 5704
#define CMIC_RPE_SHARED_RXBUF_CONFIGr 5705
#define CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr 5706
#define CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr 5707
#define CMIC_RPE_SHARED_RXBUF_ECC_CONTROLr 5708
#define CMIC_RPE_SHARED_RXBUF_ECC_STATUSr 5709
#define CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLRr 5710
#define CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIGr 5711
#define CMIC_RPE_SHARED_RXBUF_TM_CONTROLr 5712
#define CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr 5713
#define CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr 5714
#define CMIC_RPE_SHARED_TXBUF_DEBUGr 5715
#define CMIC_RPE_SHARED_TXBUF_ECC_CONTROLr 5716
#define CMIC_RPE_SHARED_TXBUF_ECC_STATUSr 5717
#define CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLRr 5718
#define CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITSr 5719
#define CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITSr 5720
#define CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIGr 5721
#define CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRLr 5722
#define CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNTr 5723
#define CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNTr 5724
#define CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNTr 5725
#define CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNTr 5726
#define CMIC_RPE_SHARED_TXBUF_SLICE_PKT_CNTr 5727
#define CMIC_RPE_SHARED_TXBUF_TM_CONTROLr 5728
#define CMIC_TOP_CONFIGr 5729
#define CMIC_TOP_EPINTF_BUF_DEPTHr 5730
#define CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITSr 5731
#define CMIC_TOP_EPINTF_RELEASE_ALL_CREDITSr 5732
#define CMIC_TOP_EP_TO_CPU_HEADER_SIZEr 5733
#define CMIC_TOP_IPINTF_BUF_DEPTHr 5734
#define CMIC_TOP_IPINTF_INTERFACE_CREDITSr 5735
#define CMIC_TOP_IPINTF_WRR_ARB_CTRLr 5736
#define CMIC_TOP_PKT_COUNT_RXPKTr 5737
#define CMIC_TOP_PKT_COUNT_RXPKT_DROPr 5738
#define CMIC_TOP_PKT_COUNT_RXPKT_ERRr 5739
#define CMIC_TOP_PKT_COUNT_TXPKTr 5740
#define CMIC_TOP_PKT_COUNT_TXPKT_ERRr 5741
#define CMIC_TOP_RESERVEDr 5742
#define CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMAr 5743
#define CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1r 5744
#define CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHANr 5745
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMAr 5746
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA_1r 5747
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SCHANr 5748
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN_1r 5749
#define CMIC_TOP_SBUS_RING_MAPr 5750
#define CMIC_TOP_SBUS_RING_MAP_0_7r 5751
#define CMIC_TOP_SBUS_RING_MAP_104_111r 5752
#define CMIC_TOP_SBUS_RING_MAP_112_119r 5753
#define CMIC_TOP_SBUS_RING_MAP_120_127r 5754
#define CMIC_TOP_SBUS_RING_MAP_16_23r 5755
#define CMIC_TOP_SBUS_RING_MAP_24_31r 5756
#define CMIC_TOP_SBUS_RING_MAP_32_39r 5757
#define CMIC_TOP_SBUS_RING_MAP_40_47r 5758
#define CMIC_TOP_SBUS_RING_MAP_48_55r 5759
#define CMIC_TOP_SBUS_RING_MAP_56_63r 5760
#define CMIC_TOP_SBUS_RING_MAP_64_71r 5761
#define CMIC_TOP_SBUS_RING_MAP_72_79r 5762
#define CMIC_TOP_SBUS_RING_MAP_80_87r 5763
#define CMIC_TOP_SBUS_RING_MAP_88_95r 5764
#define CMIC_TOP_SBUS_RING_MAP_8_15r 5765
#define CMIC_TOP_SBUS_RING_MAP_96_103r 5766
#define CMIC_TOP_SBUS_TIMEOUTr 5767
#define CMIC_TOP_STATISTICS_COUNTER_CONTROLr 5768
#define CMIC_TOP_STATISTICS_COUNTER_STATUSr 5769
#define CMIC_TOP_STATISTICS_EP_BYTE_COUNT_HIr 5770
#define CMIC_TOP_STATISTICS_EP_BYTE_COUNT_LOr 5771
#define CMIC_TOP_STATISTICS_EP_PKT_COUNTr 5772
#define CMIC_TOP_STATISTICS_IP_BYTE_COUNT_HIr 5773
#define CMIC_TOP_STATISTICS_IP_BYTE_COUNT_LOr 5774
#define CMIC_TOP_STATISTICS_IP_PKT_COUNTr 5775
#define CMIC_TOP_TO_MMU_COS_MASK_LSB_BITSr 5776
#define CMIC_TOP_TO_MMU_COS_MASK_MSB_BITSr 5777
#define COMP_V4_KEY 5778
#define COMP_V4_V6_ASSOC_DATA_FULL 5779
#define COMP_V4_V6_ASSOC_DATA_REDUCED 5780
#define COMP_V6_KEY 5781
#define CRU_CONTROLr 5782
#define DMU_CRU_RESETr 5783
#define DMU_PCU_IPROC_CONTROLr 5784
#define DMU_PCU_IPROC_RESET_REASONr 5785
#define DMU_PCU_IPROC_STATUSr 5786
#define DMU_PCU_IPROC_STRAPS_CAPTUREDr 5787
#define DMU_PCU_IPROC_STRAPS_SW_OVERRIDEr 5788
#define DMU_PCU_OTP_CONFIGr 5789
#define DMU_PCU_OTP_CONFIG_0r 5790
#define DMU_PCU_OTP_CONFIG_10r 5791
#define DMU_PCU_OTP_CONFIG_11r 5792
#define DMU_PCU_OTP_CONFIG_12r 5793
#define DMU_PCU_OTP_CONFIG_13r 5794
#define DMU_PCU_OTP_CONFIG_14r 5795
#define DMU_PCU_OTP_CONFIG_15r 5796
#define DMU_PCU_OTP_CONFIG_16r 5797
#define DMU_PCU_OTP_CONFIG_17r 5798
#define DMU_PCU_OTP_CONFIG_18r 5799
#define DMU_PCU_OTP_CONFIG_19r 5800
#define DMU_PCU_OTP_CONFIG_1r 5801
#define DMU_PCU_OTP_CONFIG_20r 5802
#define DMU_PCU_OTP_CONFIG_21r 5803
#define DMU_PCU_OTP_CONFIG_22r 5804
#define DMU_PCU_OTP_CONFIG_23r 5805
#define DMU_PCU_OTP_CONFIG_24r 5806
#define DMU_PCU_OTP_CONFIG_25r 5807
#define DMU_PCU_OTP_CONFIG_26r 5808
#define DMU_PCU_OTP_CONFIG_27r 5809
#define DMU_PCU_OTP_CONFIG_28r 5810
#define DMU_PCU_OTP_CONFIG_29r 5811
#define DMU_PCU_OTP_CONFIG_2r 5812
#define DMU_PCU_OTP_CONFIG_30r 5813
#define DMU_PCU_OTP_CONFIG_31r 5814
#define DMU_PCU_OTP_CONFIG_3r 5815
#define DMU_PCU_OTP_CONFIG_4r 5816
#define DMU_PCU_OTP_CONFIG_5r 5817
#define DMU_PCU_OTP_CONFIG_6r 5818
#define DMU_PCU_OTP_CONFIG_7r 5819
#define DMU_PCU_OTP_CONFIG_8r 5820
#define DMU_PCU_OTP_CONFIG_9r 5821
#define GPIO_AUX_SELr 5822
#define GPIO_DATA_INr 5823
#define GPIO_DATA_OUTr 5824
#define GPIO_INIT_VALr 5825
#define GPIO_INT_CLRr 5826
#define GPIO_INT_DEr 5827
#define GPIO_INT_EDGEr 5828
#define GPIO_INT_MSKr 5829
#define GPIO_INT_MSTATr 5830
#define GPIO_INT_STATr 5831
#define GPIO_INT_TYPEr 5832
#define GPIO_OUT_ENr 5833
#define GPIO_PAD_RESr 5834
#define GPIO_PRB_ENABLEr 5835
#define GPIO_PRB_OEr 5836
#define GPIO_RES_ENr 5837
#define GPIO_TEST_ENABLEr 5838
#define GPIO_TEST_INPUTr 5839
#define GPIO_TEST_OUTPUTr 5840
#define ICFG_CHIP_LP_INTR_ENABLE_REG0r 5841
#define ICFG_CHIP_LP_INTR_ENABLE_REG1r 5842
#define ICFG_CHIP_LP_INTR_ENABLE_REG2r 5843
#define ICFG_CHIP_LP_INTR_ENABLE_REG3r 5844
#define ICFG_CHIP_LP_INTR_ENABLE_REGr 5845
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG0r 5846
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG1r 5847
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG2r 5848
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG3r 5849
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REGr 5850
#define ICFG_CHIP_LP_INTR_STATUS_REG0r 5851
#define ICFG_CHIP_LP_INTR_STATUS_REG1r 5852
#define ICFG_CHIP_LP_INTR_STATUS_REG2r 5853
#define ICFG_CHIP_LP_INTR_STATUS_REG3r 5854
#define ICFG_CHIP_LP_INTR_STATUS_REGr 5855
#define ICFG_CMIC_RCPU_SW_PROG_INTRr 5856
#define ICFG_CMIC_RCPU_SW_PROG_INTR_CLRr 5857
#define ICFG_CMIC_RCPU_SW_PROG_INTR_SETr 5858
#define ICFG_CORTEXM0_SW_PROG_INTRr 5859
#define ICFG_CORTEXM0_SW_PROG_INTR_CLRr 5860
#define ICFG_CORTEXM0_SW_PROG_INTR_SETr 5861
#define ICFG_CORTEXM0_U0_SW_PROG_INTRr 5862
#define ICFG_CORTEXM0_U0_SW_PROG_INTR_CLRr 5863
#define ICFG_CORTEXM0_U0_SW_PROG_INTR_SETr 5864
#define ICFG_CORTEXM0_U1_SW_PROG_INTRr 5865
#define ICFG_CORTEXM0_U1_SW_PROG_INTR_CLRr 5866
#define ICFG_CORTEXM0_U1_SW_PROG_INTR_SETr 5867
#define ICFG_CORTEXM0_U2_SW_PROG_INTRr 5868
#define ICFG_CORTEXM0_U2_SW_PROG_INTR_CLRr 5869
#define ICFG_CORTEXM0_U2_SW_PROG_INTR_SETr 5870
#define ICFG_CORTEXM0_U3_SW_PROG_INTRr 5871
#define ICFG_CORTEXM0_U3_SW_PROG_INTR_CLRr 5872
#define ICFG_CORTEXM0_U3_SW_PROG_INTR_SETr 5873
#define ICFG_MHOST0_STRAPSr 5874
#define ICFG_MHOST1_STRAPSr 5875
#define ICFG_PCIE_0_STRAPSr 5876
#define ICFG_PCIE_SW_PROG_INTRr 5877
#define ICFG_PCIE_SW_PROG_INTR_CLRr 5878
#define ICFG_PCIE_SW_PROG_INTR_SETr 5879
#define ICFG_ROM_STRAPSr 5880
#define ICFG_RTS0_MHOST0_SW_PROG_INTRr 5881
#define ICFG_RTS0_MHOST0_SW_PROG_INTR_CLRr 5882
#define ICFG_RTS0_MHOST0_SW_PROG_INTR_SETr 5883
#define ICFG_RTS0_MHOST1_SW_PROG_INTRr 5884
#define ICFG_RTS0_MHOST1_SW_PROG_INTR_CLRr 5885
#define ICFG_RTS0_MHOST1_SW_PROG_INTR_SETr 5886
#define ICFG_RTS1_MHOST0_SW_PROG_INTRr 5887
#define ICFG_RTS1_MHOST0_SW_PROG_INTR_CLRr 5888
#define ICFG_RTS1_MHOST0_SW_PROG_INTR_SETr 5889
#define ICFG_RTS1_MHOST1_SW_PROG_INTRr 5890
#define ICFG_RTS1_MHOST1_SW_PROG_INTR_CLRr 5891
#define ICFG_RTS1_MHOST1_SW_PROG_INTR_SETr 5892
#define INTC_INTR_ENABLE_REG0r 5893
#define INTC_INTR_ENABLE_REG1r 5894
#define INTC_INTR_ENABLE_REG2r 5895
#define INTC_INTR_ENABLE_REG3r 5896
#define INTC_INTR_ENABLE_REG4r 5897
#define INTC_INTR_ENABLE_REG5r 5898
#define INTC_INTR_ENABLE_REG6r 5899
#define INTC_INTR_ENABLE_REG7r 5900
#define INTC_INTR_ENABLE_REGr 5901
#define INTC_INTR_RAW_STATUS_REG0r 5902
#define INTC_INTR_RAW_STATUS_REG1r 5903
#define INTC_INTR_RAW_STATUS_REG2r 5904
#define INTC_INTR_RAW_STATUS_REG3r 5905
#define INTC_INTR_RAW_STATUS_REG4r 5906
#define INTC_INTR_RAW_STATUS_REG5r 5907
#define INTC_INTR_RAW_STATUS_REG6r 5908
#define INTC_INTR_RAW_STATUS_REG7r 5909
#define INTC_INTR_RAW_STATUS_REGr 5910
#define INTC_INTR_STATUS_REG0r 5911
#define INTC_INTR_STATUS_REG1r 5912
#define INTC_INTR_STATUS_REG2r 5913
#define INTC_INTR_STATUS_REG3r 5914
#define INTC_INTR_STATUS_REG4r 5915
#define INTC_INTR_STATUS_REG5r 5916
#define INTC_INTR_STATUS_REG6r 5917
#define INTC_INTR_STATUS_REG7r 5918
#define INTC_INTR_STATUS_REGr 5919
#define L3MC_V4_KEY 5920
#define L3MC_V4_V6_ASSOC_DATA_FULL 5921
#define L3MC_V6_KEY 5922
#define L3_DEFIP_ALPM_PIVOT_FMT1 5923
#define L3_DEFIP_ALPM_PIVOT_FMT10 5924
#define L3_DEFIP_ALPM_PIVOT_FMT10_FULL 5925
#define L3_DEFIP_ALPM_PIVOT_FMT1_FULL 5926
#define L3_DEFIP_ALPM_PIVOT_FMT2 5927
#define L3_DEFIP_ALPM_PIVOT_FMT2_FULL 5928
#define L3_DEFIP_ALPM_PIVOT_FMT3 5929
#define L3_DEFIP_ALPM_PIVOT_FMT3_FULL 5930
#define L3_DEFIP_ALPM_PIVOT_FMT4 5931
#define L3_DEFIP_ALPM_PIVOT_FMT4_FULL 5932
#define L3_DEFIP_ALPM_PIVOT_FMT5 5933
#define L3_DEFIP_ALPM_PIVOT_FMT5_FULL 5934
#define L3_DEFIP_ALPM_PIVOT_FMT6 5935
#define L3_DEFIP_ALPM_PIVOT_FMT6_FULL 5936
#define L3_DEFIP_ALPM_PIVOT_FMT7 5937
#define L3_DEFIP_ALPM_PIVOT_FMT7_FULL 5938
#define L3_DEFIP_ALPM_PIVOT_FMT8 5939
#define L3_DEFIP_ALPM_PIVOT_FMT8_FULL 5940
#define L3_DEFIP_ALPM_PIVOT_FMT9 5941
#define L3_DEFIP_ALPM_PIVOT_FMT9_FULL 5942
#define L3_DEFIP_ALPM_ROUTE_FMT1 5943
#define L3_DEFIP_ALPM_ROUTE_FMT10 5944
#define L3_DEFIP_ALPM_ROUTE_FMT10_FULL 5945
#define L3_DEFIP_ALPM_ROUTE_FMT11 5946
#define L3_DEFIP_ALPM_ROUTE_FMT11_FULL 5947
#define L3_DEFIP_ALPM_ROUTE_FMT12 5948
#define L3_DEFIP_ALPM_ROUTE_FMT12_FULL 5949
#define L3_DEFIP_ALPM_ROUTE_FMT13 5950
#define L3_DEFIP_ALPM_ROUTE_FMT13_FULL 5951
#define L3_DEFIP_ALPM_ROUTE_FMT14 5952
#define L3_DEFIP_ALPM_ROUTE_FMT14_FULL 5953
#define L3_DEFIP_ALPM_ROUTE_FMT15 5954
#define L3_DEFIP_ALPM_ROUTE_FMT15_FULL 5955
#define L3_DEFIP_ALPM_ROUTE_FMT1_FULL 5956
#define L3_DEFIP_ALPM_ROUTE_FMT2 5957
#define L3_DEFIP_ALPM_ROUTE_FMT2_FULL 5958
#define L3_DEFIP_ALPM_ROUTE_FMT3 5959
#define L3_DEFIP_ALPM_ROUTE_FMT3_FULL 5960
#define L3_DEFIP_ALPM_ROUTE_FMT4 5961
#define L3_DEFIP_ALPM_ROUTE_FMT4_FULL 5962
#define L3_DEFIP_ALPM_ROUTE_FMT5 5963
#define L3_DEFIP_ALPM_ROUTE_FMT5_FULL 5964
#define L3_DEFIP_ALPM_ROUTE_FMT6 5965
#define L3_DEFIP_ALPM_ROUTE_FMT6_FULL 5966
#define L3_DEFIP_ALPM_ROUTE_FMT7 5967
#define L3_DEFIP_ALPM_ROUTE_FMT7_FULL 5968
#define L3_DEFIP_ALPM_ROUTE_FMT8 5969
#define L3_DEFIP_ALPM_ROUTE_FMT8_FULL 5970
#define L3_DEFIP_ALPM_ROUTE_FMT9 5971
#define L3_DEFIP_ALPM_ROUTE_FMT9_FULL 5972
#define L3_DEFIP_TCAM_KEY_FMT0 5973
#define L3_DEFIP_TCAM_KEY_FMT0_COMP_V4_KEY 5974
#define L3_DEFIP_TCAM_KEY_FMT0_COMP_V6_KEY 5975
#define L3_DEFIP_TCAM_KEY_FMT0_FULL 5976
#define L3_DEFIP_TCAM_KEY_FMT0_LPM_V4_KEY 5977
#define L3_DEFIP_TCAM_KEY_FMT0_LPM_V6_KEY 5978
#define L3_DEFIP_TCAM_KEY_FMT1 5979
#define L3_DEFIP_TCAM_KEY_FMT1_FULL 5980
#define L3_DEFIP_TCAM_KEY_FMT1_L3MC_V4_KEY 5981
#define L3_DEFIP_TCAM_KEY_FMT1_L3MC_V6_KEY 5982
#define L3_DEFIP_TCAM_KEY_FMT1_LPM_V4_KEY 5983
#define L3_DEFIP_TCAM_KEY_FMT1_LPM_V6_KEY 5984
#define L3_TUNNEL_TCAM_ASSOC_DATA 5985
#define LPM_V4_KEY 5986
#define LPM_V4_V6_ASSOC_DATA_FULL 5987
#define LPM_V4_V6_ASSOC_DATA_REDUCED 5988
#define LPM_V6_KEY 5989
#define MIB_MEMORY_ROW0 5990
#define MIB_MEMORY_ROW1 5991
#define MIB_MEMORY_ROW10 5992
#define MIB_MEMORY_ROW11 5993
#define MIB_MEMORY_ROW12 5994
#define MIB_MEMORY_ROW13 5995
#define MIB_MEMORY_ROW14 5996
#define MIB_MEMORY_ROW15 5997
#define MIB_MEMORY_ROW2 5998
#define MIB_MEMORY_ROW3 5999
#define MIB_MEMORY_ROW4 6000
#define MIB_MEMORY_ROW5 6001
#define MIB_MEMORY_ROW6 6002
#define MIB_MEMORY_ROW7 6003
#define MIB_MEMORY_ROW8 6004
#define MIB_MEMORY_ROW9 6005
#define MIIM_CH0_ADDRESSr 6006
#define MIIM_CH0_CONTROLr 6007
#define MIIM_CH0_PARAMSr 6008
#define MIIM_CH0_STATUSr 6009
#define MIIM_CH1_ADDRESSr 6010
#define MIIM_CH1_CONTROLr 6011
#define MIIM_CH1_PARAMSr 6012
#define MIIM_CH1_STATUSr 6013
#define MIIM_CH2_ADDRESSr 6014
#define MIIM_CH2_CONTROLr 6015
#define MIIM_CH2_PARAMSr 6016
#define MIIM_CH2_STATUSr 6017
#define MIIM_CH3_ADDRESSr 6018
#define MIIM_CH3_CONTROLr 6019
#define MIIM_CH3_PARAMSr 6020
#define MIIM_CH3_STATUSr 6021
#define MIIM_CH_ADDRESSr 6022
#define MIIM_CH_CONTROLr 6023
#define MIIM_CH_PARAMSr 6024
#define MIIM_CH_STATUSr 6025
#define MIIM_COMMON_CONTROLr 6026
#define MIIM_DMA_CH0_CONFIGr 6027
#define MIIM_DMA_CH0_CURR_DST_HOST_ADDRESSr 6028
#define MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESSr 6029
#define MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESSr 6030
#define MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMSr 6031
#define MIIM_DMA_CH0_DST_HOST_ADDRESSr 6032
#define MIIM_DMA_CH0_SRC_HOST_ADDRESSr 6033
#define MIIM_DMA_CH0_STATUSr 6034
#define MIIM_DMA_CH1_CONFIGr 6035
#define MIIM_DMA_CH1_CURR_DST_HOST_ADDRESSr 6036
#define MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESSr 6037
#define MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESSr 6038
#define MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMSr 6039
#define MIIM_DMA_CH1_DST_HOST_ADDRESSr 6040
#define MIIM_DMA_CH1_SRC_HOST_ADDRESSr 6041
#define MIIM_DMA_CH1_STATUSr 6042
#define MIIM_DMA_CH_CONFIGr 6043
#define MIIM_DMA_CH_CURR_DST_HOST_ADDRESSr 6044
#define MIIM_DMA_CH_CURR_SRC_HOST_ADDRESSr 6045
#define MIIM_DMA_CH_DATA_ONLY_MODE_ADDRESSr 6046
#define MIIM_DMA_CH_DATA_ONLY_MODE_PARAMSr 6047
#define MIIM_DMA_CH_DST_HOST_ADDRESSr 6048
#define MIIM_DMA_CH_SRC_HOST_ADDRESSr 6049
#define MIIM_DMA_CH_STATUSr 6050
#define MIIM_IF0_IO_CHAR_REG1r 6051
#define MIIM_IF0_IO_CHAR_REG2r 6052
#define MIIM_IF0_IO_CHAR_REG3r 6053
#define MIIM_IF10_IO_CHAR_REG1r 6054
#define MIIM_IF10_IO_CHAR_REG2r 6055
#define MIIM_IF10_IO_CHAR_REG3r 6056
#define MIIM_IF11_IO_CHAR_REG1r 6057
#define MIIM_IF11_IO_CHAR_REG2r 6058
#define MIIM_IF11_IO_CHAR_REG3r 6059
#define MIIM_IF1_IO_CHAR_REG1r 6060
#define MIIM_IF1_IO_CHAR_REG2r 6061
#define MIIM_IF1_IO_CHAR_REG3r 6062
#define MIIM_IF2_IO_CHAR_REG1r 6063
#define MIIM_IF2_IO_CHAR_REG2r 6064
#define MIIM_IF2_IO_CHAR_REG3r 6065
#define MIIM_IF3_IO_CHAR_REG1r 6066
#define MIIM_IF3_IO_CHAR_REG2r 6067
#define MIIM_IF3_IO_CHAR_REG3r 6068
#define MIIM_IF4_IO_CHAR_REG1r 6069
#define MIIM_IF4_IO_CHAR_REG2r 6070
#define MIIM_IF4_IO_CHAR_REG3r 6071
#define MIIM_IF5_IO_CHAR_REG1r 6072
#define MIIM_IF5_IO_CHAR_REG2r 6073
#define MIIM_IF5_IO_CHAR_REG3r 6074
#define MIIM_IF6_IO_CHAR_REG1r 6075
#define MIIM_IF6_IO_CHAR_REG2r 6076
#define MIIM_IF6_IO_CHAR_REG3r 6077
#define MIIM_IF7_IO_CHAR_REG1r 6078
#define MIIM_IF7_IO_CHAR_REG2r 6079
#define MIIM_IF7_IO_CHAR_REG3r 6080
#define MIIM_IF8_IO_CHAR_REG1r 6081
#define MIIM_IF8_IO_CHAR_REG2r 6082
#define MIIM_IF8_IO_CHAR_REG3r 6083
#define MIIM_IF9_IO_CHAR_REG1r 6084
#define MIIM_IF9_IO_CHAR_REG2r 6085
#define MIIM_IF9_IO_CHAR_REG3r 6086
#define MIIM_INTERRUPT_ENABLEr 6087
#define MIIM_INTERRUPT_STATUSr 6088
#define MIIM_INT_PHY_LINK_CHANGE_INTR_ENABLEr 6089
#define MIIM_INT_PHY_LINK_CHANGE_INTR_STATUSr 6090
#define MIIM_INT_PHY_LINK_MASK_STATUSr 6091
#define MIIM_INT_PHY_LINK_RAW_STATUSr 6092
#define MIIM_INT_PHY_LINK_STATUSr 6093
#define MIIM_LINK_SCAN_STATUSr 6094
#define MIIM_RING0_CONTROLr 6095
#define MIIM_RING10_CONTROLr 6096
#define MIIM_RING11_CONTROLr 6097
#define MIIM_RING1_CONTROLr 6098
#define MIIM_RING2_CONTROLr 6099
#define MIIM_RING3_CONTROLr 6100
#define MIIM_RING4_CONTROLr 6101
#define MIIM_RING5_CONTROLr 6102
#define MIIM_RING6_CONTROLr 6103
#define MIIM_RING7_CONTROLr 6104
#define MIIM_RING8_CONTROLr 6105
#define MIIM_RING9_CONTROLr 6106
#define MIIM_RING_CONTROLr 6107
#define NS_MISC_CLK_EVENT_CTRLr 6108
#define NS_TIMESYNC_COUNTER_CONFIG_SELECTr 6109
#define NS_TIMESYNC_INPUT_TIME_FIFO1_STATUSr 6110
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_0r 6111
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_1r 6112
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_2r 6113
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_3r 6114
#define NS_TIMESYNC_INPUT_TIME_FIFO2_STATUSr 6115
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_0r 6116
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_1r 6117
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_2r 6118
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_3r 6119
#define NS_TIMESYNC_INPUT_TIME_FIFO_STATUSr 6120
#define NS_TIMESYNC_TS0_ACCUMULATOR_0r 6121
#define NS_TIMESYNC_TS0_ACCUMULATOR_1r 6122
#define NS_TIMESYNC_TS0_ACCUMULATOR_2r 6123
#define NS_TIMESYNC_TS0_BS_INIT_CTRLr 6124
#define NS_TIMESYNC_TS0_COUNTER_ENABLEr 6125
#define NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWERr 6126
#define NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPERr 6127
#define NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWERr 6128
#define NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPERr 6129
#define NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWERr 6130
#define NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPERr 6131
#define NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWERr 6132
#define NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPERr 6133
#define NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0r 6134
#define NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1r 6135
#define NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2r 6136
#define NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSr 6137
#define NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSr 6138
#define NS_TIMESYNC_TS0_TS_OFFSET_LOWER_STATUSr 6139
#define NS_TIMESYNC_TS0_TS_OFFSET_UPPER_STATUSr 6140
#define NS_TIMESYNC_TS1_ACCUMULATOR_0r 6141
#define NS_TIMESYNC_TS1_ACCUMULATOR_1r 6142
#define NS_TIMESYNC_TS1_ACCUMULATOR_2r 6143
#define NS_TIMESYNC_TS1_BS_INIT_CTRLr 6144
#define NS_TIMESYNC_TS1_COUNTER_ENABLEr 6145
#define NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_LOWERr 6146
#define NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_UPPERr 6147
#define NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_LOWERr 6148
#define NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_UPPERr 6149
#define NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_LOWERr 6150
#define NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_UPPERr 6151
#define NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_LOWERr 6152
#define NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_UPPERr 6153
#define NS_TIMESYNC_TS1_INIT_ACCUMULATOR_0r 6154
#define NS_TIMESYNC_TS1_INIT_ACCUMULATOR_1r 6155
#define NS_TIMESYNC_TS1_INIT_ACCUMULATOR_2r 6156
#define NS_TIMESYNC_TS1_TIMESTAMP_LOWER_STATUSr 6157
#define NS_TIMESYNC_TS1_TIMESTAMP_UPPER_STATUSr 6158
#define NS_TIMESYNC_TS1_TS_OFFSET_LOWER_STATUSr 6159
#define NS_TIMESYNC_TS1_TS_OFFSET_UPPER_STATUSr 6160
#define NS_TIMESYNC_TS_ACCUMULATOR_0r 6161
#define NS_TIMESYNC_TS_ACCUMULATOR_1r 6162
#define NS_TIMESYNC_TS_ACCUMULATOR_2r 6163
#define NS_TIMESYNC_TS_BS_INIT_CTRLr 6164
#define NS_TIMESYNC_TS_COUNTER_ENABLEr 6165
#define NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_LOWERr 6166
#define NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_UPPERr 6167
#define NS_TIMESYNC_TS_EVENT_FWD_CFGr 6168
#define NS_TIMESYNC_TS_FREQ_CTRL_FRAC_LOWERr 6169
#define NS_TIMESYNC_TS_FREQ_CTRL_FRAC_UPPERr 6170
#define NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_LOWERr 6171
#define NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_UPPERr 6172
#define NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_LOWERr 6173
#define NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_UPPERr 6174
#define NS_TIMESYNC_TS_INIT_ACCUMULATOR_0r 6175
#define NS_TIMESYNC_TS_INIT_ACCUMULATOR_1r 6176
#define NS_TIMESYNC_TS_INIT_ACCUMULATOR_2r 6177
#define NS_TIMESYNC_TS_TIMESTAMP_LOWER_STATUSr 6178
#define NS_TIMESYNC_TS_TIMESTAMP_UPPER_STATUSr 6179
#define NS_TIMESYNC_TS_TS_OFFSET_LOWER_STATUSr 6180
#define NS_TIMESYNC_TS_TS_OFFSET_UPPER_STATUSr 6181
#define PAXB_0_CONFIG_IND_ADDRr 6182
#define PAXB_0_CONFIG_IND_DATAr 6183
#define PAXB_0_GEN3_UC_LOADER_STATUSr 6184
#define PAXB_0_PAXB_ENDIANNESSr 6185
#define PAXB_0_PAXB_HOTSWAP_CTRLr 6186
#define PAXB_0_PAXB_HOTSWAP_DEBUG_CTRLr 6187
#define PAXB_0_PAXB_HOTSWAP_DEBUG_STATr 6188
#define PAXB_0_PAXB_HOTSWAP_STATr 6189
#define PAXB_0_PAXB_INTRCLR_DELAY_UNITr 6190
#define PAXB_0_PAXB_INTR_ENr 6191
#define PAXB_0_PAXB_INTR_STATUSr 6192
#define PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNr 6193
#define PAXB_0_RESET_STATUSr 6194
#define QSPI_BSPI_B0_CTRLr 6195
#define QSPI_BSPI_B0_STATUSr 6196
#define QSPI_BSPI_B1_CTRLr 6197
#define QSPI_BSPI_B1_STATUSr 6198
#define QSPI_BSPI_BITS_PER_CYCLEr 6199
#define QSPI_BSPI_BITS_PER_PHASEr 6200
#define QSPI_BSPI_BSPI_FLASH_UPPER_ADDR_BYTEr 6201
#define QSPI_BSPI_BSPI_PIO_DATAr 6202
#define QSPI_BSPI_BSPI_PIO_IODIRr 6203
#define QSPI_BSPI_BSPI_PIO_MODE_ENABLEr 6204
#define QSPI_BSPI_BSPI_XOR_ENABLEr 6205
#define QSPI_BSPI_BSPI_XOR_VALUEr 6206
#define QSPI_BSPI_BUSY_STATUSr 6207
#define QSPI_BSPI_B_CTRLr 6208
#define QSPI_BSPI_B_STATUSr 6209
#define QSPI_BSPI_CMD_AND_MODE_BYTEr 6210
#define QSPI_BSPI_FLEX_MODE_ENABLEr 6211
#define QSPI_BSPI_INTR_STATUSr 6212
#define QSPI_BSPI_MAST_N_BOOT_CTRLr 6213
#define QSPI_BSPI_REVISION_IDr 6214
#define QSPI_BSPI_SCRATCHr 6215
#define QSPI_BSPI_STRAP_OVERRIDE_CTRLr 6216
#define QSPI_MSPI_CDRAM00r 6217
#define QSPI_MSPI_CDRAM01r 6218
#define QSPI_MSPI_CDRAM02r 6219
#define QSPI_MSPI_CDRAM03r 6220
#define QSPI_MSPI_CDRAM04r 6221
#define QSPI_MSPI_CDRAM05r 6222
#define QSPI_MSPI_CDRAM06r 6223
#define QSPI_MSPI_CDRAM07r 6224
#define QSPI_MSPI_CDRAM08r 6225
#define QSPI_MSPI_CDRAM09r 6226
#define QSPI_MSPI_CDRAM10r 6227
#define QSPI_MSPI_CDRAM11r 6228
#define QSPI_MSPI_CDRAM12r 6229
#define QSPI_MSPI_CDRAM13r 6230
#define QSPI_MSPI_CDRAM14r 6231
#define QSPI_MSPI_CDRAM15r 6232
#define QSPI_MSPI_CDRAMr 6233
#define QSPI_MSPI_CPTQPr 6234
#define QSPI_MSPI_DISABLE_FLUSH_GENr 6235
#define QSPI_MSPI_ENDQPr 6236
#define QSPI_MSPI_INTERRUPT_MSPI_DONEr 6237
#define QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr 6238
#define QSPI_MSPI_MSPI_STATUSr 6239
#define QSPI_MSPI_NEWQPr 6240
#define QSPI_MSPI_RXRAM00r 6241
#define QSPI_MSPI_RXRAM01r 6242
#define QSPI_MSPI_RXRAM02r 6243
#define QSPI_MSPI_RXRAM03r 6244
#define QSPI_MSPI_RXRAM04r 6245
#define QSPI_MSPI_RXRAM05r 6246
#define QSPI_MSPI_RXRAM06r 6247
#define QSPI_MSPI_RXRAM07r 6248
#define QSPI_MSPI_RXRAM08r 6249
#define QSPI_MSPI_RXRAM09r 6250
#define QSPI_MSPI_RXRAM10r 6251
#define QSPI_MSPI_RXRAM11r 6252
#define QSPI_MSPI_RXRAM12r 6253
#define QSPI_MSPI_RXRAM13r 6254
#define QSPI_MSPI_RXRAM14r 6255
#define QSPI_MSPI_RXRAM15r 6256
#define QSPI_MSPI_RXRAM16r 6257
#define QSPI_MSPI_RXRAM17r 6258
#define QSPI_MSPI_RXRAM18r 6259
#define QSPI_MSPI_RXRAM19r 6260
#define QSPI_MSPI_RXRAM20r 6261
#define QSPI_MSPI_RXRAM21r 6262
#define QSPI_MSPI_RXRAM22r 6263
#define QSPI_MSPI_RXRAM23r 6264
#define QSPI_MSPI_RXRAM24r 6265
#define QSPI_MSPI_RXRAM25r 6266
#define QSPI_MSPI_RXRAM26r 6267
#define QSPI_MSPI_RXRAM27r 6268
#define QSPI_MSPI_RXRAM28r 6269
#define QSPI_MSPI_RXRAM29r 6270
#define QSPI_MSPI_RXRAM30r 6271
#define QSPI_MSPI_RXRAM31r 6272
#define QSPI_MSPI_RXRAMr 6273
#define QSPI_MSPI_SPCR0_LSBr 6274
#define QSPI_MSPI_SPCR0_MSBr 6275
#define QSPI_MSPI_SPCR1_LSBr 6276
#define QSPI_MSPI_SPCR1_MSBr 6277
#define QSPI_MSPI_SPCR2r 6278
#define QSPI_MSPI_TXRAM00r 6279
#define QSPI_MSPI_TXRAM01r 6280
#define QSPI_MSPI_TXRAM02r 6281
#define QSPI_MSPI_TXRAM03r 6282
#define QSPI_MSPI_TXRAM04r 6283
#define QSPI_MSPI_TXRAM05r 6284
#define QSPI_MSPI_TXRAM06r 6285
#define QSPI_MSPI_TXRAM07r 6286
#define QSPI_MSPI_TXRAM08r 6287
#define QSPI_MSPI_TXRAM09r 6288
#define QSPI_MSPI_TXRAM10r 6289
#define QSPI_MSPI_TXRAM11r 6290
#define QSPI_MSPI_TXRAM12r 6291
#define QSPI_MSPI_TXRAM13r 6292
#define QSPI_MSPI_TXRAM14r 6293
#define QSPI_MSPI_TXRAM15r 6294
#define QSPI_MSPI_TXRAM16r 6295
#define QSPI_MSPI_TXRAM17r 6296
#define QSPI_MSPI_TXRAM18r 6297
#define QSPI_MSPI_TXRAM19r 6298
#define QSPI_MSPI_TXRAM20r 6299
#define QSPI_MSPI_TXRAM21r 6300
#define QSPI_MSPI_TXRAM22r 6301
#define QSPI_MSPI_TXRAM23r 6302
#define QSPI_MSPI_TXRAM24r 6303
#define QSPI_MSPI_TXRAM25r 6304
#define QSPI_MSPI_TXRAM26r 6305
#define QSPI_MSPI_TXRAM27r 6306
#define QSPI_MSPI_TXRAM28r 6307
#define QSPI_MSPI_TXRAM29r 6308
#define QSPI_MSPI_TXRAM30r 6309
#define QSPI_MSPI_TXRAM31r 6310
#define QSPI_MSPI_TXRAMr 6311
#define QSPI_MSPI_WRITE_LOCKr 6312
#define RX_DCB 6313
#define SEQ_RST_CONFIGr 6314
#define SEQ_RST_DEBUGr 6315
#define SMBUS0_ADDRESSr 6316
#define SMBUS0_BIT_BANG_CONTROLr 6317
#define SMBUS0_CONFIGr 6318
#define SMBUS0_EVENT_ENABLEr 6319
#define SMBUS0_EVENT_STATUSr 6320
#define SMBUS0_MASTER_COMMANDr 6321
#define SMBUS0_MASTER_DATA_READr 6322
#define SMBUS0_MASTER_DATA_WRITEr 6323
#define SMBUS0_MASTER_FIFO_CONTROLr 6324
#define SMBUS0_SLAVE_COMMANDr 6325
#define SMBUS0_SLAVE_DATA_READr 6326
#define SMBUS0_SLAVE_DATA_WRITEr 6327
#define SMBUS0_SLAVE_FIFO_CONTROLr 6328
#define SMBUS0_TIMING_CONFIGr 6329
#define SMBUS0_TIMING_CONFIG_2r 6330
#define SMBUS1_ADDRESSr 6331
#define SMBUS1_BIT_BANG_CONTROLr 6332
#define SMBUS1_CONFIGr 6333
#define SMBUS1_EVENT_ENABLEr 6334
#define SMBUS1_EVENT_STATUSr 6335
#define SMBUS1_MASTER_COMMANDr 6336
#define SMBUS1_MASTER_DATA_READr 6337
#define SMBUS1_MASTER_DATA_WRITEr 6338
#define SMBUS1_MASTER_FIFO_CONTROLr 6339
#define SMBUS1_SLAVE_COMMANDr 6340
#define SMBUS1_SLAVE_DATA_READr 6341
#define SMBUS1_SLAVE_DATA_WRITEr 6342
#define SMBUS1_SLAVE_FIFO_CONTROLr 6343
#define SMBUS1_TIMING_CONFIGr 6344
#define SMBUS1_TIMING_CONFIG_2r 6345
#define TX_DCB 6346
#define U0_LED_ACCU_CTRLr 6347
#define U0_LED_ACCU_STATUSr 6348
#define U0_LED_CLK_DIV_CTRLr 6349
#define U0_LED_INTR_ENABLEr 6350
#define U0_LED_REFRESH_CTRLr 6351
#define U0_LED_SEND_CTRLr 6352
#define U0_LED_SEND_CTRL_0r 6353
#define U0_LED_SEND_CTRL_1r 6354
#define U0_LED_SEND_CTRL_2r 6355
#define U0_LED_SEND_CTRL_3r 6356
#define U0_LED_SEND_CTRL_4r 6357
#define U0_LED_SEND_STATUSr 6358
#define U0_LED_SRAM_CTRLr 6359
#define U0_LED_SRAM_ECC_CTRLr 6360
#define U0_LED_SRAM_ECC_STATUSr 6361
#define U0_LED_SW_CNFG_LINKr 6362
#define U0_LED_SW_CNFG_LINK_1023_992r 6363
#define U0_LED_SW_CNFG_LINK_127_96r 6364
#define U0_LED_SW_CNFG_LINK_159_128r 6365
#define U0_LED_SW_CNFG_LINK_191_160r 6366
#define U0_LED_SW_CNFG_LINK_223_192r 6367
#define U0_LED_SW_CNFG_LINK_255_224r 6368
#define U0_LED_SW_CNFG_LINK_287_256r 6369
#define U0_LED_SW_CNFG_LINK_319_288r 6370
#define U0_LED_SW_CNFG_LINK_31_0r 6371
#define U0_LED_SW_CNFG_LINK_351_320r 6372
#define U0_LED_SW_CNFG_LINK_383_352r 6373
#define U0_LED_SW_CNFG_LINK_415_384r 6374
#define U0_LED_SW_CNFG_LINK_447_416r 6375
#define U0_LED_SW_CNFG_LINK_479_448r 6376
#define U0_LED_SW_CNFG_LINK_511_480r 6377
#define U0_LED_SW_CNFG_LINK_543_512r 6378
#define U0_LED_SW_CNFG_LINK_575_544r 6379
#define U0_LED_SW_CNFG_LINK_607_576r 6380
#define U0_LED_SW_CNFG_LINK_639_608r 6381
#define U0_LED_SW_CNFG_LINK_63_32r 6382
#define U0_LED_SW_CNFG_LINK_671_640r 6383
#define U0_LED_SW_CNFG_LINK_703_672r 6384
#define U0_LED_SW_CNFG_LINK_735_704r 6385
#define U0_LED_SW_CNFG_LINK_767_736r 6386
#define U0_LED_SW_CNFG_LINK_799_768r 6387
#define U0_LED_SW_CNFG_LINK_831_800r 6388
#define U0_LED_SW_CNFG_LINK_863_832r 6389
#define U0_LED_SW_CNFG_LINK_895_864r 6390
#define U0_LED_SW_CNFG_LINK_927_896r 6391
#define U0_LED_SW_CNFG_LINK_959_928r 6392
#define U0_LED_SW_CNFG_LINK_95_64r 6393
#define U0_LED_SW_CNFG_LINK_991_960r 6394
#define U0_M0SSQ_1KB_FLOP_BASED_SRAMr 6395
#define U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSBr 6396
#define U0_M0SSQ_ADDR_REMAP_WINDOW_0_MSBr 6397
#define U0_M0SSQ_ADDR_REMAP_WINDOW_1_LSBr 6398
#define U0_M0SSQ_ADDR_REMAP_WINDOW_1_MSBr 6399
#define U0_M0SSQ_ADDR_REMAP_WINDOW_2_LSBr 6400
#define U0_M0SSQ_ADDR_REMAP_WINDOW_2_MSBr 6401
#define U0_M0SSQ_ADDR_REMAP_WINDOW_3_LSBr 6402
#define U0_M0SSQ_ADDR_REMAP_WINDOW_3_MSBr 6403
#define U0_M0SSQ_CTRLr 6404
#define U0_M0SSQ_DBGr 6405
#define U0_M0SSQ_DBG_CTRLr 6406
#define U0_M0SSQ_FAS_CTRLr 6407
#define U0_M0SSQ_FAS_GENERICr 6408
#define U0_M0SSQ_FAS_STATUSr 6409
#define U0_M0SS_CONTROLr 6410
#define U0_M0SS_DEBUG_CONTROLr 6411
#define U0_M0SS_ECC_CTRLr 6412
#define U0_M0SS_ECC_STATUSr 6413
#define U0_M0SS_ECOr 6414
#define U0_M0SS_INTRr 6415
#define U0_M0SS_INTR_127_96r 6416
#define U0_M0SS_INTR_159_128r 6417
#define U0_M0SS_INTR_191_160r 6418
#define U0_M0SS_INTR_223_192r 6419
#define U0_M0SS_INTR_255_224r 6420
#define U0_M0SS_INTR_31_0r 6421
#define U0_M0SS_INTR_63_32r 6422
#define U0_M0SS_INTR_95_64r 6423
#define U0_M0SS_INTR_CONTROLr 6424
#define U0_M0SS_INTR_ENABLEr 6425
#define U0_M0SS_INTR_MASKr 6426
#define U0_M0SS_INTR_MASK_127_96r 6427
#define U0_M0SS_INTR_MASK_159_128r 6428
#define U0_M0SS_INTR_MASK_191_160r 6429
#define U0_M0SS_INTR_MASK_223_192r 6430
#define U0_M0SS_INTR_MASK_255_224r 6431
#define U0_M0SS_INTR_MASK_31_0r 6432
#define U0_M0SS_INTR_MASK_63_32r 6433
#define U0_M0SS_INTR_MASK_95_64r 6434
#define U0_M0SS_RAW_INTRr 6435
#define U0_M0SS_RAW_INTR_127_96r 6436
#define U0_M0SS_RAW_INTR_159_128r 6437
#define U0_M0SS_RAW_INTR_191_160r 6438
#define U0_M0SS_RAW_INTR_223_192r 6439
#define U0_M0SS_RAW_INTR_255_224r 6440
#define U0_M0SS_RAW_INTR_31_0r 6441
#define U0_M0SS_RAW_INTR_63_32r 6442
#define U0_M0SS_RAW_INTR_95_64r 6443
#define U0_M0SS_STATUSr 6444
#define U0_M0SS_TCM_CTRLr 6445
#define U1_M0SS_CONTROLr 6446
#define U1_M0SS_DEBUG_CONTROLr 6447
#define U1_M0SS_ECC_CTRLr 6448
#define U1_M0SS_ECC_STATUSr 6449
#define U1_M0SS_ECOr 6450
#define U1_M0SS_INTRr 6451
#define U1_M0SS_INTR_127_96r 6452
#define U1_M0SS_INTR_159_128r 6453
#define U1_M0SS_INTR_191_160r 6454
#define U1_M0SS_INTR_223_192r 6455
#define U1_M0SS_INTR_255_224r 6456
#define U1_M0SS_INTR_31_0r 6457
#define U1_M0SS_INTR_63_32r 6458
#define U1_M0SS_INTR_95_64r 6459
#define U1_M0SS_INTR_CONTROLr 6460
#define U1_M0SS_INTR_ENABLEr 6461
#define U1_M0SS_INTR_MASKr 6462
#define U1_M0SS_INTR_MASK_127_96r 6463
#define U1_M0SS_INTR_MASK_159_128r 6464
#define U1_M0SS_INTR_MASK_191_160r 6465
#define U1_M0SS_INTR_MASK_223_192r 6466
#define U1_M0SS_INTR_MASK_255_224r 6467
#define U1_M0SS_INTR_MASK_31_0r 6468
#define U1_M0SS_INTR_MASK_63_32r 6469
#define U1_M0SS_INTR_MASK_95_64r 6470
#define U1_M0SS_RAW_INTRr 6471
#define U1_M0SS_RAW_INTR_127_96r 6472
#define U1_M0SS_RAW_INTR_159_128r 6473
#define U1_M0SS_RAW_INTR_191_160r 6474
#define U1_M0SS_RAW_INTR_223_192r 6475
#define U1_M0SS_RAW_INTR_255_224r 6476
#define U1_M0SS_RAW_INTR_31_0r 6477
#define U1_M0SS_RAW_INTR_63_32r 6478
#define U1_M0SS_RAW_INTR_95_64r 6479
#define U1_M0SS_STATUSr 6480
#define U1_M0SS_TCM_CTRLr 6481
#define U2_M0SS_CONTROLr 6482
#define U2_M0SS_DEBUG_CONTROLr 6483
#define U2_M0SS_ECC_CTRLr 6484
#define U2_M0SS_ECC_STATUSr 6485
#define U2_M0SS_ECOr 6486
#define U2_M0SS_INTRr 6487
#define U2_M0SS_INTR_127_96r 6488
#define U2_M0SS_INTR_159_128r 6489
#define U2_M0SS_INTR_191_160r 6490
#define U2_M0SS_INTR_223_192r 6491
#define U2_M0SS_INTR_255_224r 6492
#define U2_M0SS_INTR_31_0r 6493
#define U2_M0SS_INTR_63_32r 6494
#define U2_M0SS_INTR_95_64r 6495
#define U2_M0SS_INTR_CONTROLr 6496
#define U2_M0SS_INTR_ENABLEr 6497
#define U2_M0SS_INTR_MASKr 6498
#define U2_M0SS_INTR_MASK_127_96r 6499
#define U2_M0SS_INTR_MASK_159_128r 6500
#define U2_M0SS_INTR_MASK_191_160r 6501
#define U2_M0SS_INTR_MASK_223_192r 6502
#define U2_M0SS_INTR_MASK_255_224r 6503
#define U2_M0SS_INTR_MASK_31_0r 6504
#define U2_M0SS_INTR_MASK_63_32r 6505
#define U2_M0SS_INTR_MASK_95_64r 6506
#define U2_M0SS_RAW_INTRr 6507
#define U2_M0SS_RAW_INTR_127_96r 6508
#define U2_M0SS_RAW_INTR_159_128r 6509
#define U2_M0SS_RAW_INTR_191_160r 6510
#define U2_M0SS_RAW_INTR_223_192r 6511
#define U2_M0SS_RAW_INTR_255_224r 6512
#define U2_M0SS_RAW_INTR_31_0r 6513
#define U2_M0SS_RAW_INTR_63_32r 6514
#define U2_M0SS_RAW_INTR_95_64r 6515
#define U2_M0SS_STATUSr 6516
#define U2_M0SS_TCM_CTRLr 6517
#define U3_M0SS_CONTROLr 6518
#define U3_M0SS_DEBUG_CONTROLr 6519
#define U3_M0SS_ECC_CTRLr 6520
#define U3_M0SS_ECC_STATUSr 6521
#define U3_M0SS_ECOr 6522
#define U3_M0SS_INTRr 6523
#define U3_M0SS_INTR_127_96r 6524
#define U3_M0SS_INTR_159_128r 6525
#define U3_M0SS_INTR_191_160r 6526
#define U3_M0SS_INTR_223_192r 6527
#define U3_M0SS_INTR_255_224r 6528
#define U3_M0SS_INTR_31_0r 6529
#define U3_M0SS_INTR_63_32r 6530
#define U3_M0SS_INTR_95_64r 6531
#define U3_M0SS_INTR_CONTROLr 6532
#define U3_M0SS_INTR_ENABLEr 6533
#define U3_M0SS_INTR_MASKr 6534
#define U3_M0SS_INTR_MASK_127_96r 6535
#define U3_M0SS_INTR_MASK_159_128r 6536
#define U3_M0SS_INTR_MASK_191_160r 6537
#define U3_M0SS_INTR_MASK_223_192r 6538
#define U3_M0SS_INTR_MASK_255_224r 6539
#define U3_M0SS_INTR_MASK_31_0r 6540
#define U3_M0SS_INTR_MASK_63_32r 6541
#define U3_M0SS_INTR_MASK_95_64r 6542
#define U3_M0SS_RAW_INTRr 6543
#define U3_M0SS_RAW_INTR_127_96r 6544
#define U3_M0SS_RAW_INTR_159_128r 6545
#define U3_M0SS_RAW_INTR_191_160r 6546
#define U3_M0SS_RAW_INTR_223_192r 6547
#define U3_M0SS_RAW_INTR_255_224r 6548
#define U3_M0SS_RAW_INTR_31_0r 6549
#define U3_M0SS_RAW_INTR_63_32r 6550
#define U3_M0SS_RAW_INTR_95_64r 6551
#define U3_M0SS_STATUSr 6552
#define U3_M0SS_TCM_CTRLr 6553
#define BCM56990_A0_ENUM_COUNT 6554


#define ABORTf 0
#define ABORTEDf 1
#define ABORT_DMAf 2
#define ACC0f 3
#define ACC1f 4
#define ACC2f 5
#define ACCESS_MODEf 6
#define ACCUMULATOR_OVERFLOW_PIPE0f 7
#define ACCUMULATOR_OVERFLOW_PIPE1f 8
#define ACCUMULATOR_OVERFLOW_PIPE2f 9
#define ACCUMULATOR_OVERFLOW_PIPE3f 10
#define ACCUMULATOR_OVERFLOW_PIPE4f 11
#define ACCUMULATOR_OVERFLOW_PIPE5f 12
#define ACCUMULATOR_OVERFLOW_PIPE6f 13
#define ACCUMULATOR_OVERFLOW_PIPE7f 14
#define ACCUM_COMP_CNTf 15
#define ACCU_DONEf 16
#define ACTIONf 17
#define ACTION_DATAf 18
#define ACTION_EN_CFAP0f 19
#define ACTION_EN_CFAP1f 20
#define ACTION_EN_THDI0f 21
#define ACTION_EN_THDI1f 22
#define ACTION_EN_THDO0f 23
#define ACTION_EN_THDO1f 24
#define ACTION_EN_THDR0f 25
#define ACTION_EN_THDR1f 26
#define ACTION_PRI_MODIFIERf 27
#define ACTION_PROFILE_IDf 28
#define ACTION_SET_BITMAPf 29
#define ACTION_TABLE_A_INDEXf 30
#define ACTION_TABLE_B_INDEXf 31
#define ACTIVEf 32
#define AC_HI_DURf 33
#define AC_LO_DURf 34
#define ADAPTIVE_ALPHA_GROUPf 35
#define ADDRf 36
#define ADDRESSf 37
#define ADDR_4BYTE_N_3BYTEf 38
#define ADDR_BPC_MODEf 39
#define ADDR_BPC_SELECTf 40
#define ADDR_BPP_SELECTf 41
#define ADDR_HIf 42
#define ADDR_LOf 43
#define AGGREGATE_FIFO_MEM_OVERFLOWf 44
#define AGGREGATE_FIFO_PTR_IN_USE_OVERFLOWf 45
#define AGGREGATOR_LOCKUPf 46
#define ALERTf 47
#define ALERT_LVT11f 48
#define ALERT_LVT8f 49
#define ALERT_SVT11f 50
#define ALERT_SVT8f 51
#define ALERT_ULVT11f 52
#define ALERT_ULVT8f 53
#define ALLf 54
#define ALLOWED_BASE_HDRf 55
#define ALLOWED_PORT_BITMAP_PROFILE_PTRf 56
#define ALLOWMSIINDUMMYf 57
#define ALLOW_GLOBAL_ROUTEf 58
#define ALLOW_GSHf 59
#define ALLOW_IPMC_INDEX_WRAP_AROUNDf 60
#define ALLOW_L2MC_INDEX_WRAP_AROUNDf 61
#define ALLOW_NON_GSHf 62
#define ALL_IDL_HI_OSCSf 63
#define ALL_IDL_LOW_OSCSf 64
#define ALPHA_IDX_SP0f 65
#define ALPHA_IDX_SP1f 66
#define ALPHA_IDX_SP2f 67
#define ALPHA_IDX_SP3f 68
#define ALPM1_DATA0f 69
#define ALPM1_DATA1f 70
#define ALPM2_DATAf 71
#define ALTERNATE_PATH_BIASf 72
#define ALTERNATE_PATH_COSTf 73
#define ALT_TTL_FNf 74
#define ALT_TTL_FN_ECC_ENf 75
#define ALT_TTL_FN_SELf 76
#define ALWAYS_CRC_REGENf 77
#define AM_COMPRESSION_MODEf 78
#define AM_DATAf 79
#define AM_LOCK_FSM_MODEf 80
#define AM_SIZEf 81
#define AM_SPACING_CREDITSf 82
#define AM_SPACING_NO_RSf 83
#define AM_SPACING_RSf 84
#define AM_TABLE_INDEXf 85
#define ANY_CELL_100G_MIN_SPACINGf 86
#define ANY_CELL_200G_MIN_SPACINGf 87
#define ANY_CELL_400G_MIN_SPACINGf 88
#define ANY_CELL_50G_MIN_SPACINGf 89
#define AN_COMPLETED_SW_AN_INTERRUPTf 90
#define AN_GOOD_CHK_AN_INTERRUPTf 91
#define AN_TIMER_SELECTf 92
#define APB_TIMEOUT_INTR_ENf 93
#define APB_TIMEOUT_INTR_STATUSf 94
#define APPLY_EGR_MASK_ON_L2f 95
#define APPLY_EGR_MASK_ON_L3f 96
#define APPLY_EGR_MASK_ON_UC_ONLYf 97
#define APPLY_MTU_CHECK_ON_HIGIG_IPMCf 98
#define ARBITER_DISABLE_BANK_BLOCKINGf 99
#define ARBITER_PIPE_RR_ENABLEf 100
#define ARBITER_PIPE_RR_MODEf 101
#define ARP_RARP_EXTRACTION_MODEf 102
#define ARP_RARP_TERMINATION_ALLOWEDf 103
#define ARP_RARP_TO_FPf 104
#define ARP_REPLY_DROPf 105
#define ARP_REPLY_TO_CPUf 106
#define ARP_REQUEST_DROPf 107
#define ARP_REQUEST_TO_CPUf 108
#define ARP_VALIDATION_ENf 109
#define ARS_ROSC_TYPE_SELf 110
#define ASSERT_LAGGING_DEBUGf 111
#define ASSIGNED_QUALITYf 112
#define ASSOC_DATAf 113
#define ASSOC_DATA0f 114
#define ASSOC_DATA0_COMP_ASSOC_DATA_FULLf 115
#define ASSOC_DATA0_COMP_ASSOC_DATA_FULL_COMPRESSION_IDf 116
#define ASSOC_DATA0_COMP_ASSOC_DATA_FULL_INT_ACTION_PROFILE_IDXf 117
#define ASSOC_DATA0_COMP_ASSOC_DATA_FULL_INT_FLOW_CLASSf 118
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULLf 119
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_CLASS_IDf 120
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_DST_DISCARDf 121
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_EXPECTED_L3_IIFf 122
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_FLEX_CTR_ACTION_SELf 123
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_FLEX_CTR_OBJECTf 124
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_IPMC_EXPECTED_L3_IIF_MISMATCH_DROPf 125
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_IPMC_EXPECTED_L3_IIF_MISMATCH_TOCPUf 126
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_IPV6_SIP_LINK_LOCAL_DROPf 127
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_L3MC_INDEXf 128
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_PORT_NUMf 129
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_SRC_PORT_VALIDf 130
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_Tf 131
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_TGIDf 132
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULLf 133
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_BFD_ENABLEf 134
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_CLASS_IDf 135
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_DESTINATIONf 136
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_DEST_TYPEf 137
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_DST_DISCARDf 138
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_FLEX_CTR_ACTION_SELf 139
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_FLEX_CTR_OBJECTf 140
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_INT_ACTION_PROFILE_IDXf 141
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_INT_FLOW_CLASSf 142
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_LOCAL_ADDRESSf 143
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_PRIf 144
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_RPEf 145
#define ASSOC_DATA0_POLICY_DATAf 146
#define ASSOC_DATA1f 147
#define ASSOC_DATA1_COMP_ASSOC_DATA_FULLf 148
#define ASSOC_DATA1_COMP_ASSOC_DATA_FULL_COMPRESSION_IDf 149
#define ASSOC_DATA1_COMP_ASSOC_DATA_FULL_INT_ACTION_PROFILE_IDXf 150
#define ASSOC_DATA1_COMP_ASSOC_DATA_FULL_INT_FLOW_CLASSf 151
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULLf 152
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_CLASS_IDf 153
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_DST_DISCARDf 154
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_EXPECTED_L3_IIFf 155
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_FLEX_CTR_ACTION_SELf 156
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_FLEX_CTR_OBJECTf 157
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_IPMC_EXPECTED_L3_IIF_MISMATCH_DROPf 158
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_IPMC_EXPECTED_L3_IIF_MISMATCH_TOCPUf 159
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_IPV6_SIP_LINK_LOCAL_DROPf 160
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_L3MC_INDEXf 161
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_PORT_NUMf 162
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_SRC_PORT_VALIDf 163
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_Tf 164
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_TGIDf 165
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULLf 166
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_BFD_ENABLEf 167
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_CLASS_IDf 168
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_DESTINATIONf 169
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_DEST_TYPEf 170
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_DST_DISCARDf 171
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_FLEX_CTR_ACTION_SELf 172
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_FLEX_CTR_OBJECTf 173
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_INT_ACTION_PROFILE_IDXf 174
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_INT_FLOW_CLASSf 175
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_LOCAL_ADDRESSf 176
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_PRIf 177
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_RPEf 178
#define ASSOC_DATA1_POLICY_DATAf 179
#define ATE_TEST_ENf 180
#define ATOMICITY_DISABLEf 181
#define AUTOCONFIGON_NDIVUPDATEf 182
#define AUTO_CORRECT_1BIT_ECC_ENf 183
#define AUX_BYP_EN_NOLOCKf 184
#define AUX_BYP_EN_WREFCLKf 185
#define AUX_CELL_LEN_ERRf 186
#define AUX_ECC_ENf 187
#define AUX_ENf 188
#define AUX_FIFO_ECC_ERRf 189
#define AUX_FIFO_ERRf 190
#define AUX_MIN_CREDIT_COUNTf 191
#define AUX_POST_DIFFCMOS_ENf 192
#define AUX_POST_ENABLEBf 193
#define AUX_SELf 194
#define AUX_SOP_EOP_ERRf 195
#define AUX_TAG_A_SELf 196
#define AUX_TAG_B_SELf 197
#define AVERAGE_IPGf 198
#define AVERAGE_R_EXTf 199
#define AVERAGE_R_HZ_0P25UMf 200
#define AVERAGE_R_HZ_0P5UMf 201
#define AVERAGE_R_HZ_1UMf 202
#define AVERAGE_R_VT_0P25UMf 203
#define AVERAGE_R_VT_0P5UMf 204
#define AVERAGE_R_VT_1UMf 205
#define AVG_ITM0_PORT_QSIZE_FRACTIONf 206
#define AVG_ITM0_PORT_QSIZE_REALNUMf 207
#define AVG_ITM1_PORT_QSIZE_FRACTIONf 208
#define AVG_ITM1_PORT_QSIZE_REALNUMf 209
#define AVG_PORT_LOADING_FRACTIONf 210
#define AVG_PORT_LOADING_REALNUMf 211
#define AVG_QSIZEf 212
#define AVG_QSIZE_FRACTIONf 213
#define AVG_QSIZE_FULLf 214
#define AVG_TOTAL_PORT_QSIZE_FRACTIONf 215
#define AVG_TOTAL_PORT_QSIZE_REALNUMf 216
#define AVSTOP_STATUS_SPAREf 217
#define AVS_DISABLEf 218
#define AVS_INTR_STAT_CLEARf 219
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_BITMAPf 220
#define AVS_PVTMON_BGf 221
#define AVS_PVTMON_REF_MAXf 222
#define AVS_PVTMON_REF_MIN0f 223
#define AVS_PVTMON_REF_MIN1f 224
#define AVS_PWDf 225
#define AVS_REG_CONVERGENCE_STATUS_BITf 226
#define AVS_REG_INFOf 227
#define AVS_REG_STATUS_INf 228
#define AVS_REG_TOP_DISABLE_ANALOG_REGULATORf 229
#define AVS_REG_TOP_ENABLE_LVM_GL_PH2f 230
#define AVS_REG_TOP_LVM_GLf 231
#define AVS_REG_TOP_LVM_GL_ENABLE_VTRAPf 232
#define AVS_REG_TOP_LVM_LLf 233
#define AVS_REG_TOP_RDT_CAM_LLf 234
#define AVS_REG_TOP_RDT_DP_LLf 235
#define AVS_REG_TOP_RDT_RF_LLf 236
#define AVS_REG_TOP_RDT_SC_LLf 237
#define AVS_REG_TOP_RDT_SP_LLf 238
#define AVS_REG_TOP_STATUS_LVM_GLf 239
#define AVS_REG_TOP_WBT_CAM_LLf 240
#define AVS_REG_TOP_WBT_DP_LLf 241
#define AVS_REG_TOP_WBT_RF_LLf 242
#define AVS_REG_TOP_WBT_SC_LLf 243
#define AVS_REG_TOP_WBT_SP_LLf 244
#define AVS_RESERVEDf 245
#define AVS_RESET_Nf 246
#define AVS_ROSC_THRESHOLD1f 247
#define AVS_ROSC_THRESHOLD2f 248
#define AVS_SRAM_MON_VALIDf 249
#define AVS_SW_MDONEf 250
#define AVS_TEMPERATURE_RESETf 251
#define AVS_TMON_OVERTEMP_RESETf 252
#define AVS_TMON_THRESHOLD_INTERRUPTf 253
#define AVS_VDDC_MON_MAX0_Nf 254
#define AVS_VDDC_MON_MAX1_Nf 255
#define AVS_VDDC_MON_MIN0_Nf 256
#define AVS_VDDC_MON_MIN1_Nf 257
#define AVS_VDDC_MON_WARNING0f 258
#define AVS_VDDC_MON_WARNING1f 259
#define AVS_VTRAP_ENABLEf 260
#define AXIDUMMYSLAVE_MODEf 261
#define AXIDUMMY_RDRESPf 262
#define AXIDUMMY_WRRESPf 263
#define AXIID_0_OUTSTD_LIMITf 264
#define AXIID_1_OUTSTD_LIMITf 265
#define AXIID_2_OUTSTD_LIMITf 266
#define AXIID_3_OUTSTD_LIMITf 267
#define AXIID_4_OUTSTD_LIMITf 268
#define AXIID_5_OUTSTD_LIMITf 269
#define AXIID_6_OUTSTD_LIMITf 270
#define AXIID_7_OUTSTD_LIMITf 271
#define AXI_IDf 272
#define A_CVALUE_1_OPf 273
#define A_CVALUE_1_SELECTf 274
#define A_UPDATE_FN_TRUEf 275
#define B0_ADDRESSf 276
#define B0_EMPTYf 277
#define B0_FLUSHf 278
#define B0_FULLf 279
#define B0_HASH_OFFSETf 280
#define B0_HITf 281
#define B0_MISSf 282
#define B0_PREFETCH_ACTIVEf 283
#define B127_TO_96f 284
#define B159_TO_128f 285
#define B191_TO_160f 286
#define B1_ADDRESSf 287
#define B1_EMPTYf 288
#define B1_FLUSHf 289
#define B1_FULLf 290
#define B1_HASH_OFFSETf 291
#define B1_HITf 292
#define B1_MISSf 293
#define B1_PREFETCH_ACTIVEf 294
#define B223_TO_192f 295
#define B255_TO_224f 296
#define B2_HASH_OFFSETf 297
#define B31_TO_0f 298
#define B3_HASH_OFFSETf 299
#define B4_HASH_OFFSETf 300
#define B5_HASH_OFFSETf 301
#define B63_TO_32f 302
#define B6_HASH_OFFSETf 303
#define B7_HASH_OFFSETf 304
#define B95_TO_64f 305
#define BANKDISABLE_BMPf 306
#define BANK_0_1_MODEf 307
#define BANK_0_ENABLEf 308
#define BANK_0_OBJECTf 309
#define BANK_1_ENABLEf 310
#define BANK_1_OBJECTf 311
#define BANK_2_3_MODEf 312
#define BANK_2_ENABLEf 313
#define BANK_2_OBJECTf 314
#define BANK_3_ENABLEf 315
#define BANK_3_OBJECTf 316
#define BANK_ALMOST_FULL_THDf 317
#define BANK_BITMAP_START_OFFSETf 318
#define BANK_RANGE_CHECKERf 319
#define BANK_STAT_MONITOR_CLEARf 320
#define BANK_SUSCEPTIBLE_THDf 321
#define BASEv_HEADER_DATAf 322
#define BASE_HDR_NAMESPACE_MASKf 323
#define BASE_HDR_NAMESPACE_VALUEf 324
#define BASE_HDR_TEMPLATE_IDf 325
#define BASE_HDR_TYPEf 326
#define BASE_PTRf 327
#define BASE_R_FEC_SYNC_HEADER_MODEf 328
#define BASE_VALIDf 329
#define BASE_VALID_0f 330
#define BASE_VALID_1f 331
#define BASE_VALID_2f 332
#define BASE_VALID_3f 333
#define BASE_VRF_L3IIF_OVIDf 334
#define BCAST_BLOCK_MASKf 335
#define BCAST_MASK_SELf 336
#define BC_IDXf 337
#define BEAT_COUNTf 338
#define BER_FSM_DISABLE_WITHOUT_RS_FECf 339
#define BER_FSM_DISABLE_WITH_RS_FECf 340
#define BER_TRIGGER_COUNTf 341
#define BER_WINDOW_MODEf 342
#define BFD_ACH_TYPE_IPV4f 343
#define BFD_ACH_TYPE_IPV6f 344
#define BFD_ACH_TYPE_MPLSTP_CCf 345
#define BFD_ACH_TYPE_MPLSTP_CVf 346
#define BFD_ACH_TYPE_RAWf 347
#define BFD_ACH_TYPE_USER_DEFINEDf 348
#define BFD_ENABLEf 349
#define BFD_UDP_PORT1_HOPf 350
#define BFD_UDP_PORTM_HOPf 351
#define BFD_UNKNOWN_CONTROL_PACKET_TOCPUf 352
#define BFD_UNKNOWN_VERSION_TOCPUf 353
#define BFD_YOUR_DISCRIMINATOR_NOT_FOUND_TOCPUf 354
#define BG_TRIMf 355
#define BH_REFCLK_312MHZ_ENf 356
#define BIGENDIANf 357
#define BIG_ICMPV6_PKT_SIZEf 358
#define BIG_ICMP_PKT_SIZEf 359
#define BISR_LOAD_STARTf 360
#define BISR_SHIFT_DONEf 361
#define BIST_CACHE_REPAIRf 362
#define BIST_CACHE_REPAIR_BIST_CACHE_ENf 363
#define BIST_CACHE_REPAIR_BIST_CACHE_INDEXf 364
#define BIST_CACHE_REPAIR_BIST_REPAIR_COLUMN_LEFTf 365
#define BIST_CACHE_REPAIR_BIST_REPAIR_COLUMN_RIGHTf 366
#define BIST_CACHE_REPAIR_BIST_REPAIR_ENf 367
#define BIST_CACHE_REPAIR_BIST_REPAIR_ROWf 368
#define BIST_CACHE_REPAIR_BIST_SKIP_ERR_CNTf 369
#define BIST_CACHE_REPAIR_RESERVEDf 370
#define BIST_CONTROLf 371
#define BIST_CONTROL_I_BIST_BLKSELf 372
#define BIST_CONTROL_I_BIST_CASCADE_SELECTf 373
#define BIST_CONTROL_I_BIST_ENf 374
#define BIST_CONTROL_I_BIST_LPT_SELf 375
#define BIST_CONTROL_I_BIST_MODEf 376
#define BIST_CONTROL_I_BIST_PARITYf 377
#define BIST_CONTROL_I_BIST_RST_Lf 378
#define BIST_CONTROL_RESERVEDf 379
#define BIST_DBG_CONTROLf 380
#define BIST_DBG_DATAf 381
#define BIST_STATUSf 382
#define BITMAPf 383
#define BITSf 384
#define BIT_BANG_ENf 385
#define BIT_INDEXf 386
#define BIT_MUX_MODEf 387
#define BIT_MUX_MODE_MODIFIERf 388
#define BKT_PTRf 389
#define BLKSELf 390
#define BLKSEL_512f 391
#define BLK_BITMAPf 392
#define BLOCK_ALLOCf 393
#define BLOCK_MASKf 394
#define BLOCK_MASK_Af 395
#define BLOCK_MASK_Bf 396
#define BLOOM_COUNT_CLEARf 397
#define BLOOM_FLOW_INS_ENf 398
#define BMPf 399
#define BOND_FEATURE_ENf 400
#define BPDUf 401
#define BPDU_INVALID_VLAN_DROPf 402
#define BQFF_OVRF_INT_ENf 403
#define BQFF_OVRF_INT_SETf 404
#define BQFF_OVRF_INT_STATf 405
#define BQFF_UNDF_INT_ENf 406
#define BQFF_UNDF_INT_SETf 407
#define BQFF_UNDF_INT_STATf 408
#define BS0_RX_HB_STATUS_ENABLEf 409
#define BS0_TX_HB_STATUS_ENABLEf 410
#define BS1_RX_HB_STATUS_ENABLEf 411
#define BS1_TX_HB_STATUS_ENABLEf 412
#define BSPI_CMD_BYTEf 413
#define BSPI_FLASH_UPPER_ADDRf 414
#define BSPI_FLEX_MODE_ENABLEf 415
#define BSPI_MODE_BYTEf 416
#define BSPI_PIO_DATAf 417
#define BSPI_PIO_DIRf 418
#define BSPI_PIO_MODEf 419
#define BSPI_XOR_ENABLEf 420
#define BSPI_XOR_VALUEf 421
#define BSTf 422
#define BST_COUNTf 423
#define BST_ENTITYf 424
#define BST_FLAGf 425
#define BST_HDRM_POOL_THRESHf 426
#define BST_PG_HDRM_THRESHf 427
#define BST_PG_SHARED_THRESHf 428
#define BST_PORTSP0_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 429
#define BST_PORTSP0_WM_SHARED_THRESHOLD_SELf 430
#define BST_PORTSP1_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 431
#define BST_PORTSP1_WM_SHARED_THRESHOLD_SELf 432
#define BST_PORTSP2_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 433
#define BST_PORTSP2_WM_SHARED_THRESHOLD_SELf 434
#define BST_PORTSP3_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 435
#define BST_PORTSP3_WM_SHARED_THRESHOLD_SELf 436
#define BST_PORTSP_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 437
#define BST_PORTSP_MC_CQE_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 438
#define BST_PORTSP_SHARED_THRESHf 439
#define BST_PORTSP_WM_MC_CQE_THRESHOLD_SELf 440
#define BST_QUEUE_DROP_STATEf 441
#define BST_QUEUE_DROP_STATE_0f 442
#define BST_QUEUE_DROP_STATE_1f 443
#define BST_QUEUE_DROP_STATE_2f 444
#define BST_QUEUE_DROP_STATE_3f 445
#define BST_QUEUE_TOTAL_COUNTf 446
#define BST_QUEUE_TOTAL_COUNT_0f 447
#define BST_QUEUE_TOTAL_COUNT_1f 448
#define BST_QUEUE_TOTAL_COUNT_2f 449
#define BST_QUEUE_TOTAL_COUNT_3f 450
#define BST_QUEUE_TOTAL_COUNT_MONf 451
#define BST_QUEUE_TOTAL_COUNT_MON_0f 452
#define BST_QUEUE_TOTAL_COUNT_MON_1f 453
#define BST_QUEUE_TOTAL_COUNT_MON_2f 454
#define BST_QUEUE_TOTAL_COUNT_MON_3f 455
#define BST_Q_EBST_STARTSTOP_TOTAL_THRESHOLD_SELf 456
#define BST_Q_WM_TOTAL_THRESHOLD_SELf 457
#define BST_SP_SHARED_THRESHf 458
#define BST_STATf 459
#define BST_STAT_TRIGGERED_TYPEf 460
#define BST_THRESHOLDf 461
#define BST_TIMESTAMPf 462
#define BST_TRACK_EN_CFAP0f 463
#define BST_TRACK_EN_CFAP1f 464
#define BST_TRACK_EN_THDI0f 465
#define BST_TRACK_EN_THDI1f 466
#define BST_TRACK_EN_THDO0f 467
#define BST_TRACK_EN_THDO1f 468
#define BST_TRACK_EN_THDR0f 469
#define BST_TRACK_EN_THDR1f 470
#define BST_TRIGf 471
#define BST_TRIG_STATf 472
#define BST_TYPEf 473
#define BS_PLL0_LOCKf 474
#define BS_PLL1_LOCKf 475
#define BUCKETf 476
#define BUCKETCOUNTf 477
#define BUCKETSIZEf 478
#define BUCKET_ADDR_LEFTf 479
#define BUCKET_ADDR_RIGHTf 480
#define BUCKET_MODEf 481
#define BUCKET_TYPEf 482
#define BUF0_ENDf 483
#define BUF0_STARTf 484
#define BUF1_ENDf 485
#define BUF1_STARTf 486
#define BUF2_ENDf 487
#define BUF2_STARTf 488
#define BUF3_ENDf 489
#define BUF3_STARTf 490
#define BUFFER_AVAILABLE_USAGEf 491
#define BUFFER_ENDf 492
#define BUFFER_STARTf 493
#define BUF_DEPTHf 494
#define BURNIN_ENf 495
#define BURST_CTRL_CT_REJECT_CNTf 496
#define BUSYf 497
#define BUS_0_ECC_CORRUPTf 498
#define BUS_0_ECC_ENABLEf 499
#define BUS_0_ERR1_RPT_ENf 500
#define BUS_1_ECC_CORRUPTf 501
#define BUS_1_ECC_ENABLEf 502
#define BUS_1_ERR1_RPT_ENf 503
#define BW_TIMER_VALUEf 504
#define BYP_TO_HOLD_CYCLEf 505
#define BYTES_TRANSFERREDf 506
#define BYTE_ARRIVALSf 507
#define BYTE_COUNTf 508
#define BYTE_DROP_COUNTf 509
#define BYTE_THRESHOLDf 510
#define B_CVALUE_1_OPf 511
#define B_CVALUE_1_SELECTf 512
#define B_UPDATE_FN_TRUEf 513
#define CA0_CELL_LEN_ERRf 514
#define CA0_FIFO_ECC_ERRf 515
#define CA0_FIFO_ERRf 516
#define CA0_SOP_EOP_ERRf 517
#define CA1_CELL_LEN_ERRf 518
#define CA1_FIFO_ECC_ERRf 519
#define CA1_FIFO_ERRf 520
#define CA1_SOP_EOP_ERRf 521
#define CA2_CELL_LEN_ERRf 522
#define CA2_FIFO_ECC_ERRf 523
#define CA2_FIFO_ERRf 524
#define CA2_SOP_EOP_ERRf 525
#define CA3_CELL_LEN_ERRf 526
#define CA3_FIFO_ECC_ERRf 527
#define CA3_FIFO_ERRf 528
#define CA3_SOP_EOP_ERRf 529
#define CACHE_INTERRUPT_CTRLf 530
#define CACHE_INTERRUPT_THRESHOLDf 531
#define CAM_BIST_STATUSf 532
#define CAM_RBT_CTRLf 533
#define CAM_WBT_CTRLf 534
#define CAPTURED_DATAf 535
#define CAPTURED_HEADERf 536
#define CAP_AVERAGEf 537
#define CAP_DIC_TO_0f 538
#define CAP_ITM_PORT_QSIZE_AVERAGEf 539
#define CAP_PORT_LOADING_AVERAGEf 540
#define CAP_TOTAL_PORT_QSIZE_AVERAGEf 541
#define CA_AUX_FIFO_BANK0_ECC_CORRUPTf 542
#define CA_AUX_FIFO_BANK10_ECC_CORRUPTf 543
#define CA_AUX_FIFO_BANK11_ECC_CORRUPTf 544
#define CA_AUX_FIFO_BANK12_ECC_CORRUPTf 545
#define CA_AUX_FIFO_BANK13_ECC_CORRUPTf 546
#define CA_AUX_FIFO_BANK14_ECC_CORRUPTf 547
#define CA_AUX_FIFO_BANK15_ECC_CORRUPTf 548
#define CA_AUX_FIFO_BANK1_ECC_CORRUPTf 549
#define CA_AUX_FIFO_BANK2_ECC_CORRUPTf 550
#define CA_AUX_FIFO_BANK3_ECC_CORRUPTf 551
#define CA_AUX_FIFO_BANK4_ECC_CORRUPTf 552
#define CA_AUX_FIFO_BANK5_ECC_CORRUPTf 553
#define CA_AUX_FIFO_BANK6_ECC_CORRUPTf 554
#define CA_AUX_FIFO_BANK7_ECC_CORRUPTf 555
#define CA_AUX_FIFO_BANK8_ECC_CORRUPTf 556
#define CA_AUX_FIFO_BANK9_ECC_CORRUPTf 557
#define CA_AUX_FIFO_ECC_ENABLEf 558
#define CA_AUX_FIFO_EN_COR_ERR_RPTf 559
#define CA_FIFO_BANK0_ECC_CORRUPTf 560
#define CA_FIFO_BANK10_ECC_CORRUPTf 561
#define CA_FIFO_BANK11_ECC_CORRUPTf 562
#define CA_FIFO_BANK12_ECC_CORRUPTf 563
#define CA_FIFO_BANK13_ECC_CORRUPTf 564
#define CA_FIFO_BANK14_ECC_CORRUPTf 565
#define CA_FIFO_BANK15_ECC_CORRUPTf 566
#define CA_FIFO_BANK1_ECC_CORRUPTf 567
#define CA_FIFO_BANK2_ECC_CORRUPTf 568
#define CA_FIFO_BANK3_ECC_CORRUPTf 569
#define CA_FIFO_BANK4_ECC_CORRUPTf 570
#define CA_FIFO_BANK5_ECC_CORRUPTf 571
#define CA_FIFO_BANK6_ECC_CORRUPTf 572
#define CA_FIFO_BANK7_ECC_CORRUPTf 573
#define CA_FIFO_BANK8_ECC_CORRUPTf 574
#define CA_FIFO_BANK9_ECC_CORRUPTf 575
#define CA_FIFO_ECC_ENABLEf 576
#define CA_FIFO_EN_COR_ERR_RPTf 577
#define CBPCOLSTATUSf 578
#define CBPFULLSTATUSf 579
#define CCBEf 580
#define CCMDMA_CH0_1BIT_ECCERRf 581
#define CCMDMA_CH0_2BIT_ECCERRf 582
#define CCMDMA_CH1_1BIT_ECCERRf 583
#define CCMDMA_CH1_2BIT_ECCERRf 584
#define CCMDMA_CH2_1BIT_ECCERRf 585
#define CCMDMA_CH2_2BIT_ECCERRf 586
#define CCMDMA_CH3_1BIT_ECCERRf 587
#define CCMDMA_CH3_2BIT_ECCERRf 588
#define CCP_INT_ENf 589
#define CCP_INT_SETf 590
#define CCP_INT_STATf 591
#define CCP_OVERFLOWf 592
#define CC_VALf 593
#define CDMAC_INTRf 594
#define CDMAC_RESETf 595
#define CDMAC_VERSIONf 596
#define CDMIB_R1023f 597
#define CDMIB_R127f 598
#define CDMIB_R1518f 599
#define CDMIB_R16383f 600
#define CDMIB_R2047f 601
#define CDMIB_R255f 602
#define CDMIB_R4095f 603
#define CDMIB_R511f 604
#define CDMIB_R64f 605
#define CDMIB_R9216f 606
#define CDMIB_RBCAf 607
#define CDMIB_RBYTf 608
#define CDMIB_RDVLNf 609
#define CDMIB_RERPKTf 610
#define CDMIB_RESERVED0f 611
#define CDMIB_RESERVED1f 612
#define CDMIB_RESERVED2f 613
#define CDMIB_RFCSf 614
#define CDMIB_RFLRf 615
#define CDMIB_RFRGf 616
#define CDMIB_RJBRf 617
#define CDMIB_RMCAf 618
#define CDMIB_RMGVf 619
#define CDMIB_RMTUEf 620
#define CDMIB_ROVRf 621
#define CDMIB_RPFC0f 622
#define CDMIB_RPFC1f 623
#define CDMIB_RPFC2f 624
#define CDMIB_RPFC3f 625
#define CDMIB_RPFC4f 626
#define CDMIB_RPFC5f 627
#define CDMIB_RPFC6f 628
#define CDMIB_RPFC7f 629
#define CDMIB_RPFCOFF0f 630
#define CDMIB_RPFCOFF1f 631
#define CDMIB_RPFCOFF2f 632
#define CDMIB_RPFCOFF3f 633
#define CDMIB_RPFCOFF4f 634
#define CDMIB_RPFCOFF5f 635
#define CDMIB_RPFCOFF6f 636
#define CDMIB_RPFCOFF7f 637
#define CDMIB_RPKTf 638
#define CDMIB_RPOKf 639
#define CDMIB_RPRMf 640
#define CDMIB_RPROG0f 641
#define CDMIB_RPROG1f 642
#define CDMIB_RPROG2f 643
#define CDMIB_RPROG3f 644
#define CDMIB_RRBYTf 645
#define CDMIB_RRPKTf 646
#define CDMIB_RUCAf 647
#define CDMIB_RUNDf 648
#define CDMIB_RVLNf 649
#define CDMIB_RXCFf 650
#define CDMIB_RXPFf 651
#define CDMIB_RXPPf 652
#define CDMIB_RXUDAf 653
#define CDMIB_RXUOf 654
#define CDMIB_RXWSAf 655
#define CDMIB_T1023f 656
#define CDMIB_T127f 657
#define CDMIB_T1518f 658
#define CDMIB_T16383f 659
#define CDMIB_T2047f 660
#define CDMIB_T255f 661
#define CDMIB_T4095f 662
#define CDMIB_T511f 663
#define CDMIB_T64f 664
#define CDMIB_T9216f 665
#define CDMIB_TBCAf 666
#define CDMIB_TBYTf 667
#define CDMIB_TDVLNf 668
#define CDMIB_TERRf 669
#define CDMIB_TFCSf 670
#define CDMIB_TFRGf 671
#define CDMIB_TJBRf 672
#define CDMIB_TMCAf 673
#define CDMIB_TMGVf 674
#define CDMIB_TOVRf 675
#define CDMIB_TPFC0f 676
#define CDMIB_TPFC1f 677
#define CDMIB_TPFC2f 678
#define CDMIB_TPFC3f 679
#define CDMIB_TPFC4f 680
#define CDMIB_TPFC5f 681
#define CDMIB_TPFC6f 682
#define CDMIB_TPFC7f 683
#define CDMIB_TPFCOFF0f 684
#define CDMIB_TPFCOFF1f 685
#define CDMIB_TPFCOFF2f 686
#define CDMIB_TPFCOFF3f 687
#define CDMIB_TPFCOFF4f 688
#define CDMIB_TPFCOFF5f 689
#define CDMIB_TPFCOFF6f 690
#define CDMIB_TPFCOFF7f 691
#define CDMIB_TPKTf 692
#define CDMIB_TPOKf 693
#define CDMIB_TRPKTf 694
#define CDMIB_TUCAf 695
#define CDMIB_TUFLf 696
#define CDMIB_TVLNf 697
#define CDMIB_TXCFf 698
#define CDMIB_TXPFf 699
#define CDMIB_TXPPf 700
#define CDRAMf 701
#define CELL0f 702
#define CELL0_MMU_CELL_CONTROLf 703
#define CELL1f 704
#define CELL1_MMU_CELL_CONTROLf 705
#define CELL2f 706
#define CELL3f 707
#define CELL4f 708
#define CELL5f 709
#define CELL6f 710
#define CELL7f 711
#define CELLQ_FAP_OVERFLOWf 712
#define CELLQ_FAP_UNDERFLOWf 713
#define CELL_CNTf 714
#define CELL_COUNTf 715
#define CELL_INFOf 716
#define CELL_INFO0f 717
#define CELL_INFO1f 718
#define CELL_INFO2f 719
#define CELL_INFO3f 720
#define CELL_INFO4f 721
#define CELL_INFO5f 722
#define CELL_LENGTHf 723
#define CELL_LEN_ERRf 724
#define CELL_LEN_ERR_PORT0f 725
#define CELL_LEN_ERR_PORT1f 726
#define CELL_LEN_ERR_PORT2f 727
#define CELL_LEN_ERR_PORT3f 728
#define CELL_POINTERf 729
#define CELL_PTRf 730
#define CELL_QUEUE_0_UNCORRECTED_ECC_ERRf 731
#define CELL_QUEUE_1_UNCORRECTED_ECC_ERRf 732
#define CELL_QUEUE_2_UNCORRECTED_ECC_ERRf 733
#define CELL_QUEUE_3_UNCORRECTED_ECC_ERRf 734
#define CELL_QUEUE_ECC_ENf 735
#define CELL_QUEUE_ECC_FORCE_ERRf 736
#define CELL_QUEUE_EN_COR_ERR_RPTf 737
#define CELL_REQ_CNTf 738
#define CELL_SIZEf 739
#define CELL_STORAGE_OVERFLOW_PIPE0f 740
#define CELL_STORAGE_OVERFLOW_PIPE1f 741
#define CELL_STORAGE_OVERFLOW_PIPE2f 742
#define CELL_STORAGE_OVERFLOW_PIPE3f 743
#define CELL_STORAGE_OVERFLOW_PIPE4f 744
#define CELL_STORAGE_OVERFLOW_PIPE5f 745
#define CELL_STORAGE_OVERFLOW_PIPE6f 746
#define CELL_STORAGE_OVERFLOW_PIPE7f 747
#define CELL_VALIDf 748
#define CEN_ROSC_AC_DCNf 749
#define CEN_ROSC_ENABLE_DEFAULTf 750
#define CEN_ROSC_IDLE_STATE_0f 751
#define CE_GREENf 752
#define CE_REDf 753
#define CE_YELLOWf 754
#define CFAP0_INT_INST_ENf 755
#define CFAP0_INT_INST_SETf 756
#define CFAP0_INT_INST_STATf 757
#define CFAP1_INT_INST_ENf 758
#define CFAP1_INT_INST_SETf 759
#define CFAP1_INT_INST_STATf 760
#define CFAPFULLSETPOINTf 761
#define CFAPPOOLSIZEf 762
#define CFAP_BANK0f 763
#define CFAP_BANK1f 764
#define CFAP_BANK10f 765
#define CFAP_BANK11f 766
#define CFAP_BANK12f 767
#define CFAP_BANK13f 768
#define CFAP_BANK14f 769
#define CFAP_BANK15f 770
#define CFAP_BANK16f 771
#define CFAP_BANK17f 772
#define CFAP_BANK18f 773
#define CFAP_BANK19f 774
#define CFAP_BANK2f 775
#define CFAP_BANK20f 776
#define CFAP_BANK21f 777
#define CFAP_BANK22f 778
#define CFAP_BANK23f 779
#define CFAP_BANK24f 780
#define CFAP_BANK25f 781
#define CFAP_BANK26f 782
#define CFAP_BANK27f 783
#define CFAP_BANK28f 784
#define CFAP_BANK29f 785
#define CFAP_BANK3f 786
#define CFAP_BANK30f 787
#define CFAP_BANK31f 788
#define CFAP_BANK32f 789
#define CFAP_BANK33f 790
#define CFAP_BANK4f 791
#define CFAP_BANK5f 792
#define CFAP_BANK6f 793
#define CFAP_BANK7f 794
#define CFAP_BANK8f 795
#define CFAP_BANK9f 796
#define CFAP_CELL_PTRf 797
#define CFAP_INT_ENf 798
#define CFAP_INT_SETf 799
#define CFAP_INT_STATf 800
#define CFAP_IN_USE_COUNTf 801
#define CFIf 802
#define CFI_AS_CNGf 803
#define CF_UPDATE_ENABLEf 804
#define CF_UPDATE_MODEf 805
#define CGFGf 806
#define CH05_BYP_ENf 807
#define CH05_ENABLEBf 808
#define CH05_HOLDf 809
#define CH05_MDELf 810
#define CH0_CHAIN_DONEf 811
#define CH0_DESC_CONTROLLED_INTRf 812
#define CH0_DESC_DONEf 813
#define CH0_DONEf 814
#define CH0_INTR_COALESCING_INTRf 815
#define CH0_MDIVf 816
#define CH1_CHAIN_DONEf 817
#define CH1_DESC_CONTROLLED_INTRf 818
#define CH1_DESC_DONEf 819
#define CH1_DONEf 820
#define CH1_INTR_COALESCING_INTRf 821
#define CH1_MDIVf 822
#define CH2_CHAIN_DONEf 823
#define CH2_DESC_CONTROLLED_INTRf 824
#define CH2_DESC_DONEf 825
#define CH2_DONEf 826
#define CH2_INTR_COALESCING_INTRf 827
#define CH2_MDIVf 828
#define CH3_CHAIN_DONEf 829
#define CH3_DESC_CONTROLLED_INTRf 830
#define CH3_DESC_DONEf 831
#define CH3_DONEf 832
#define CH3_INTR_COALESCING_INTRf 833
#define CH4_CHAIN_DONEf 834
#define CH4_DESC_CONTROLLED_INTRf 835
#define CH4_DESC_DONEf 836
#define CH4_INTR_COALESCING_INTRf 837
#define CH5_CHAIN_DONEf 838
#define CH5_DESC_CONTROLLED_INTRf 839
#define CH5_DESC_DONEf 840
#define CH5_INTR_COALESCING_INTRf 841
#define CH6_BYP_ENf 842
#define CH6_CHAIN_DONEf 843
#define CH6_DESC_CONTROLLED_INTRf 844
#define CH6_DESC_DONEf 845
#define CH6_ENABLEBf 846
#define CH6_HOLDf 847
#define CH6_INTR_COALESCING_INTRf 848
#define CH6_MDELf 849
#define CH6_MDIVf 850
#define CH6_MDIV_SW_DONEf 851
#define CH7_CHAIN_DONEf 852
#define CH7_DESC_CONTROLLED_INTRf 853
#define CH7_DESC_DONEf 854
#define CH7_INTR_COALESCING_INTRf 855
#define CHAINf 856
#define CHAIN_DONEf 857
#define CHAIN_IDf 858
#define CHANGE_CNGf 859
#define CHANGE_CPU_COS_SETf 860
#define CHANGE_CPU_COS_SET_ENABLEf 861
#define CHANGE_INNER_ECNf 862
#define CHANGE_INT_PRIORITYf 863
#define CHANGE_OUTER_CFIf 864
#define CHANGE_OUTER_DOT1Pf 865
#define CHANGE_PACKET_ECNf 866
#define CHANGE_PACKET_EXPf 867
#define CHANNEL0_DATA_WRITE_AXIIDf 868
#define CHANNEL0_DESC_WRITE_AXIIDf 869
#define CHANNEL0_MEMWR_AXI_IDf 870
#define CHANNEL10_MEMWR_AXI_IDf 871
#define CHANNEL11_MEMWR_AXI_IDf 872
#define CHANNEL1_DATA_WRITE_AXIIDf 873
#define CHANNEL1_DESC_WRITE_AXIIDf 874
#define CHANNEL1_MEMWR_AXI_IDf 875
#define CHANNEL2_DATA_WRITE_AXIIDf 876
#define CHANNEL2_DESC_WRITE_AXIIDf 877
#define CHANNEL2_MEMWR_AXI_IDf 878
#define CHANNEL3_DATA_WRITE_AXIIDf 879
#define CHANNEL3_DESC_WRITE_AXIIDf 880
#define CHANNEL3_MEMWR_AXI_IDf 881
#define CHANNEL4_DATA_WRITE_AXIIDf 882
#define CHANNEL4_DESC_WRITE_AXIIDf 883
#define CHANNEL4_MEMWR_AXI_IDf 884
#define CHANNEL5_DATA_WRITE_AXIIDf 885
#define CHANNEL5_DESC_WRITE_AXIIDf 886
#define CHANNEL5_MEMWR_AXI_IDf 887
#define CHANNEL6_DATA_WRITE_AXIIDf 888
#define CHANNEL6_DESC_WRITE_AXIIDf 889
#define CHANNEL6_MEMWR_AXI_IDf 890
#define CHANNEL7_DATA_WRITE_AXIIDf 891
#define CHANNEL7_DESC_WRITE_AXIIDf 892
#define CHANNEL7_MEMWR_AXI_IDf 893
#define CHANNEL8_MEMWR_AXI_IDf 894
#define CHANNEL9_MEMWR_AXI_IDf 895
#define CHIP_IDf 896
#define CH_IN_HALTf 897
#define CINDEX_BASEf 898
#define CINDEX_OPf 899
#define CLASS_IDf 900
#define CLASS_ID_CONTAINER_A_SELf 901
#define CLASS_ID_CONTAINER_B_SELf 902
#define CLASS_ID_CONTAINER_C_SELf 903
#define CLASS_ID_CONTAINER_D_SELf 904
#define CLAUSE_22_REGADRR_OR_45_DTYPEf 905
#define CLAUSE_45_REG_ADRRf 906
#define CLEARf 907
#define CLEAR_CMC0_COUNTERSf 908
#define CLEAR_CMC1_COUNTERSf 909
#define CLEAR_DATA_MEMf 910
#define CLEAR_ECC_STATUSf 911
#define CLEAR_ECC_STATUS_OF_CMD_MEMf 912
#define CLEAR_ECC_STATUS_OF_REPLY_MEMf 913
#define CLEAR_ECC_STATUS_OF_REQ_MEMf 914
#define CLEAR_ECC_STATUS_OF_RESP_MEMf 915
#define CLEAR_HOSTRD_MEMf 916
#define CLEAR_HOST_MEMf 917
#define CLEAR_LINK_INTERRUPTION_STATUSf 918
#define CLEAR_LLIST_MEMf 919
#define CLEAR_LOCAL_FAULT_STATUSf 920
#define CLEAR_ON_READ_ENf 921
#define CLEAR_ON_READ_ENABLEf 922
#define CLEAR_REMOTE_FAULT_STATUSf 923
#define CLEAR_RPE_COUNTERSf 924
#define CLEAR_RX_CDC_DOUBLE_BIT_ERRf 925
#define CLEAR_RX_CDC_SINGLE_BIT_ERRf 926
#define CLEAR_RX_MSG_OVERFLOWf 927
#define CLEAR_RX_PKT_OVERFLOWf 928
#define CLEAR_TOP_COUNTERSf 929
#define CLEAR_TX_CDC_DOUBLE_BIT_ERRf 930
#define CLEAR_TX_CDC_SINGLE_BIT_ERRf 931
#define CLEAR_TX_LLFC_MSG_OVERFLOWf 932
#define CLEAR_TX_PKT_OVERFLOWf 933
#define CLEAR_TX_PKT_UNDERFLOWf 934
#define CLEAR_TX_TS_FIFO_OVERFLOWf 935
#define CLKMON_OUTf 936
#define CLK_GRANf 937
#define CLOCK_DIVIDER_EXTf 938
#define CLOCK_DIVIDER_INTf 939
#define CLRCFGf 940
#define CLR_CNTf 941
#define CLR_ON_READf 942
#define CMf 943
#define CMC0_CLK_ENf 944
#define CMC0_IPINTF_WRR_WEIGHTf 945
#define CMC0_SBUSDMA_CH0_SBUS_WRR_WEIGHTf 946
#define CMC0_SBUSDMA_CH1_SBUS_WRR_WEIGHTf 947
#define CMC0_SBUSDMA_CH2_SBUS_WRR_WEIGHTf 948
#define CMC0_SBUSDMA_CH3_SBUS_WRR_WEIGHTf 949
#define CMC0_SBUSDMA_CH4_SBUS_WRR_WEIGHTf 950
#define CMC0_SBUSDMA_CH5_SBUS_WRR_WEIGHTf 951
#define CMC0_SBUSDMA_CH6_SBUS_WRR_WEIGHTf 952
#define CMC0_SBUSDMA_CH7_SBUS_WRR_WEIGHTf 953
#define CMC1_CLK_ENf 954
#define CMC1_IPINTF_WRR_WEIGHTf 955
#define CMC1_SBUSDMA_CH0_SBUS_WRR_WEIGHTf 956
#define CMC1_SBUSDMA_CH1_SBUS_WRR_WEIGHTf 957
#define CMC1_SBUSDMA_CH2_SBUS_WRR_WEIGHTf 958
#define CMC1_SBUSDMA_CH3_SBUS_WRR_WEIGHTf 959
#define CMC1_SBUSDMA_CH4_SBUS_WRR_WEIGHTf 960
#define CMC1_SBUSDMA_CH5_SBUS_WRR_WEIGHTf 961
#define CMC1_SBUSDMA_CH6_SBUS_WRR_WEIGHTf 962
#define CMC1_SBUSDMA_CH7_SBUS_WRR_WEIGHTf 963
#define CMD_BPC_SELECTf 964
#define CMD_BPP_SELECTf 965
#define CMD_ECCP_IN0f 966
#define CMD_ECC_CORRECTEDf 967
#define CMD_ECC_CORRUPTf 968
#define CMD_ECC_ERROR_ADDRf 969
#define CMD_ECC_ERROR_EVf 970
#define CMD_ECC_UNCORRECTABLEf 971
#define CMD_MEM_DATA_TMf 972
#define CMD_MEM_PARITY_TMf 973
#define CMD_P_MODE_DISABLE_ECC_MEMf 974
#define CMIC_RCPUf 975
#define CMIC_RESERVEDf 976
#define CML_FLAGS_MOVEf 977
#define CML_FLAGS_NEWf 978
#define CML_OVERRIDE_ENABLE_MOVEf 979
#define CML_OVERRIDE_ENABLE_NEWf 980
#define CML_OVERRIDE_MOVEf 981
#define CML_OVERRIDE_NEWf 982
#define CM_AM_SELf 983
#define CM_CONTROLf 984
#define CM_PADf 985
#define CNFGf 986
#define CNGf 987
#define CNTf 988
#define CNTMAXSIZEf 989
#define CNT_CLEARf 990
#define CNT_MODEf 991
#define CNT_OVERFLOWf 992
#define CNT_UNDERFLOWf 993
#define CNT_VALUEf 994
#define CODEf 995
#define CODEC_MODEf 996
#define CODE_PROGRAM_ENf 997
#define COLOR_ACTION_ENf 998
#define COLOR_AWAREf 999
#define COLOR_ENABLEf 1000
#define COLOR_LIMIT_ENABLEf 1001
#define COLOR_LIMIT_MODEf 1002
#define COMMON_DATAf 1003
#define COMMON_FIFODMA_CH0_SBUS_WRR_WEIGHTf 1004
#define COMMON_FIFODMA_CH10_SBUS_WRR_WEIGHTf 1005
#define COMMON_FIFODMA_CH11_SBUS_WRR_WEIGHTf 1006
#define COMMON_FIFODMA_CH1_SBUS_WRR_WEIGHTf 1007
#define COMMON_FIFODMA_CH2_SBUS_WRR_WEIGHTf 1008
#define COMMON_FIFODMA_CH3_SBUS_WRR_WEIGHTf 1009
#define COMMON_FIFODMA_CH4_SBUS_WRR_WEIGHTf 1010
#define COMMON_FIFODMA_CH5_SBUS_WRR_WEIGHTf 1011
#define COMMON_FIFODMA_CH6_SBUS_WRR_WEIGHTf 1012
#define COMMON_FIFODMA_CH7_SBUS_WRR_WEIGHTf 1013
#define COMMON_FIFODMA_CH8_SBUS_WRR_WEIGHTf 1014
#define COMMON_FIFODMA_CH9_SBUS_WRR_WEIGHTf 1015
#define COMMON_POOL_1BIT_ECCERRf 1016
#define COMMON_POOL_2BIT_ECCERRf 1017
#define COMMON_POOL_CLK_ENf 1018
#define COMMON_SCHAN_CH0_SBUS_WRR_WEIGHTf 1019
#define COMMON_SCHAN_CH1_SBUS_WRR_WEIGHTf 1020
#define COMMON_SCHAN_CH2_SBUS_WRR_WEIGHTf 1021
#define COMMON_SCHAN_CH3_SBUS_WRR_WEIGHTf 1022
#define COMMON_SCHAN_CH4_SBUS_WRR_WEIGHTf 1023
#define COMMON_SCHAN_CH5_SBUS_WRR_WEIGHTf 1024
#define COMMON_SCHAN_CH6_SBUS_WRR_WEIGHTf 1025
#define COMMON_SCHAN_CH7_SBUS_WRR_WEIGHTf 1026
#define COMMON_SCHAN_CH8_SBUS_WRR_WEIGHTf 1027
#define COMMON_SCHAN_CH9_SBUS_WRR_WEIGHTf 1028
#define COMMON_SCHAN_FIFO_0_SBUS_WRR_WEIGHTf 1029
#define COMMON_SCHAN_FIFO_1_SBUS_WRR_WEIGHTf 1030
#define COMPRESSION_IDf 1031
#define COMP_ASSOC_DATA_FULLf 1032
#define COMP_DST_ENABLEf 1033
#define COMP_SRC_ENABLEf 1034
#define COMP_V4_KEYf 1035
#define COMP_V6_KEYf 1036
#define CONCATENATE_HASH_FIELDS_DLB_ECMPf 1037
#define CONCATENATE_HASH_FIELDS_ECMPf 1038
#define CONCATENATE_HASH_FIELDS_ENTROPY_LABELf 1039
#define CONCATENATE_HASH_FIELDS_L2_ECMPf 1040
#define CONCATENATE_HASH_FIELDS_LBID_OR_ENTROPY_LABELf 1041
#define CONCATENATE_HASH_FIELDS_MPLS_ECMPf 1042
#define CONCATENATE_HASH_FIELDS_PLFSf 1043
#define CONCATENATE_HASH_FIELDS_RH_ECMPf 1044
#define CONCATENATE_HASH_FIELDS_TRUNKf 1045
#define CONCATENATE_HASH_FIELDS_TRUNK_NONUCf 1046
#define CONCATENATE_HASH_FIELDS_TRUNK_UCf 1047
#define CONCATENATE_HASH_FIELDS_WECMPf 1048
#define CONDITIONAL_EVICTION_OPf 1049
#define CONDITIONAL_EVICTION_RESETf 1050
#define CONFIGURATIONf 1051
#define CONFIG_ERRORf 1052
#define CONGESTION_MARKEDf 1053
#define CONTIGUOUS_DESCRIPTORSf 1054
#define CONTINUOUS_LVT11f 1055
#define CONTINUOUS_LVT8f 1056
#define CONTINUOUS_SVT11f 1057
#define CONTINUOUS_SVT8f 1058
#define CONTINUOUS_ULVT11f 1059
#define CONTINUOUS_ULVT8f 1060
#define CONT_AFTER_CMDf 1061
#define CON_PADf 1062
#define COPYCNT_INFO0f 1063
#define COPYCNT_INFO1f 1064
#define COPYCNT_INFO2f 1065
#define COPYCNT_INFO3f 1066
#define COPYCNT_INFO4f 1067
#define COPYCNT_INFO5f 1068
#define COPYCNT_INFO6f 1069
#define COPYCNT_INFO7f 1070
#define COPYCNT_INFO8f 1071
#define COPYCNT_INFO9f 1072
#define COPYTO_CPUf 1073
#define COPY_CNTf 1074
#define COPY_TO_CPUf 1075
#define COPY_TO_CPU_SETf 1076
#define COPY_TO_CPU_SET_ENABLEf 1077
#define CORE0f 1078
#define CORE_CLOCK_FASTERf 1079
#define CORE_PLL_GF_BYP_DEBUG_STATUSf 1080
#define CORE_PLL_LOCKf 1081
#define CORTEXM0_U0f 1082
#define CORTEXM0_U1f 1083
#define CORTEXM0_U2f 1084
#define CORTEXM0_U3f 1085
#define COSf 1086
#define COS_BMPf 1087
#define COS_MASKf 1088
#define COS_QUEUEf 1089
#define COUNTf 1090
#define COUNTERf 1091
#define COUNTER_Af 1092
#define COUNTER_ACTIONf 1093
#define COUNTER_Bf 1094
#define COUNTER_CLEARf 1095
#define COUNTER_IDf 1096
#define COUNTER_MODEf 1097
#define COUNTER_MUX_DATA_STAGING_PARITY_ENf 1098
#define COUNTER_OVERFLOWf 1099
#define COUNTER_PARITY_ENf 1100
#define COUNTER_POOL_ENABLEf 1101
#define COUNTER_SELECTf 1102
#define COUNTER_SETf 1103
#define COUNTER_SET_ENABLEf 1104
#define COUNTER_THRESHOLDf 1105
#define COUNTER_TRIGGER_FIELDSf 1106
#define COUNTER_TYPEf 1107
#define COUNTER_UNDERFLOWf 1108
#define COUNTER_WRAP_AROUNDf 1109
#define COUNT_Af 1110
#define COUNT_Bf 1111
#define COUNT_LVT11f 1112
#define COUNT_LVT8f 1113
#define COUNT_ON_DROPf 1114
#define COUNT_ON_HW_DROPf 1115
#define COUNT_ON_MIRRORf 1116
#define COUNT_SELf 1117
#define COUNT_SVT11f 1118
#define COUNT_SVT8f 1119
#define COUNT_ULVT11f 1120
#define COUNT_ULVT8f 1121
#define CPHAf 1122
#define CPOLf 1123
#define CPTQPf 1124
#define CPUf 1125
#define CPU2AVS_TAP_ENf 1126
#define CPU2TAP_MEM_SPHD_TMf 1127
#define CPU2TAP_MEM_SRF_TMf 1128
#define CPU_COSf 1129
#define CPU_COS_ERROR_INTR_ENf 1130
#define CPU_COS_ERROR_INTR_OVRf 1131
#define CPU_COS_ERROR_INTR_STATf 1132
#define CPU_FIFO1_CAPTURE_ENABLEf 1133
#define CPU_FIFO2_CAPTURE_ENABLEf 1134
#define CPU_MEM_ACCESSf 1135
#define CPU_MEM_ACCESS_IF_REBf 1136
#define CPU_MEM_ACCESS_IF_WEBf 1137
#define CPU_MEM_ACCESS_OTP_REBf 1138
#define CPU_MEM_ACCESS_OTP_WEBf 1139
#define CPU_MEM_ACCESS_RAf 1140
#define CPU_MEM_ACCESS_WAf 1141
#define CPU_OR_MGMT_P_VALUEf 1142
#define CPU_PKT_PROFILE_KEY_CONTROLf 1143
#define CPU_PKT_PROFILE_KEY_CONTROL_MASKf 1144
#define CPU_PORTNUMf 1145
#define CPU_QUEUE_IDf 1146
#define CPU_TCf 1147
#define CPU_TC_ENABLEf 1148
#define CPU_TS_MAP_ECC_ENf 1149
#define CPU_TS_MAP_EN_COR_ERR_RPTf 1150
#define CPU_TX_CTRLf 1151
#define CPU_TX_CTRL_MASKf 1152
#define CQEB_CELL_COUNT_Q0f 1153
#define CQEB_CELL_COUNT_Q1f 1154
#define CQEB_CELL_COUNT_Q10f 1155
#define CQEB_CELL_COUNT_Q11f 1156
#define CQEB_CELL_COUNT_Q2f 1157
#define CQEB_CELL_COUNT_Q3f 1158
#define CQEB_CELL_COUNT_Q4f 1159
#define CQEB_CELL_COUNT_Q5f 1160
#define CQEB_CELL_COUNT_Q6f 1161
#define CQEB_CELL_COUNT_Q7f 1162
#define CQEB_CELL_COUNT_Q8f 1163
#define CQEB_CELL_COUNT_Q9f 1164
#define CQEB_LINKED_LIST_HEAD_POINTERf 1165
#define CQEB_LINKED_LIST_NOT_EMPTYf 1166
#define CQEB_LINKED_LIST_TAIL_POINTERf 1167
#define CQEB_NEXT_ADDRf 1168
#define CQEB_TAIL_BANK_Q0f 1169
#define CQEB_TAIL_BANK_Q1f 1170
#define CQEB_TAIL_BANK_Q10f 1171
#define CQEB_TAIL_BANK_Q11f 1172
#define CQEB_TAIL_BANK_Q2f 1173
#define CQEB_TAIL_BANK_Q3f 1174
#define CQEB_TAIL_BANK_Q4f 1175
#define CQEB_TAIL_BANK_Q5f 1176
#define CQEB_TAIL_BANK_Q6f 1177
#define CQEB_TAIL_BANK_Q7f 1178
#define CQEB_TAIL_BANK_Q8f 1179
#define CQEB_TAIL_BANK_Q9f 1180
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q0f 1181
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q1f 1182
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q10f 1183
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q11f 1184
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q2f 1185
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q3f 1186
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q4f 1187
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q5f 1188
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q6f 1189
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q7f 1190
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q8f 1191
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q9f 1192
#define CQE_INFO0f 1193
#define CQE_INFO1f 1194
#define CQE_INFO2f 1195
#define CQE_INFO3f 1196
#define CQE_INFO4f 1197
#define CQE_INFO5f 1198
#define CRB_INT_ENf 1199
#define CRB_INT_SETf 1200
#define CRB_INT_STATf 1201
#define CRB_PKT_DROP_CNTRf 1202
#define CRC_MODEf 1203
#define CREDITf 1204
#define CREDIT_CNTf 1205
#define CREDIT_DIVISORf 1206
#define CREDIT_QUOTIENTf 1207
#define CREDIT_REMAINDERf 1208
#define CREDIT_RESIDUEf 1209
#define CRITICAL_TIME_PERIODf 1210
#define CROSS_COUPLED_MEMORYDMA_CH0_DONEf 1211
#define CROSS_COUPLED_MEMORYDMA_CH1_DONEf 1212
#define CROSS_COUPLED_MEMORYDMA_CH2_DONEf 1213
#define CROSS_COUPLED_MEMORYDMA_CH3_DONEf 1214
#define CTf 1215
#define CTBUDGET_SAFCOMMITMENTf 1216
#define CTRLf 1217
#define CTRL_BANK0_ECC_CORRUPTf 1218
#define CTRL_BANK1_ECC_CORRUPTf 1219
#define CTRL_CPU_STARTf 1220
#define CTRL_DCPROBE_ENf 1221
#define CTRL_DCPROBE_OUTf 1222
#define CTRL_ECC_CORRUPTf 1223
#define CTRL_ECC_ENABLEf 1224
#define CTRL_EN_COR_ERR_RPTf 1225
#define CTRL_FIFO_COUNTf 1226
#define CTRL_FIFO_MAX_USAGEf 1227
#define CTRL_FIFO_OVERFLOWf 1228
#define CTRL_FIFO_OVERFLOW_ERRf 1229
#define CTRL_PROFILE_INDEX_1588f 1230
#define CTRL_SAf 1231
#define CT_BUDGETf 1232
#define CT_BURST_THf 1233
#define CT_CELLf 1234
#define CT_CELLS_IN_ITM_CNTRf 1235
#define CT_CELLS_IN_MMU_CNTRf 1236
#define CT_ENABLEf 1237
#define CT_FIFO_THRESHOLDf 1238
#define CT_MIRROR_PURGEf 1239
#define CT_PKT_COUNTf 1240
#define CT_TO_CT_REJECT_TRANSITION_CNTf 1241
#define CURRENTf 1242
#define CURRENT_TIMEf 1243
#define CURR_COMP_CNTf 1244
#define CURR_SBUS_CMD_NUMf 1245
#define CURR_SLICE0_CELLCNTf 1246
#define CURR_SLICE1_CELLCNTf 1247
#define CURR_SLICE2_CELLCNTf 1248
#define CURR_SLICE3_CELLCNTf 1249
#define CUR_ENTRY_DONEf 1250
#define CUR_INDEXf 1251
#define CUT_THROUGHf 1252
#define CUT_THROUGH_OKf 1253
#define CUT_THRU_CLASSf 1254
#define CUT_THRU_OVERRIDE_SETf 1255
#define CUT_THRU_OVERRIDE_SET_ENABLEf 1256
#define CVALUE_Af 1257
#define CVALUE_Bf 1258
#define CVALUE_DATAf 1259
#define CWf 1260
#define C_ETHERTYPEf 1261
#define C_IP_PROTOCOLf 1262
#define D2C_ENf 1263
#define D2C_GATE_BIASf 1264
#define D2C_TAIL_RESf 1265
#define D2C_TERM_CTRLf 1266
#define DAf 1267
#define DA0f 1268
#define DA1f 1269
#define DAC_CODEf 1270
#define DAC_ENf 1271
#define DAC_RESETf 1272
#define DAC_SETf 1273
#define DATAf 1274
#define DATA0f 1275
#define DATA0_ALLOWED_PORT_BITMAP_PROFILE_PTRf 1276
#define DATA0_BFD_ENABLEf 1277
#define DATA0_DATA_TYPEf 1278
#define DATA0_DONOT_CHANGE_INNER_HDR_DSCPf 1279
#define DATA0_FLEX_CTR_ACTIONf 1280
#define DATA0_FLEX_CTR_OBJECTf 1281
#define DATA0_IPv_GRE_PAYLOAD_IPV4f 1282
#define DATA0_IPv_GRE_PAYLOAD_IPV6f 1283
#define DATA0_IPv_PAYLOAD_IPV4f 1284
#define DATA0_IPv_PAYLOAD_IPV6f 1285
#define DATA0_IPv_RESERVEDf 1286
#define DATA0_IPv_SUB_TUNNEL_TYPEf 1287
#define DATA0_IPv_TUNNEL_TYPEf 1288
#define DATA0_L3_IIFf 1289
#define DATA0_SELf 1290
#define DATA0_SRV6v_ACTIONf 1291
#define DATA0_SRV6v_ACTION_OVERRIDEf 1292
#define DATA0_SRV6v_DO_NOT_TERMINATE_INNER_L2f 1293
#define DATA0_SRV6v_L2f 1294
#define DATA0_SRV6v_L3_IIF_VALIDf 1295
#define DATA0_SRV6v_L3_V4f 1296
#define DATA0_SRV6v_L3_V6f 1297
#define DATA0_SRV6v_NEXT_SID_SELECTf 1298
#define DATA0_SRV6v_OAM_COPY_TO_CPUf 1299
#define DATA0_SRV6v_OAM_DROPf 1300
#define DATA0_SRV6v_PSPf 1301
#define DATA0_SRV6v_RESERVED_ACTIONf 1302
#define DATA0_SRV6v_SID_ACTIONf 1303
#define DATA0_TUNNEL_CLASS_IDf 1304
#define DATA0_USE_OUTER_HDR_DSCPf 1305
#define DATA0_USE_OUTER_HDR_TTLf 1306
#define DATA0_VXLANv_DO_NOT_TERMINATE_INNER_L2f 1307
#define DATA0_VXLANv_PAYLOAD_IPV4f 1308
#define DATA0_VXLANv_PAYLOAD_IPV6f 1309
#define DATA0_VXLANv_VERIFY_INNER_MACf 1310
#define DATA1f 1311
#define DATA1_ALLOWED_PORT_BITMAP_PROFILE_PTRf 1312
#define DATA1_BFD_ENABLEf 1313
#define DATA1_DATA_TYPEf 1314
#define DATA1_DONOT_CHANGE_INNER_HDR_DSCPf 1315
#define DATA1_FLEX_CTR_ACTIONf 1316
#define DATA1_FLEX_CTR_OBJECTf 1317
#define DATA1_IPv_GRE_PAYLOAD_IPV4f 1318
#define DATA1_IPv_GRE_PAYLOAD_IPV6f 1319
#define DATA1_IPv_PAYLOAD_IPV4f 1320
#define DATA1_IPv_PAYLOAD_IPV6f 1321
#define DATA1_IPv_RESERVEDf 1322
#define DATA1_IPv_SUB_TUNNEL_TYPEf 1323
#define DATA1_IPv_TUNNEL_TYPEf 1324
#define DATA1_L3_IIFf 1325
#define DATA1_SELf 1326
#define DATA1_SRV6v_ACTIONf 1327
#define DATA1_SRV6v_ACTION_OVERRIDEf 1328
#define DATA1_SRV6v_DO_NOT_TERMINATE_INNER_L2f 1329
#define DATA1_SRV6v_L2f 1330
#define DATA1_SRV6v_L3_IIF_VALIDf 1331
#define DATA1_SRV6v_L3_V4f 1332
#define DATA1_SRV6v_L3_V6f 1333
#define DATA1_SRV6v_NEXT_SID_SELECTf 1334
#define DATA1_SRV6v_OAM_COPY_TO_CPUf 1335
#define DATA1_SRV6v_OAM_DROPf 1336
#define DATA1_SRV6v_PSPf 1337
#define DATA1_SRV6v_RESERVED_ACTIONf 1338
#define DATA1_SRV6v_SID_ACTIONf 1339
#define DATA1_TUNNEL_CLASS_IDf 1340
#define DATA1_USE_OUTER_HDR_DSCPf 1341
#define DATA1_USE_OUTER_HDR_TTLf 1342
#define DATA1_VXLANv_DO_NOT_TERMINATE_INNER_L2f 1343
#define DATA1_VXLANv_PAYLOAD_IPV4f 1344
#define DATA1_VXLANv_PAYLOAD_IPV6f 1345
#define DATA1_VXLANv_VERIFY_INNER_MACf 1346
#define DATA2_SELf 1347
#define DATA3_SELf 1348
#define DATA_BANK0_ECC_CORRUPTf 1349
#define DATA_BANK1_ECC_CORRUPTf 1350
#define DATA_BANK2_ECC_CORRUPTf 1351
#define DATA_BANK3_ECC_CORRUPTf 1352
#define DATA_BASE_WIDTHf 1353
#define DATA_BPC_SELECTf 1354
#define DATA_BUF_LOGICAL_SIZEf 1355
#define DATA_DUAL_N_SGLf 1356
#define DATA_ECC_ENABLEf 1357
#define DATA_EN_COR_ERR_RPTf 1358
#define DATA_FIFO_COUNTf 1359
#define DATA_FIFO_MAX_USAGEf 1360
#define DATA_FIFO_OVERFLOWf 1361
#define DATA_FIFO_OVERFLOW_ERRf 1362
#define DATA_INf 1363
#define DATA_LENf 1364
#define DATA_MASKf 1365
#define DATA_MATCHEDf 1366
#define DATA_ONLY_MODEf 1367
#define DATA_OUTf 1368
#define DATA_QUADf 1369
#define DATA_TYPEf 1370
#define DB0_MODEf 1371
#define DB1_MODEf 1372
#define DB2_MODEf 1373
#define DB3_MODEf 1374
#define DBGNOPWRDWNf 1375
#define DBGRESTARTf 1376
#define DBGRESTARTEDf 1377
#define DCN_ACTION_SETf 1378
#define DCN_ACTION_SET_ENABLEf 1379
#define DCN_ADMISSION_ENABLEf 1380
#define DCN_ELIGIBILITY_CHECK_IP_PROTOf 1381
#define DCN_ELIGIBILITY_CHECK_IP_TOSf 1382
#define DCN_ELIGIBILITY_DEFAULTf 1383
#define DCN_ELIGIBLEf 1384
#define DCN_ENf 1385
#define DCN_PKTf 1386
#define DCN_PKT_CHECK_IP_TOSf 1387
#define DCN_PKT_IP_TOS_MASKf 1388
#define DCN_PKT_MASKf 1389
#define DCN_PKT_SIZEf 1390
#define DCN_PKT_TOSf 1391
#define DCN_PKT_TOS_MASKf 1392
#define DCN_PKT_UPDATE_TOSf 1393
#define DCN_POOL_LIMITf 1394
#define DCN_PROFILE_PTRf 1395
#define DCN_PROFILE_SELf 1396
#define DCN_QNUMf 1397
#define DCN_QUEUE_NUMBERf 1398
#define DCN_WRED_ENABLEf 1399
#define DCO_BYPASSf 1400
#define DCO_BYPASS_ENf 1401
#define DCO_IOFFSET_ENf 1402
#define DD_TIMER_INTf 1403
#define DD_TIMER_INT_MASKf 1404
#define DD_TIMER_INT_SETf 1405
#define DEBUGf 1406
#define DEBUG_FSM_FLISTf 1407
#define DEBUG_FSM_FLIST_SELf 1408
#define DEBUG_RSVDf 1409
#define DECRf 1410
#define DEFAULTv_CHANGE_EXPf 1411
#define DEFAULTv_EXPf 1412
#define DEFAULTv_G_CHANGE_DOT1Pf 1413
#define DEFAULTv_G_CHANGE_DSCPf 1414
#define DEFAULTv_G_CHANGE_ECNf 1415
#define DEFAULTv_G_CHANGE_OUTER_CFIf 1416
#define DEFAULTv_G_DROPf 1417
#define DEFAULTv_G_NEW_DOT1Pf 1418
#define DEFAULTv_G_NEW_DSCPf 1419
#define DEFAULTv_G_NEW_DSCP_MASKf 1420
#define DEFAULTv_G_NEW_ECNf 1421
#define DEFAULTv_G_NEW_ECN_MASKf 1422
#define DEFAULTv_G_NEW_OUTER_CFIf 1423
#define DEFAULTv_LB_PACKET_PROFILE_CHANGEf 1424
#define DEFAULTv_LB_PACKET_PROFILE_NEWf 1425
#define DEFAULTv_LB_PP_PORT_CHANGEf 1426
#define DEFAULTv_LB_PP_PORT_NEWf 1427
#define DEFAULTv_LB_SRC_PORT_CHANGEf 1428
#define DEFAULTv_LB_SRC_PORT_NEWf 1429
#define DEFAULTv_LB_TYPE_CHANGEf 1430
#define DEFAULTv_LB_TYPE_NEWf 1431
#define DEFAULTv_NEW_OUTER_VIDf 1432
#define DEFAULTv_OUTER_TPID_INDEXf 1433
#define DEFAULTv_REPLACE_OUTER_TPIDf 1434
#define DEFAULTv_REPLACE_OUTER_VIDf 1435
#define DEFAULTv_RESERVED_PADDINGf 1436
#define DEFAULT_DROPf 1437
#define DEFAULT_MISSf 1438
#define DEFAULT_POLICY_ENABLEf 1439
#define DEFAULT_WAIT_TIMEf 1440
#define DELAYED_DROP_SETf 1441
#define DELAYED_DROP_SET_ENABLEf 1442
#define DELAYED_REDIRECT_SETf 1443
#define DELAYED_REDIRECT_SET_ENABLEf 1444
#define DELAY_LINE_DEPTHf 1445
#define DELTAf 1446
#define DEQ_PTR_MISSING_MXM_MAP_INFOf 1447
#define DEQ_PTR_MISSING_MXM_MAP_INFO_MASKf 1448
#define DESCRD_ADDR_DECODE_ERRf 1449
#define DESCRD_ERRORf 1450
#define DESCRIPTOR_ENDIANESSf 1451
#define DESC_CTRL_INTRf 1452
#define DESC_DONEf 1453
#define DESC_DONE_INTRf 1454
#define DESC_DONE_INTR_MODEf 1455
#define DESC_ENDIANESSf 1456
#define DESC_PENDING_RESP_Q_SIZEf 1457
#define DESC_PENDING_RESP_Q_SIZE_NUM_ENTRIESf 1458
#define DESC_PENDING_SER_Q_SIZEf 1459
#define DESC_PENDING_SER_Q_SIZE_NUM_ENTRIESf 1460
#define DESC_PENDING_WRITE_Q_NUM_ENTRIESf 1461
#define DESC_PENDING_WRITE_Q_SIZEf 1462
#define DESC_PREFETCH_ENABLEf 1463
#define DESC_REMAINf 1464
#define DESC_STAT_WR_DISABLEf 1465
#define DESKEW_FORWARDING_THRESHOLD_1XNf 1466
#define DESKEW_FORWARDING_THRESHOLD_2XNf 1467
#define DESKEW_WINDOW_WITHOUT_RS_FECf 1468
#define DESKEW_WINDOW_WITH_RS_FECf 1469
#define DESTf 1470
#define DESTINATIONf 1471
#define DESTINATION_PORTf 1472
#define DESTINATION_QUEUEf 1473
#define DEST_ADDRf 1474
#define DEST_PORT_NUMf 1475
#define DEST_TYPEf 1476
#define DEVICE_PORTf 1477
#define DEVICE_SKEWf 1478
#define DEV_IDf 1479
#define DHCP_PKT_DROPf 1480
#define DHCP_PKT_TO_CPUf 1481
#define DIAG_ONf 1482
#define DIPf 1483
#define DIP_0f 1484
#define DIP_1f 1485
#define DIP_2f 1486
#define DIP_IPV4f 1487
#define DIP_IPV6f 1488
#define DIP_IPV6_B0f 1489
#define DIP_IPV6_B1f 1490
#define DIP_IPV6_B2f 1491
#define DIP_IPV6_B3f 1492
#define DIRECTIONf 1493
#define DIRECT_ROUTEf 1494
#define DISABLEFLUSHGENf 1495
#define DISABLE_ABORT_ON_ERRORf 1496
#define DISABLE_AGGREGATOR_DEQf 1497
#define DISABLE_BKP_MMU_Q_FCf 1498
#define DISABLE_BKP_PORT_FCf 1499
#define DISABLE_CMIC_COSMASKf 1500
#define DISABLE_CMIC_RESET_UPON_IPROC_PIO_RESETf 1501
#define DISABLE_CRC_REGENf 1502
#define DISABLE_DEQf 1503
#define DISABLE_DOS_CHECKS_ON_HIGIGf 1504
#define DISABLE_DWORD_ALIGNED_WR_BEf 1505
#define DISABLE_ECCf 1506
#define DISABLE_ECC_LOGICf 1507
#define DISABLE_ECC_LOGIC_HOSTRD_MEMf 1508
#define DISABLE_ECC_LOGIC_HOST_MEMf 1509
#define DISABLE_ECC_LOGIC_IN_CMD_MEMf 1510
#define DISABLE_ECC_LOGIC_IN_DATA_MEMf 1511
#define DISABLE_ECC_LOGIC_IN_LLIST_MEMf 1512
#define DISABLE_ECC_LOGIC_IN_RESP_MEMf 1513
#define DISABLE_ECC_REPLY_MEMf 1514
#define DISABLE_ECC_REQ_MEMf 1515
#define DISABLE_EXP_MARKINGf 1516
#define DISABLE_EXTRA_ENDIAN_SWAP_EP2CPU_HDR_TOCPUE_PKTf 1517
#define DISABLE_EXTRA_ENDIAN_SWAP_FCPUMH_MOD_HDRf 1518
#define DISABLE_EXTRA_POSTDIVISIONf 1519
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_Af 1520
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_Bf 1521
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_Af 1522
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_Bf 1523
#define DISABLE_HASH_INNER_IPV4_OVER_IPV4_Af 1524
#define DISABLE_HASH_INNER_IPV4_OVER_IPV4_Bf 1525
#define DISABLE_HASH_INNER_IPV4_OVER_IPV6_Af 1526
#define DISABLE_HASH_INNER_IPV4_OVER_IPV6_Bf 1527
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_Af 1528
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_Bf 1529
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_Af 1530
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_Bf 1531
#define DISABLE_HASH_INNER_IPV6_OVER_IPV4_Af 1532
#define DISABLE_HASH_INNER_IPV6_OVER_IPV4_Bf 1533
#define DISABLE_HASH_INNER_IPV6_OVER_IPV6_Af 1534
#define DISABLE_HASH_INNER_IPV6_OVER_IPV6_Bf 1535
#define DISABLE_HASH_IPV4_Af 1536
#define DISABLE_HASH_IPV4_Bf 1537
#define DISABLE_HASH_IPV6_Af 1538
#define DISABLE_HASH_IPV6_Bf 1539
#define DISABLE_HASH_IP_EXTENSION_HEADERSf 1540
#define DISABLE_HASH_MPLS_Af 1541
#define DISABLE_HASH_MPLS_Bf 1542
#define DISABLE_HASH_VXLAN_Af 1543
#define DISABLE_HASH_VXLAN_Bf 1544
#define DISABLE_MAX_SPACINGf 1545
#define DISABLE_MIRROR_CHECKSf 1546
#define DISABLE_MSEC_CTRf 1547
#define DISABLE_PIPE0_CELL_STORAGE_DEQf 1548
#define DISABLE_PIPE1_CELL_STORAGE_DEQf 1549
#define DISABLE_PIPE2_CELL_STORAGE_DEQf 1550
#define DISABLE_PIPE3_CELL_STORAGE_DEQf 1551
#define DISABLE_PIPE4_CELL_STORAGE_DEQf 1552
#define DISABLE_PIPE5_CELL_STORAGE_DEQf 1553
#define DISABLE_PIPE6_CELL_STORAGE_DEQf 1554
#define DISABLE_PIPE7_CELL_STORAGE_DEQf 1555
#define DISABLE_PRESERVE_QOSf 1556
#define DISABLE_QUEUINGf 1557
#define DISABLE_Q_FCf 1558
#define DISABLE_SA_REPLACEf 1559
#define DISABLE_SBUS_ERR_BASED_ABORTf 1560
#define DISABLE_SBUS_ERR_BASED_ABORT_IN_RSCHANf 1561
#define DISABLE_STATIC_MOVE_DROPf 1562
#define DISABLE_TIMESTAMPINGf 1563
#define DISABLE_TTL_CHECKf 1564
#define DISABLE_TTL_DECREMENTf 1565
#define DISABLE_USEC_CTRf 1566
#define DISABLE_VLAN_CHECKSf 1567
#define DISABLE_WDT_RESETf 1568
#define DISABLE_XOR_WRITEf 1569
#define DISCARDf 1570
#define DISCARD_LIMITf 1571
#define DIS_NULL_REQf 1572
#define DIVIDERf 1573
#define DLB_ALTERNATE_PATH_CONTROL_SETf 1574
#define DLB_ALTERNATE_PATH_CONTROL_SET_ENABLEf 1575
#define DLB_CLK_GATING_ENf 1576
#define DLB_DROPSf 1577
#define DLB_ECMP_MONITOR_SETf 1578
#define DLB_ECMP_MONITOR_SET_ENABLEf 1579
#define DLB_ECMP_SETf 1580
#define DLB_ECMP_SET_ENABLEf 1581
#define DLB_HGT_256NS_REFRESH_ENABLEf 1582
#define DLB_ID_OFFSETf 1583
#define DLB_INTERFACE_ENABLEf 1584
#define DLB_REFRESH_DISABLEf 1585
#define DMA_ACTIVEf 1586
#define DMA_CH0_DONEf 1587
#define DMA_CH1_DONEf 1588
#define DMA_CMD_MEM_ENABLEf 1589
#define DMA_ENf 1590
#define DMA_RESULT_ERROR_MEM_FINAL_POINTERf 1591
#define DMA_RESULT_ERROR_MEM_FULLf 1592
#define DMA_WR_TO_NULLSPACEf 1593
#define DONEf 1594
#define DONE_CNTf 1595
#define DONOT_CHANGE_INNER_HDR_DSCPf 1596
#define DONT_PRUNE_VLANf 1597
#define DOSATTACK_TOCPUf 1598
#define DOT1P_MAPPING_PTRf 1599
#define DOT1P_PRI_SELECTf 1600
#define DOT1P_REMAP_POINTERf 1601
#define DOUBLE_BITS_ERR_DETECTEDf 1602
#define DOUBLE_BITS_ERR_DETECTED_IN_REPLY_MEMf 1603
#define DOUBLE_BITS_ERR_DETECTED_IN_REQ_MEMf 1604
#define DOUBLE_BIT_ECCERRf 1605
#define DOUBLE_BIT_ERRf 1606
#define DOUBLE_BIT_ERR_BNK_0f 1607
#define DOUBLE_BIT_ERR_BNK_1f 1608
#define DOUBLE_BIT_ERR_DETECTEDf 1609
#define DOUBLE_BIT_ERR_DETECTED_HOST_MEMf 1610
#define DOUBLE_BIT_ERR_DETECTED_IN_HOSTRD_MEMf 1611
#define DOUBLE_BIT_ERR_IN_CMD_MEMf 1612
#define DOUBLE_BIT_ERR_IN_DATA_MEMf 1613
#define DOUBLE_BIT_ERR_IN_LLIST_MEMf 1614
#define DOUBLE_BIT_ERR_IN_RESP_MEMf 1615
#define DOWNSHIFTDCOf 1616
#define DO_NOT_COPY_FROM_CPU_TO_CPUf 1617
#define DO_NOT_CUT_THROUGHf 1618
#define DO_NOT_LEARNf 1619
#define DO_NOT_LEARN_DHCPf 1620
#define DO_NOT_LEARN_MACSAf 1621
#define DP_RBT_CTRLf 1622
#define DP_WBT_CTRLf 1623
#define DROPf 1624
#define DROP_1588_UNKNOWN_VERSIONf 1625
#define DROP_BPDUf 1626
#define DROP_COUNT_SELECTf 1627
#define DROP_DEST_PORTf 1628
#define DROP_IF_SIP_EQUALS_DIPf 1629
#define DROP_INVALID_1588_PKTf 1630
#define DROP_MASKf 1631
#define DROP_RX_PKT_ON_CHAIN_ENDf 1632
#define DROP_SETf 1633
#define DROP_SET_ENABLEf 1634
#define DROP_STATE_GREENf 1635
#define DROP_STATE_REDf 1636
#define DROP_STATE_YELLOWf 1637
#define DROP_THD_MISCf 1638
#define DROP_THD_NONTCPf 1639
#define DROP_THD_TCPf 1640
#define DROP_TO_MMUf 1641
#define DROP_TX_DATA_ON_LINK_INTERRUPTf 1642
#define DROP_TX_DATA_ON_LOCAL_FAULTf 1643
#define DROP_TX_DATA_ON_REMOTE_FAULTf 1644
#define DROP_VECTORf 1645
#define DSCPf 1646
#define DSCP_ECC_ENf 1647
#define DSCP_MAPPING_PTRf 1648
#define DSCP_SELf 1649
#define DSCP_UNUSEDf 1650
#define DSTPORTf 1651
#define DSTTYPEf 1652
#define DST_CONTAINER_0_SELf 1653
#define DST_CONTAINER_1_SELf 1654
#define DST_DISCARDf 1655
#define DST_ENDIANESSf 1656
#define DST_PIPE_NUMf 1657
#define DST_PIPE_NUM_MATCH_ENf 1658
#define DST_PORTf 1659
#define DST_PORT_EMPTYf 1660
#define DST_PORT_NUMf 1661
#define DST_PORT_NUM_MATCH_ENf 1662
#define DST_PORT_SPEEDf 1663
#define DS_FIFO_ECC_ERRf 1664
#define DS_QUEUE0f 1665
#define DS_QUEUE1f 1666
#define DS_QUEUE10f 1667
#define DS_QUEUE11f 1668
#define DS_QUEUE12f 1669
#define DS_QUEUE13f 1670
#define DS_QUEUE14f 1671
#define DS_QUEUE15f 1672
#define DS_QUEUE16f 1673
#define DS_QUEUE17f 1674
#define DS_QUEUE18f 1675
#define DS_QUEUE19f 1676
#define DS_QUEUE2f 1677
#define DS_QUEUE20f 1678
#define DS_QUEUE21f 1679
#define DS_QUEUE22f 1680
#define DS_QUEUE23f 1681
#define DS_QUEUE24f 1682
#define DS_QUEUE25f 1683
#define DS_QUEUE26f 1684
#define DS_QUEUE27f 1685
#define DS_QUEUE28f 1686
#define DS_QUEUE29f 1687
#define DS_QUEUE3f 1688
#define DS_QUEUE30f 1689
#define DS_QUEUE31f 1690
#define DS_QUEUE32f 1691
#define DS_QUEUE33f 1692
#define DS_QUEUE34f 1693
#define DS_QUEUE35f 1694
#define DS_QUEUE36f 1695
#define DS_QUEUE37f 1696
#define DS_QUEUE38f 1697
#define DS_QUEUE39f 1698
#define DS_QUEUE4f 1699
#define DS_QUEUE40f 1700
#define DS_QUEUE41f 1701
#define DS_QUEUE42f 1702
#define DS_QUEUE43f 1703
#define DS_QUEUE44f 1704
#define DS_QUEUE45f 1705
#define DS_QUEUE46f 1706
#define DS_QUEUE47f 1707
#define DS_QUEUE5f 1708
#define DS_QUEUE6f 1709
#define DS_QUEUE7f 1710
#define DS_QUEUE8f 1711
#define DS_QUEUE9f 1712
#define DS_SP0f 1713
#define DS_SP1f 1714
#define DS_SP2f 1715
#define DS_SP3f 1716
#define DTLf 1717
#define DUMMY_CYCLESf 1718
#define DUPLICATE_2_PIPE_SELECTf 1719
#define DUPLICATE_2_WR_BMAPf 1720
#define DUP_PTR_PIPE0f 1721
#define DUP_PTR_PIPE1f 1722
#define DUP_PTR_PIPE2f 1723
#define DUP_PTR_PIPE3f 1724
#define DUP_PTR_PIPE4f 1725
#define DUP_PTR_PIPE5f 1726
#define DUP_PTR_PIPE6f 1727
#define DUP_PTR_PIPE7f 1728
#define DVP_RES_INFOf 1729
#define DWf 1730
#define DW0f 1731
#define DW1f 1732
#define DW2f 1733
#define DW3f 1734
#define DW4f 1735
#define DW5f 1736
#define DW6f 1737
#define DYNAMIC_MODEf 1738
#define DYNAMIC_WEIGHT_ENABLEf 1739
#define D_IP_ADDR_0f 1740
#define D_IP_ADDR_1f 1741
#define D_IP_ADDR_2f 1742
#define D_IP_ADDR_3f 1743
#define D_RSVf 1744
#define D_RSV_0f 1745
#define D_RSV_1f 1746
#define D_RSV_2f 1747
#define D_VRFf 1748
#define E2ECC_DATA_HDR_0f 1749
#define E2ECC_DATA_HDR_0_HIf 1750
#define E2ECC_DATA_HDR_0_LOf 1751
#define E2ECC_DATA_HDR_1f 1752
#define E2ECC_DATA_HDR_1_HIf 1753
#define E2ECC_DATA_HDR_1_LOf 1754
#define E2ECC_DUAL_MODID_ENf 1755
#define E2ECC_LEGACY_IMP_ENf 1756
#define E2ECC_MODULE_HDR_0f 1757
#define E2ECC_MODULE_HDR_0_HIf 1758
#define E2ECC_MODULE_HDR_0_LOf 1759
#define E2ECC_MODULE_HDR_1f 1760
#define E2ECC_MODULE_HDR_1_HIf 1761
#define E2ECC_MODULE_HDR_1_LOf 1762
#define E2EFC_DATA_HDR_0f 1763
#define E2EFC_DATA_HDR_0_HIf 1764
#define E2EFC_DATA_HDR_0_LOf 1765
#define E2EFC_DATA_HDR_1f 1766
#define E2EFC_DATA_HDR_1_HIf 1767
#define E2EFC_DATA_HDR_1_LOf 1768
#define E2EFC_DUAL_MODID_ENf 1769
#define E2EFC_MODULE_HDR_0f 1770
#define E2EFC_MODULE_HDR_0_HIf 1771
#define E2EFC_MODULE_HDR_0_LOf 1772
#define E2EFC_MODULE_HDR_1f 1773
#define E2EFC_MODULE_HDR_1_HIf 1774
#define E2EFC_MODULE_HDR_1_LOf 1775
#define E2E_ENABLEf 1776
#define EADDRf 1777
#define EARBf 1778
#define EB0_CREDITf 1779
#define EB1_CREDITf 1780
#define EB2_CREDITf 1781
#define EB3_CREDITf 1782
#define EB4_CREDITf 1783
#define EB5_CREDITf 1784
#define EB6_CREDITf 1785
#define EB7_CREDITf 1786
#define EBCFG0_INT_ENf 1787
#define EBCFG0_INT_SETf 1788
#define EBCFG0_INT_STATf 1789
#define EBCFG10_INT_ENf 1790
#define EBCFG10_INT_SETf 1791
#define EBCFG10_INT_STATf 1792
#define EBCFG11_INT_ENf 1793
#define EBCFG11_INT_SETf 1794
#define EBCFG11_INT_STATf 1795
#define EBCFG12_INT_ENf 1796
#define EBCFG12_INT_SETf 1797
#define EBCFG12_INT_STATf 1798
#define EBCFG13_INT_ENf 1799
#define EBCFG13_INT_SETf 1800
#define EBCFG13_INT_STATf 1801
#define EBCFG14_INT_ENf 1802
#define EBCFG14_INT_SETf 1803
#define EBCFG14_INT_STATf 1804
#define EBCFG15_INT_ENf 1805
#define EBCFG15_INT_SETf 1806
#define EBCFG15_INT_STATf 1807
#define EBCFG1_INT_ENf 1808
#define EBCFG1_INT_SETf 1809
#define EBCFG1_INT_STATf 1810
#define EBCFG2_INT_ENf 1811
#define EBCFG2_INT_SETf 1812
#define EBCFG2_INT_STATf 1813
#define EBCFG3_INT_ENf 1814
#define EBCFG3_INT_SETf 1815
#define EBCFG3_INT_STATf 1816
#define EBCFG4_INT_ENf 1817
#define EBCFG4_INT_SETf 1818
#define EBCFG4_INT_STATf 1819
#define EBCFG5_INT_ENf 1820
#define EBCFG5_INT_SETf 1821
#define EBCFG5_INT_STATf 1822
#define EBCFG6_INT_ENf 1823
#define EBCFG6_INT_SETf 1824
#define EBCFG6_INT_STATf 1825
#define EBCFG7_INT_ENf 1826
#define EBCFG7_INT_SETf 1827
#define EBCFG7_INT_STATf 1828
#define EBCFG8_INT_ENf 1829
#define EBCFG8_INT_SETf 1830
#define EBCFG8_INT_STATf 1831
#define EBCFG9_INT_ENf 1832
#define EBCFG9_INT_SETf 1833
#define EBCFG9_INT_STATf 1834
#define EBCFP_INT_ENf 1835
#define EBCFP_INT_SETf 1836
#define EBCFP_INT_STATf 1837
#define EBCR_INT_ENf 1838
#define EBCR_INT_SETf 1839
#define EBCR_INT_STATf 1840
#define EBCTM_INT_ENf 1841
#define EBCTM_INT_SETf 1842
#define EBCTM_INT_STATf 1843
#define EBFF_BACKUP_THRESHOLDf 1844
#define EBFF_OVRF_INT_ENf 1845
#define EBFF_OVRF_INT_SETf 1846
#define EBFF_OVRF_INT_STATf 1847
#define EBFF_UNDF_INT_ENf 1848
#define EBFF_UNDF_INT_SETf 1849
#define EBFF_UNDF_INT_STATf 1850
#define EBPCC_INT_ENf 1851
#define EBPCC_INT_SETf 1852
#define EBPCC_INT_STATf 1853
#define EBPTS_INT_ENf 1854
#define EBPTS_INT_SETf 1855
#define EBPTS_INT_STATf 1856
#define EBP_CNT_OVRF_INT_ENf 1857
#define EBP_CNT_OVRF_INT_SETf 1858
#define EBP_CNT_OVRF_INT_STATf 1859
#define EBQ0_PKT_CNTR_STATUSf 1860
#define EBQ1_PKT_CNTR_STATUSf 1861
#define EBQS_INT_ENf 1862
#define EBQS_INT_SETf 1863
#define EBQS_INT_STATf 1864
#define EBQUEUE_NUMf 1865
#define EBQ_MAX_CELLf 1866
#define EBREORDER_LIMITf 1867
#define EBSTf 1868
#define EBST_ENABLEf 1869
#define EBST_FIFO_FULLf 1870
#define EBST_FIFO_SCAN_AVAIL_THDf 1871
#define EBST_PORT_ENABLEf 1872
#define EBST_PTR_RESETf 1873
#define EBST_QUEUE_ENABLEf 1874
#define EBST_QUEUE_ENABLE_0f 1875
#define EBST_QUEUE_ENABLE_1f 1876
#define EBST_QUEUE_ENABLE_10f 1877
#define EBST_QUEUE_ENABLE_11f 1878
#define EBST_QUEUE_ENABLE_2f 1879
#define EBST_QUEUE_ENABLE_3f 1880
#define EBST_QUEUE_ENABLE_4f 1881
#define EBST_QUEUE_ENABLE_5f 1882
#define EBST_QUEUE_ENABLE_6f 1883
#define EBST_QUEUE_ENABLE_7f 1884
#define EBST_QUEUE_ENABLE_8f 1885
#define EBST_QUEUE_ENABLE_9f 1886
#define EBST_SCAN_ROUNDf 1887
#define EBST_USE_Qf 1888
#define EBTOQ_CBFP_FIFO_OVERFLOW_INTR_ENf 1889
#define EBTOQ_CBFP_FIFO_OVERFLOW_INTR_OVRf 1890
#define EBTOQ_CBFP_FIFO_OVERFLOW_INTR_STATf 1891
#define EBTOQ_CBFP_MEM_OVERFLOW_INTR_ENf 1892
#define EBTOQ_CBFP_MEM_OVERFLOW_INTR_OVRf 1893
#define EBTOQ_CBFP_MEM_OVERFLOW_INTR_STATf 1894
#define EBTOQ_CFP_PREFETCH_DONEf 1895
#define EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_INTR_ENf 1896
#define EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_INTR_OVRf 1897
#define EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_INTR_STATf 1898
#define EBTOQ_INT_ENf 1899
#define EBTOQ_INT_SETf 1900
#define EBTOQ_INT_STATf 1901
#define EB_FIFOf 1902
#define EB_MISCONFIGUREDf 1903
#define EB_NUMf 1904
#define EB_PFF_OVRF_INT_ENf 1905
#define EB_PFF_OVRF_INT_SETf 1906
#define EB_PFF_OVRF_INT_STATf 1907
#define EB_PFF_UNDF_INT_ENf 1908
#define EB_PFF_UNDF_INT_SETf 1909
#define EB_PFF_UNDF_INT_STATf 1910
#define EB_QUEUE_NUMf 1911
#define EB_TXf 1912
#define ECCf 1913
#define ECC0f 1914
#define ECC0_DATAf 1915
#define ECC1f 1916
#define ECC1_DATAf 1917
#define ECC2f 1918
#define ECC3f 1919
#define ECCPf 1920
#define ECCP0f 1921
#define ECCP1f 1922
#define ECCP2f 1923
#define ECCP3f 1924
#define ECCP_0f 1925
#define ECCP_1f 1926
#define ECCP_ENf 1927
#define ECCP_OUT0f 1928
#define ECCP_P0f 1929
#define ECCP_P1f 1930
#define ECCP_P2f 1931
#define ECCP_P3f 1932
#define ECCP_P4f 1933
#define ECCP_P5f 1934
#define ECCP_P6f 1935
#define ECCP_P7f 1936
#define ECC_0f 1937
#define ECC_1f 1938
#define ECC_2BIT_CHECK_FAILf 1939
#define ECC_CORRUPTf 1940
#define ECC_DATAf 1941
#define ECC_DATA0f 1942
#define ECC_DATA1f 1943
#define ECC_DATA2f 1944
#define ECC_DATA3f 1945
#define ECC_ENf 1946
#define ECC_EN_ROBUST_HASHf 1947
#define ECC_EN_THREAD0f 1948
#define ECC_EN_THREAD1f 1949
#define ECC_ERRf 1950
#define ECC_ERR_ADDRESSf 1951
#define ECC_ERR_ADDRESS_OF_REPLY_MEMf 1952
#define ECC_ERR_ADDRESS_OF_REQ_MEMf 1953
#define ECC_ERR_ADDR_OF_CMD_MEMf 1954
#define ECC_ERR_ADDR_OF_RESP_MEMf 1955
#define ECC_ERR_BNK_0f 1956
#define ECC_ERR_BNK_1f 1957
#define ECC_P0f 1958
#define ECC_P1f 1959
#define ECC_P2f 1960
#define ECC_P3f 1961
#define ECC_P4f 1962
#define ECC_P5f 1963
#define ECC_P6f 1964
#define ECC_P7f 1965
#define ECC_PARITYf 1966
#define ECMPv_NEXT_HOP_INDEX_0f 1967
#define ECMPv_NEXT_HOP_INDEX_1f 1968
#define ECMPv_NEXT_HOP_INDEX_2f 1969
#define ECMPv_NEXT_HOP_INDEX_3f 1970
#define ECMP_GROUP_HIERARCHICALf 1971
#define ECMP_GROUP_HIERARCHICAL_ECC_ENf 1972
#define ECMP_HASH_FIELD_UPPER_BITS_COUNTf 1973
#define ECMP_HASH_SALTf 1974
#define ECMP_HASH_SELf 1975
#define ECMP_HASH_UDFf 1976
#define ECMP_HASH_USE_DIPf 1977
#define ECMP_HASH_USE_RTAG7f 1978
#define ECMP_MEMBER_ASSIGNMENTf 1979
#define ECMP_MEMBER_IS_ALTERNATEf 1980
#define ECNf 1981
#define ECN_DECAP_MAPPING_PTRf 1982
#define ECN_ENCAP_MAPPING_PTRf 1983
#define ECN_MARKINGf 1984
#define ECN_MARKING_ENf 1985
#define ECTR_EN_LVT11f 1986
#define ECTR_EN_LVT8f 1987
#define ECTR_EN_SVT11f 1988
#define ECTR_EN_SVT8f 1989
#define ECTR_EN_ULVT11f 1990
#define ECTR_EN_ULVT8f 1991
#define EDBGRQf 1992
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_127_96f 1993
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_159_128f 1994
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_191_160f 1995
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_223_192f 1996
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_255_224f 1997
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_287_256f 1998
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_31_0f 1999
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_63_32f 2000
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_95_64f 2001
#define EDB_CREDIT_THRESHOLD_100Gf 2002
#define EDB_CREDIT_THRESHOLD_200Gf 2003
#define EDB_CREDIT_THRESHOLD_400Gf 2004
#define EDB_CREDIT_THRESHOLD_50Gf 2005
#define EEE_DELAY_ENTRY_TIMERf 2006
#define EEE_ENf 2007
#define EEE_REF_COUNTf 2008
#define EEE_WAKE_TIMERf 2009
#define EFPBUF_ECC_CORRUPTf 2010
#define EFPBUF_ECC_ENf 2011
#define EFPMODf 2012
#define EFP_FILTER_ENABLEf 2013
#define EGRESS_MASKf 2014
#define EGR_1588_LINK_DELAY_64_EN_COR_ERR_RPTf 2015
#define EGR_1588_LINK_DELAY_ECC_ENf 2016
#define EGR_1588_SA_ECC_ENf 2017
#define EGR_1588_SA_EN_COR_ERR_RPTf 2018
#define EGR_1588_TIMESTAMPING_CMIC_48_ENf 2019
#define EGR_1588_TIMESTAMPING_MODEf 2020
#define EGR_DSCP_TABLE_ECC_ENf 2021
#define EGR_DSCP_TABLE_EN_COR_ERR_RPTf 2022
#define EGR_EFP_POLICY_EN_COR_ERR_RPTf 2023
#define EGR_FRAGMENT_ID_TABLE_ECC_ENf 2024
#define EGR_FRAGMENT_ID_TABLE_EN_COR_ERR_RPTf 2025
#define EGR_INT_METADATA_FIFO_EN_COR_ERR_RPTf 2026
#define EGR_INT_METADATA_FIFO_INST0_ECC_ENf 2027
#define EGR_INT_METADATA_FIFO_INST0_EN_COR_ERR_RPTf 2028
#define EGR_INT_METADATA_FIFO_INST1_ECC_ENf 2029
#define EGR_INT_METADATA_FIFO_INST1_EN_COR_ERR_RPTf 2030
#define EGR_IPMC_ECC_ENf 2031
#define EGR_IPMC_EN_COR_ERR_RPTf 2032
#define EGR_IP_TUNNEL_ECC_ENf 2033
#define EGR_IP_TUNNEL_EN_COR_ERR_RPTf 2034
#define EGR_L3_INTF_ECC_ENf 2035
#define EGR_L3_INTF_EN_COR_ERR_RPTf 2036
#define EGR_L3_NEXT_HOP_2_ECC_ENf 2037
#define EGR_L3_NEXT_HOP_2_EN_COR_ERR_RPTf 2038
#define EGR_L3_NEXT_HOP_ECC_ENf 2039
#define EGR_L3_NEXT_HOP_EN_COR_ERR_RPTf 2040
#define EGR_LOOPBACK_PROFILE_ECC_ENf 2041
#define EGR_LOOPBACK_PROFILE_EN_COR_ERR_RPTf 2042
#define EGR_MAC_DA_PROFILE_ECC_ENf 2043
#define EGR_MAC_DA_PROFILE_EN_COR_ERR_RPTf 2044
#define EGR_MASKf 2045
#define EGR_METADATA_FIFO_RW_ENABLEf 2046
#define EGR_METADATA_PROFILE_ECC_ENf 2047
#define EGR_METADATA_PROFILE_EN_COR_ERR_RPTf 2048
#define EGR_MIRROR_ENCAP_DESTINATION_ECC_ENf 2049
#define EGR_MIRROR_ENCAP_DESTINATION_EN_COR_ERR_RPTf 2050
#define EGR_MPLS_EXP_MAPPING_2_ECC_ENf 2051
#define EGR_MPLS_EXP_MAPPING_2_EN_COR_ERR_RPTf 2052
#define EGR_PORT_BMP_ENf 2053
#define EGR_PORT_ECC_ENf 2054
#define EGR_PORT_EN_COR_ERR_RPTf 2055
#define EGR_PORT_GROUP_IDf 2056
#define EGR_PRI_CNG_MAP_ECC_ENf 2057
#define EGR_PRI_CNG_MAP_EN_COR_ERR_RPTf 2058
#define EGR_TS_ING_PORT_MAP_ECC_ENf 2059
#define EGR_TS_ING_PORT_MAP_EN_COR_ERR_RPTf 2060
#define EGR_VLAN_2_ECC_ENf 2061
#define EGR_VLAN_2_EN_COR_ERR_RPTf 2062
#define EGR_VLAN_ECC_ENf 2063
#define EGR_VLAN_EN_COR_ERR_RPTf 2064
#define EGR_VLAN_TAG_ACTION_PROFILE_ECC_ENf 2065
#define EGR_VLAN_TAG_ACTION_PROFILE_EN_COR_ERR_RPTf 2066
#define ELEPHANT_EVENTv_FLOW_TUPLEf 2067
#define ELEPHANT_EVENTv_HASH_INDEXf 2068
#define ELEPHANT_PKT_ONLYf 2069
#define ELEPHANT_TRAP_SETf 2070
#define ELEPHANT_TRAP_SET_ENABLEf 2071
#define EMIRRORf 2072
#define EMIRROR_BMPf 2073
#define EMIRROR_CONTROL_0f 2074
#define EMIRROR_CONTROL_1f 2075
#define EMIRROR_CONTROL_2f 2076
#define EMIRROR_CONTROL_3f 2077
#define EMPTYf 2078
#define EM_SRCMOD_CHANGEf 2079
#define EM_TMf 2080
#define ENf 2081
#define ENABLEf 2082
#define ENABLE_ALL_CH_ABORTf 2083
#define ENABLE_ARB_PKT_BOUNDARYf 2084
#define ENABLE_BIN_12_OVERLAY_Af 2085
#define ENABLE_BIN_12_OVERLAY_Bf 2086
#define ENABLE_BUBBLE_MOP_100Gf 2087
#define ENABLE_BUBBLE_MOP_200Gf 2088
#define ENABLE_BUBBLE_MOP_400Gf 2089
#define ENABLE_BUBBLE_MOP_50Gf 2090
#define ENABLE_CMIC_REQUESTf 2091
#define ENABLE_COMMON_CONTROLf 2092
#define ENABLE_CONTINUOUS_DMAf 2093
#define ENABLE_CREDIT_COLLECTIONf 2094
#define ENABLE_DA0_MATCHf 2095
#define ENABLE_DA1_MATCHf 2096
#define ENABLE_ETHERTYPE_MATCHf 2097
#define ENABLE_FLEX_FIELD_10_Af 2098
#define ENABLE_FLEX_FIELD_10_Bf 2099
#define ENABLE_FLEX_FIELD_11_Af 2100
#define ENABLE_FLEX_FIELD_11_Bf 2101
#define ENABLE_FLEX_FIELD_12_Af 2102
#define ENABLE_FLEX_FIELD_12_Bf 2103
#define ENABLE_FLEX_FIELD_13_Af 2104
#define ENABLE_FLEX_FIELD_13_Bf 2105
#define ENABLE_FLEX_FIELD_1_Af 2106
#define ENABLE_FLEX_FIELD_1_Bf 2107
#define ENABLE_FLEX_FIELD_2_Af 2108
#define ENABLE_FLEX_FIELD_2_Bf 2109
#define ENABLE_FLEX_FIELD_3_Af 2110
#define ENABLE_FLEX_FIELD_3_Bf 2111
#define ENABLE_FLEX_FIELD_4_Af 2112
#define ENABLE_FLEX_FIELD_4_Bf 2113
#define ENABLE_FLEX_FIELD_5_Af 2114
#define ENABLE_FLEX_FIELD_5_Bf 2115
#define ENABLE_FLEX_FIELD_6_Af 2116
#define ENABLE_FLEX_FIELD_6_Bf 2117
#define ENABLE_FLEX_FIELD_7_Af 2118
#define ENABLE_FLEX_FIELD_7_Bf 2119
#define ENABLE_FLEX_FIELD_8_Af 2120
#define ENABLE_FLEX_FIELD_8_Bf 2121
#define ENABLE_FLEX_FIELD_9_Af 2122
#define ENABLE_FLEX_FIELD_9_Bf 2123
#define ENABLE_FLEX_HASHINGf 2124
#define ENABLE_FLOW_LABEL_IPV6_Af 2125
#define ENABLE_FLOW_LABEL_IPV6_Bf 2126
#define ENABLE_FROMCPU_PACKETf 2127
#define ENABLE_GTP_Af 2128
#define ENABLE_GTP_Bf 2129
#define ENABLE_HIGHf 2130
#define ENABLE_IGMP_MLD_SNOOPINGf 2131
#define ENABLE_L3_CLASSID_FOR_L2PKTSf 2132
#define ENABLE_LOWf 2133
#define ENABLE_MEASURE_AVERAGE_CALCULATIONf 2134
#define ENABLE_MEMDMA_REQUESTf 2135
#define ENABLE_OPTIMAL_CANDIDATE_UPDATEf 2136
#define ENABLE_OVERALL_SUMMARY_WRITE_TO_HOSTf 2137
#define ENABLE_PIO_WRITE_NON_POSTEDf 2138
#define ENABLE_PORT_QUALITY_UPDATEf 2139
#define ENABLE_RCPU_FOR_ATEf 2140
#define ENABLE_RESP_MEM_ECCERR_BASED_ABORTf 2141
#define ENABLE_SBUSDMA_CH0_FLOW_CONTROLf 2142
#define ENABLE_SBUSDMA_CH1_FLOW_CONTROLf 2143
#define ENABLE_SBUSDMA_CH2_FLOW_CONTROLf 2144
#define ENABLE_SBUSDMA_CH3_FLOW_CONTROLf 2145
#define ENABLE_SBUSDMA_CH4_FLOW_CONTROLf 2146
#define ENABLE_SBUSDMA_CH5_FLOW_CONTROLf 2147
#define ENABLE_SBUSDMA_CH6_FLOW_CONTROLf 2148
#define ENABLE_SBUSDMA_CH7_FLOW_CONTROLf 2149
#define ENABLE_SBUSDMA_REQUESTf 2150
#define ENABLE_SCHAN_REQUESTf 2151
#define ENABLE_SIGNATURE_MATCHf 2152
#define ENABLE_SP_LATENCY_OPTIMIZATIONf 2153
#define ENABLE_THDO_INFOf 2154
#define ENABLE_THROUGHPUT_LOSS_DETECTIONf 2155
#define ENABLE_TOCPU_PACKETf 2156
#define ENABLE_TS_TO_THDOf 2157
#define ENABLE_UDF_CONDITIONAL_CHECKf 2158
#define ENABLE_UDF_FIELD_1_Af 2159
#define ENABLE_UDF_FIELD_1_Bf 2160
#define ENABLE_UDF_FIELD_2_Af 2161
#define ENABLE_UDF_FIELD_2_Bf 2162
#define ENABLE_WRRf 2163
#define ENCAP_SPANv_ADD_GSHf 2164
#define ENCAP_SPANv_ADD_OUTER_VLANf 2165
#define ENCAP_SPANv_UNTAG_PAYLOADf 2166
#define ENCODED_CELL_SIZEf 2167
#define ENDIANESSf 2168
#define ENDIAN_MODEf 2169
#define ENDQPf 2170
#define END_BITf 2171
#define END_BLOCK_OPf 2172
#define END_CELLf 2173
#define END_OF_REPL_LISTf 2174
#define END_TIMEf 2175
#define ENQ_COLORf 2176
#define ENQ_LL_FLAGf 2177
#define ENTER_TCT_ITM_CELL_THRESHOLD_1f 2178
#define ENTER_TCT_ITM_CELL_THRESHOLD_2f 2179
#define ENTER_TCT_ITM_PKT_THRESHOLDf 2180
#define ENTER_TCT_MMU_CELL_THRESHOLD_1f 2181
#define ENTER_TCT_MMU_CELL_THRESHOLD_2f 2182
#define ENTER_TCT_MMU_PKT_THRESHOLDf 2183
#define ENTRYf 2184
#define ENTRYCOUNTf 2185
#define ENTRY_0f 2186
#define ENTRY_0_COMP_V4_KEYf 2187
#define ENTRY_0_COMP_V4_KEY_IP_ADDRf 2188
#define ENTRY_0_COMP_V4_KEY_IP_FLAGSf 2189
#define ENTRY_0_COMP_V4_KEY_IP_PROTf 2190
#define ENTRY_0_COMP_V4_KEY_IP_TCP_FLAGSf 2191
#define ENTRY_0_COMP_V4_KEY_L4_PORTf 2192
#define ENTRY_0_COMP_V4_KEY_MAC_LWRf 2193
#define ENTRY_0_COMP_V4_KEY_MAC_UPRf 2194
#define ENTRY_0_COMP_V4_KEY_RSV0f 2195
#define ENTRY_0_COMP_V4_KEY_RSV1f 2196
#define ENTRY_0_COMP_V4_KEY_VRF_LWRf 2197
#define ENTRY_0_COMP_V4_KEY_VRF_UPRf 2198
#define ENTRY_0_COMP_V6_KEYf 2199
#define ENTRY_0_COMP_V6_KEY_IP_ADDR_0f 2200
#define ENTRY_0_COMP_V6_KEY_IP_ADDR_1f 2201
#define ENTRY_0_COMP_V6_KEY_IP_ADDR_2f 2202
#define ENTRY_0_COMP_V6_KEY_IP_PROTf 2203
#define ENTRY_0_COMP_V6_KEY_IP_TCP_FLAGSf 2204
#define ENTRY_0_COMP_V6_KEY_L4_PORTf 2205
#define ENTRY_0_COMP_V6_KEY_RSVf 2206
#define ENTRY_0_COMP_V6_KEY_VRFf 2207
#define ENTRY_0_KEYf 2208
#define ENTRY_0_KEY_MODEf 2209
#define ENTRY_0_KEY_TYPEf 2210
#define ENTRY_0_L3MC_V4_KEYf 2211
#define ENTRY_0_L3MC_V4_KEY_DIPf 2212
#define ENTRY_0_L3MC_V4_KEY_L3_IIFf 2213
#define ENTRY_0_L3MC_V4_KEY_RSV0f 2214
#define ENTRY_0_L3MC_V4_KEY_SIP_0f 2215
#define ENTRY_0_L3MC_V4_KEY_SIP_1f 2216
#define ENTRY_0_L3MC_V4_KEY_VRFf 2217
#define ENTRY_0_L3MC_V6_KEYf 2218
#define ENTRY_0_L3MC_V6_KEY_DIP_0f 2219
#define ENTRY_0_L3MC_V6_KEY_DIP_1f 2220
#define ENTRY_0_L3MC_V6_KEY_DIP_2f 2221
#define ENTRY_0_L3MC_V6_KEY_L3_IIFf 2222
#define ENTRY_0_L3MC_V6_KEY_RSVf 2223
#define ENTRY_0_L3MC_V6_KEY_SIP_0f 2224
#define ENTRY_0_L3MC_V6_KEY_SIP_1f 2225
#define ENTRY_0_L3MC_V6_KEY_VRFf 2226
#define ENTRY_0_LPM_V4_KEYf 2227
#define ENTRY_0_LPM_V4_KEY_IP_ADDRf 2228
#define ENTRY_0_LPM_V4_KEY_RSVf 2229
#define ENTRY_0_LPM_V4_KEY_VRFf 2230
#define ENTRY_0_LPM_V6_KEYf 2231
#define ENTRY_0_LPM_V6_KEY_D_IP_ADDR_0f 2232
#define ENTRY_0_LPM_V6_KEY_D_IP_ADDR_1f 2233
#define ENTRY_0_LPM_V6_KEY_D_IP_ADDR_2f 2234
#define ENTRY_0_LPM_V6_KEY_D_IP_ADDR_3f 2235
#define ENTRY_0_LPM_V6_KEY_D_RSVf 2236
#define ENTRY_0_LPM_V6_KEY_D_RSV_0f 2237
#define ENTRY_0_LPM_V6_KEY_D_RSV_1f 2238
#define ENTRY_0_LPM_V6_KEY_D_RSV_2f 2239
#define ENTRY_0_LPM_V6_KEY_D_VRFf 2240
#define ENTRY_0_LPM_V6_KEY_H_IP_ADDR_0f 2241
#define ENTRY_0_LPM_V6_KEY_H_VRFf 2242
#define ENTRY_0_LPM_V6_KEY_S_IP_ADDR_0f 2243
#define ENTRY_0_LPM_V6_KEY_S_IP_ADDR_1f 2244
#define ENTRY_0_LPM_V6_KEY_S_RSV_0f 2245
#define ENTRY_0_LPM_V6_KEY_S_VRFf 2246
#define ENTRY_1f 2247
#define ENTRY_10f 2248
#define ENTRY_11f 2249
#define ENTRY_12f 2250
#define ENTRY_13f 2251
#define ENTRY_14f 2252
#define ENTRY_15f 2253
#define ENTRY_16f 2254
#define ENTRY_17f 2255
#define ENTRY_18f 2256
#define ENTRY_19f 2257
#define ENTRY_1_COMP_V4_KEYf 2258
#define ENTRY_1_COMP_V4_KEY_IP_ADDRf 2259
#define ENTRY_1_COMP_V4_KEY_IP_FLAGSf 2260
#define ENTRY_1_COMP_V4_KEY_IP_PROTf 2261
#define ENTRY_1_COMP_V4_KEY_IP_TCP_FLAGSf 2262
#define ENTRY_1_COMP_V4_KEY_L4_PORTf 2263
#define ENTRY_1_COMP_V4_KEY_MAC_LWRf 2264
#define ENTRY_1_COMP_V4_KEY_MAC_UPRf 2265
#define ENTRY_1_COMP_V4_KEY_RSV0f 2266
#define ENTRY_1_COMP_V4_KEY_RSV1f 2267
#define ENTRY_1_COMP_V4_KEY_VRF_LWRf 2268
#define ENTRY_1_COMP_V4_KEY_VRF_UPRf 2269
#define ENTRY_1_COMP_V6_KEYf 2270
#define ENTRY_1_COMP_V6_KEY_IP_ADDR_0f 2271
#define ENTRY_1_COMP_V6_KEY_IP_ADDR_1f 2272
#define ENTRY_1_COMP_V6_KEY_IP_ADDR_2f 2273
#define ENTRY_1_COMP_V6_KEY_IP_PROTf 2274
#define ENTRY_1_COMP_V6_KEY_IP_TCP_FLAGSf 2275
#define ENTRY_1_COMP_V6_KEY_L4_PORTf 2276
#define ENTRY_1_COMP_V6_KEY_RSVf 2277
#define ENTRY_1_COMP_V6_KEY_VRFf 2278
#define ENTRY_1_KEYf 2279
#define ENTRY_1_KEY_MODEf 2280
#define ENTRY_1_KEY_TYPEf 2281
#define ENTRY_1_L3MC_V4_KEYf 2282
#define ENTRY_1_L3MC_V4_KEY_DIPf 2283
#define ENTRY_1_L3MC_V4_KEY_L3_IIFf 2284
#define ENTRY_1_L3MC_V4_KEY_RSV0f 2285
#define ENTRY_1_L3MC_V4_KEY_SIP_0f 2286
#define ENTRY_1_L3MC_V4_KEY_SIP_1f 2287
#define ENTRY_1_L3MC_V4_KEY_VRFf 2288
#define ENTRY_1_L3MC_V6_KEYf 2289
#define ENTRY_1_L3MC_V6_KEY_DIP_0f 2290
#define ENTRY_1_L3MC_V6_KEY_DIP_1f 2291
#define ENTRY_1_L3MC_V6_KEY_DIP_2f 2292
#define ENTRY_1_L3MC_V6_KEY_L3_IIFf 2293
#define ENTRY_1_L3MC_V6_KEY_RSVf 2294
#define ENTRY_1_L3MC_V6_KEY_SIP_0f 2295
#define ENTRY_1_L3MC_V6_KEY_SIP_1f 2296
#define ENTRY_1_L3MC_V6_KEY_VRFf 2297
#define ENTRY_1_LPM_V4_KEYf 2298
#define ENTRY_1_LPM_V4_KEY_IP_ADDRf 2299
#define ENTRY_1_LPM_V4_KEY_RSVf 2300
#define ENTRY_1_LPM_V4_KEY_VRFf 2301
#define ENTRY_1_LPM_V6_KEYf 2302
#define ENTRY_1_LPM_V6_KEY_D_IP_ADDR_0f 2303
#define ENTRY_1_LPM_V6_KEY_D_IP_ADDR_1f 2304
#define ENTRY_1_LPM_V6_KEY_D_IP_ADDR_2f 2305
#define ENTRY_1_LPM_V6_KEY_D_IP_ADDR_3f 2306
#define ENTRY_1_LPM_V6_KEY_D_RSVf 2307
#define ENTRY_1_LPM_V6_KEY_D_RSV_0f 2308
#define ENTRY_1_LPM_V6_KEY_D_RSV_1f 2309
#define ENTRY_1_LPM_V6_KEY_D_RSV_2f 2310
#define ENTRY_1_LPM_V6_KEY_D_VRFf 2311
#define ENTRY_1_LPM_V6_KEY_H_IP_ADDR_0f 2312
#define ENTRY_1_LPM_V6_KEY_H_VRFf 2313
#define ENTRY_1_LPM_V6_KEY_S_IP_ADDR_0f 2314
#define ENTRY_1_LPM_V6_KEY_S_IP_ADDR_1f 2315
#define ENTRY_1_LPM_V6_KEY_S_RSV_0f 2316
#define ENTRY_1_LPM_V6_KEY_S_VRFf 2317
#define ENTRY_2f 2318
#define ENTRY_2_COMP_V4_KEYf 2319
#define ENTRY_2_COMP_V4_KEY_IP_ADDRf 2320
#define ENTRY_2_COMP_V4_KEY_IP_FLAGSf 2321
#define ENTRY_2_COMP_V4_KEY_IP_PROTf 2322
#define ENTRY_2_COMP_V4_KEY_IP_TCP_FLAGSf 2323
#define ENTRY_2_COMP_V4_KEY_L4_PORTf 2324
#define ENTRY_2_COMP_V4_KEY_MAC_LWRf 2325
#define ENTRY_2_COMP_V4_KEY_MAC_UPRf 2326
#define ENTRY_2_COMP_V4_KEY_RSV0f 2327
#define ENTRY_2_COMP_V4_KEY_RSV1f 2328
#define ENTRY_2_COMP_V4_KEY_VRF_LWRf 2329
#define ENTRY_2_COMP_V4_KEY_VRF_UPRf 2330
#define ENTRY_2_COMP_V6_KEYf 2331
#define ENTRY_2_COMP_V6_KEY_IP_ADDR_0f 2332
#define ENTRY_2_COMP_V6_KEY_IP_ADDR_1f 2333
#define ENTRY_2_COMP_V6_KEY_IP_ADDR_2f 2334
#define ENTRY_2_COMP_V6_KEY_IP_PROTf 2335
#define ENTRY_2_COMP_V6_KEY_IP_TCP_FLAGSf 2336
#define ENTRY_2_COMP_V6_KEY_L4_PORTf 2337
#define ENTRY_2_COMP_V6_KEY_RSVf 2338
#define ENTRY_2_COMP_V6_KEY_VRFf 2339
#define ENTRY_2_KEYf 2340
#define ENTRY_2_KEY_MODEf 2341
#define ENTRY_2_KEY_TYPEf 2342
#define ENTRY_2_L3MC_V4_KEYf 2343
#define ENTRY_2_L3MC_V4_KEY_DIPf 2344
#define ENTRY_2_L3MC_V4_KEY_L3_IIFf 2345
#define ENTRY_2_L3MC_V4_KEY_RSV0f 2346
#define ENTRY_2_L3MC_V4_KEY_SIP_0f 2347
#define ENTRY_2_L3MC_V4_KEY_SIP_1f 2348
#define ENTRY_2_L3MC_V4_KEY_VRFf 2349
#define ENTRY_2_L3MC_V6_KEYf 2350
#define ENTRY_2_L3MC_V6_KEY_DIP_0f 2351
#define ENTRY_2_L3MC_V6_KEY_DIP_1f 2352
#define ENTRY_2_L3MC_V6_KEY_DIP_2f 2353
#define ENTRY_2_L3MC_V6_KEY_L3_IIFf 2354
#define ENTRY_2_L3MC_V6_KEY_RSVf 2355
#define ENTRY_2_L3MC_V6_KEY_SIP_0f 2356
#define ENTRY_2_L3MC_V6_KEY_SIP_1f 2357
#define ENTRY_2_L3MC_V6_KEY_VRFf 2358
#define ENTRY_2_LPM_V4_KEYf 2359
#define ENTRY_2_LPM_V4_KEY_IP_ADDRf 2360
#define ENTRY_2_LPM_V4_KEY_RSVf 2361
#define ENTRY_2_LPM_V4_KEY_VRFf 2362
#define ENTRY_2_LPM_V6_KEYf 2363
#define ENTRY_2_LPM_V6_KEY_D_IP_ADDR_0f 2364
#define ENTRY_2_LPM_V6_KEY_D_IP_ADDR_1f 2365
#define ENTRY_2_LPM_V6_KEY_D_IP_ADDR_2f 2366
#define ENTRY_2_LPM_V6_KEY_D_IP_ADDR_3f 2367
#define ENTRY_2_LPM_V6_KEY_D_RSVf 2368
#define ENTRY_2_LPM_V6_KEY_D_RSV_0f 2369
#define ENTRY_2_LPM_V6_KEY_D_RSV_1f 2370
#define ENTRY_2_LPM_V6_KEY_D_RSV_2f 2371
#define ENTRY_2_LPM_V6_KEY_D_VRFf 2372
#define ENTRY_2_LPM_V6_KEY_H_IP_ADDR_0f 2373
#define ENTRY_2_LPM_V6_KEY_H_VRFf 2374
#define ENTRY_2_LPM_V6_KEY_S_IP_ADDR_0f 2375
#define ENTRY_2_LPM_V6_KEY_S_IP_ADDR_1f 2376
#define ENTRY_2_LPM_V6_KEY_S_RSV_0f 2377
#define ENTRY_2_LPM_V6_KEY_S_VRFf 2378
#define ENTRY_3f 2379
#define ENTRY_3_COMP_V4_KEYf 2380
#define ENTRY_3_COMP_V4_KEY_IP_ADDRf 2381
#define ENTRY_3_COMP_V4_KEY_IP_FLAGSf 2382
#define ENTRY_3_COMP_V4_KEY_IP_PROTf 2383
#define ENTRY_3_COMP_V4_KEY_IP_TCP_FLAGSf 2384
#define ENTRY_3_COMP_V4_KEY_L4_PORTf 2385
#define ENTRY_3_COMP_V4_KEY_MAC_LWRf 2386
#define ENTRY_3_COMP_V4_KEY_MAC_UPRf 2387
#define ENTRY_3_COMP_V4_KEY_RSV0f 2388
#define ENTRY_3_COMP_V4_KEY_RSV1f 2389
#define ENTRY_3_COMP_V4_KEY_VRF_LWRf 2390
#define ENTRY_3_COMP_V4_KEY_VRF_UPRf 2391
#define ENTRY_3_COMP_V6_KEYf 2392
#define ENTRY_3_COMP_V6_KEY_IP_ADDR_0f 2393
#define ENTRY_3_COMP_V6_KEY_IP_ADDR_1f 2394
#define ENTRY_3_COMP_V6_KEY_IP_ADDR_2f 2395
#define ENTRY_3_COMP_V6_KEY_IP_PROTf 2396
#define ENTRY_3_COMP_V6_KEY_IP_TCP_FLAGSf 2397
#define ENTRY_3_COMP_V6_KEY_L4_PORTf 2398
#define ENTRY_3_COMP_V6_KEY_RSVf 2399
#define ENTRY_3_COMP_V6_KEY_VRFf 2400
#define ENTRY_3_KEYf 2401
#define ENTRY_3_KEY_MODEf 2402
#define ENTRY_3_KEY_TYPEf 2403
#define ENTRY_3_L3MC_V4_KEYf 2404
#define ENTRY_3_L3MC_V4_KEY_DIPf 2405
#define ENTRY_3_L3MC_V4_KEY_L3_IIFf 2406
#define ENTRY_3_L3MC_V4_KEY_RSV0f 2407
#define ENTRY_3_L3MC_V4_KEY_SIP_0f 2408
#define ENTRY_3_L3MC_V4_KEY_SIP_1f 2409
#define ENTRY_3_L3MC_V4_KEY_VRFf 2410
#define ENTRY_3_L3MC_V6_KEYf 2411
#define ENTRY_3_L3MC_V6_KEY_DIP_0f 2412
#define ENTRY_3_L3MC_V6_KEY_DIP_1f 2413
#define ENTRY_3_L3MC_V6_KEY_DIP_2f 2414
#define ENTRY_3_L3MC_V6_KEY_L3_IIFf 2415
#define ENTRY_3_L3MC_V6_KEY_RSVf 2416
#define ENTRY_3_L3MC_V6_KEY_SIP_0f 2417
#define ENTRY_3_L3MC_V6_KEY_SIP_1f 2418
#define ENTRY_3_L3MC_V6_KEY_VRFf 2419
#define ENTRY_3_LPM_V4_KEYf 2420
#define ENTRY_3_LPM_V4_KEY_IP_ADDRf 2421
#define ENTRY_3_LPM_V4_KEY_RSVf 2422
#define ENTRY_3_LPM_V4_KEY_VRFf 2423
#define ENTRY_3_LPM_V6_KEYf 2424
#define ENTRY_3_LPM_V6_KEY_D_IP_ADDR_0f 2425
#define ENTRY_3_LPM_V6_KEY_D_IP_ADDR_1f 2426
#define ENTRY_3_LPM_V6_KEY_D_IP_ADDR_2f 2427
#define ENTRY_3_LPM_V6_KEY_D_IP_ADDR_3f 2428
#define ENTRY_3_LPM_V6_KEY_D_RSVf 2429
#define ENTRY_3_LPM_V6_KEY_D_RSV_0f 2430
#define ENTRY_3_LPM_V6_KEY_D_RSV_1f 2431
#define ENTRY_3_LPM_V6_KEY_D_RSV_2f 2432
#define ENTRY_3_LPM_V6_KEY_D_VRFf 2433
#define ENTRY_3_LPM_V6_KEY_H_IP_ADDR_0f 2434
#define ENTRY_3_LPM_V6_KEY_H_VRFf 2435
#define ENTRY_3_LPM_V6_KEY_S_IP_ADDR_0f 2436
#define ENTRY_3_LPM_V6_KEY_S_IP_ADDR_1f 2437
#define ENTRY_3_LPM_V6_KEY_S_RSV_0f 2438
#define ENTRY_3_LPM_V6_KEY_S_VRFf 2439
#define ENTRY_4f 2440
#define ENTRY_5f 2441
#define ENTRY_6f 2442
#define ENTRY_7f 2443
#define ENTRY_8f 2444
#define ENTRY_9f 2445
#define ENTRY_COUNTf 2446
#define ENTRY_DONEf 2447
#define ENTRY_IDXf 2448
#define ENTRY_IDX_BNK_0f 2449
#define ENTRY_IDX_BNK_1f 2450
#define ENTRY_INFO_UPPERf 2451
#define ENTRY_TYPEf 2452
#define ENTRY_TYPE_COPYf 2453
#define ENTRY_VALIDf 2454
#define EN_CFAP_COLLISIONf 2455
#define EN_CFAP_FULLf 2456
#define EN_CHIP_RESETf 2457
#define EN_COR_ERR_RPTf 2458
#define EN_EFILTERf 2459
#define EN_IFILTERf 2460
#define EN_IPROC_RESETf 2461
#define EN_LINK_INTERRUPTION_STATUSf 2462
#define EN_LOCAL_FAULT_STATUSf 2463
#define EN_NIC_SMB_ADDR0f 2464
#define EN_NIC_SMB_ADDR1f 2465
#define EN_NIC_SMB_ADDR2f 2466
#define EN_NIC_SMB_ADDR3f 2467
#define EN_NIC_SMB_ADDR_0f 2468
#define EN_PAXB_RESETf 2469
#define EN_REMOTE_FAULT_STATUSf 2470
#define EN_RX_CDC_DOUBLE_BIT_ERRf 2471
#define EN_RX_CDC_SINGLE_BIT_ERRf 2472
#define EN_RX_MSG_OVERFLOWf 2473
#define EN_RX_PKT_OVERFLOWf 2474
#define EN_TS_ENTRY_VALIDf 2475
#define EN_TX_CDC_DOUBLE_BIT_ERRf 2476
#define EN_TX_CDC_SINGLE_BIT_ERRf 2477
#define EN_TX_LLFC_MSG_OVERFLOWf 2478
#define EN_TX_PKT_OVERFLOWf 2479
#define EN_TX_PKT_UNDERFLOWf 2480
#define EN_TX_TS_FIFO_OVERFLOWf 2481
#define EOPf 2482
#define EOP_BITMAPf 2483
#define EOP_BMP_NEXTf 2484
#define EOP_CELL_PREFETCH_FIFO_OVERFLOW_IDf 2485
#define EOP_CELL_PREFETCH_FIFO_OVERFLOW_INTR_ENf 2486
#define EOP_CELL_PREFETCH_FIFO_OVERFLOW_INTR_OVRf 2487
#define EOP_CELL_PREFETCH_FIFO_OVERFLOW_INTR_STATf 2488
#define EOP_CELL_PREFETCH_FIFO_UNDERFLOW_IDf 2489
#define EOP_CELL_PREFETCH_FIFO_UNDERFLOW_INTR_ENf 2490
#define EOP_CELL_PREFETCH_FIFO_UNDERFLOW_INTR_OVRf 2491
#define EOP_CELL_PREFETCH_FIFO_UNDERFLOW_INTR_STATf 2492
#define EPMOD_BUS_PARITY_ENf 2493
#define EPMOD_FORCE_ERRORf 2494
#define EPOCHf 2495
#define EPOCH_DURATIONf 2496
#define EPORT_CELL_CREDITSf 2497
#define EPORT_CELL_THRESHOLDf 2498
#define EPOSTf 2499
#define EP_DISCARDf 2500
#define EP_EFPBUF_COR_ERR_RPTf 2501
#define EP_INTERFACE_HEADER_ENDIANESSf 2502
#define EP_INTERFACE_PAYLOAD_ENDIANESSf 2503
#define EP_PERST_Bf 2504
#define EP_TO_CPU_ALIGNMENT_BYTESf 2505
#define EP_TO_CPU_HEADER_SIZEf 2506
#define ERRBITf 2507
#define ERRORf 2508
#define ERROR_TYPEf 2509
#define ERR_CODEf 2510
#define ERR_FIFOf 2511
#define ERR_MULTf 2512
#define ERR_STATUSf 2513
#define ERR_TYPEf 2514
#define ERR_TYPE_ACK_DATA_BEAT_GTMAXf 2515
#define ERR_TYPE_ACK_OPCODE_MISMATCHf 2516
#define ERR_TYPE_AXI_RESP_ERRf 2517
#define ERR_TYPE_AXI_SLAVE_ABORTf 2518
#define ERR_TYPE_CMD_DLEN_IS_INVALIDf 2519
#define ERR_TYPE_CMD_MEM_ECC_ERRf 2520
#define ERR_TYPE_CMD_MEM_RD_ACCESS_INVALIDf 2521
#define ERR_TYPE_CMD_OPCODE_IS_INVALIDf 2522
#define ERR_TYPE_MESSAGE_ERRf 2523
#define ERR_TYPE_MESSAGE_ERR_CODEf 2524
#define ERR_TYPE_NACKf 2525
#define ERR_TYPE_RESP_MEM_ECC_ERRf 2526
#define ERR_TYPE_SBUS_TIMEOUTf 2527
#define ERR_TYPE_SW_ABORTf 2528
#define ERSPANv_ERSPAN_HEADER_DAf 2529
#define ERSPANv_ERSPAN_HEADER_DA_SAf 2530
#define ERSPANv_ERSPAN_HEADER_ETYPEf 2531
#define ERSPANv_ERSPAN_HEADER_ETYPE_V4_GREf 2532
#define ERSPANv_ERSPAN_HEADER_GREf 2533
#define ERSPANv_ERSPAN_HEADER_SAf 2534
#define ERSPANv_ERSPAN_HEADER_V4f 2535
#define ERSPANv_ERSPAN_HEADER_VLAN_TAGf 2536
#define ERSPAN_V6v_ERSPAN_HEADER_DAf 2537
#define ERSPAN_V6v_ERSPAN_HEADER_DA_SAf 2538
#define ERSPAN_V6v_ERSPAN_HEADER_ETYPEf 2539
#define ERSPAN_V6v_ERSPAN_HEADER_GREf 2540
#define ERSPAN_V6v_ERSPAN_HEADER_SAf 2541
#define ERSPAN_V6v_ERSPAN_HEADER_V6f 2542
#define ERSPAN_V6v_ERSPAN_HEADER_V6_GREf 2543
#define ERSPAN_V6v_ERSPAN_HEADER_VLAN_TAGf 2544
#define ETHERTYPEf 2545
#define ETHERTYPE_MASKf 2546
#define ETRAP_ENf 2547
#define ETRAP_EVENT_FIFOf 2548
#define ETRAP_EVENT_FIFO_ECC_CORRUPTf 2549
#define ETRAP_EVENT_FIFO_ECC_ENf 2550
#define ETRAP_FILTER_0_TABLEf 2551
#define ETRAP_FILTER_0_TABLE_ECC_CORRUPTf 2552
#define ETRAP_FILTER_0_TABLE_ECC_ENf 2553
#define ETRAP_FILTER_1_TABLEf 2554
#define ETRAP_FILTER_1_TABLE_ECC_CORRUPTf 2555
#define ETRAP_FILTER_1_TABLE_ECC_ENf 2556
#define ETRAP_FILTER_2_TABLEf 2557
#define ETRAP_FILTER_2_TABLE_ECC_CORRUPTf 2558
#define ETRAP_FILTER_2_TABLE_ECC_ENf 2559
#define ETRAP_FILTER_3_TABLEf 2560
#define ETRAP_FILTER_3_TABLE_ECC_CORRUPTf 2561
#define ETRAP_FILTER_3_TABLE_ECC_ENf 2562
#define ETRAP_FLOW_COUNT_LEFT_TABLEf 2563
#define ETRAP_FLOW_COUNT_LEFT_TABLE_ECC_CORRUPTf 2564
#define ETRAP_FLOW_COUNT_LEFT_TABLE_ECC_ENf 2565
#define ETRAP_FLOW_COUNT_RIGHT_TABLEf 2566
#define ETRAP_FLOW_COUNT_RIGHT_TABLE_ECC_CORRUPTf 2567
#define ETRAP_FLOW_COUNT_RIGHT_TABLE_ECC_ENf 2568
#define ETRAP_FLOW_HASH_L0_TABLEf 2569
#define ETRAP_FLOW_HASH_L0_TABLE_ECC_CORRUPTf 2570
#define ETRAP_FLOW_HASH_L0_TABLE_ECC_ENf 2571
#define ETRAP_FLOW_HASH_L1_TABLEf 2572
#define ETRAP_FLOW_HASH_L1_TABLE_ECC_CORRUPTf 2573
#define ETRAP_FLOW_HASH_L1_TABLE_ECC_ENf 2574
#define ETRAP_FLOW_HASH_L2_TABLEf 2575
#define ETRAP_FLOW_HASH_L2_TABLE_ECC_CORRUPTf 2576
#define ETRAP_FLOW_HASH_L2_TABLE_ECC_ENf 2577
#define ETRAP_FLOW_HASH_L3_TABLEf 2578
#define ETRAP_FLOW_HASH_L3_TABLE_ECC_CORRUPTf 2579
#define ETRAP_FLOW_HASH_L3_TABLE_ECC_ENf 2580
#define ETRAP_FLOW_HASH_L4_TABLEf 2581
#define ETRAP_FLOW_HASH_L4_TABLE_ECC_CORRUPTf 2582
#define ETRAP_FLOW_HASH_L4_TABLE_ECC_ENf 2583
#define ETRAP_FLOW_HASH_R0_TABLEf 2584
#define ETRAP_FLOW_HASH_R0_TABLE_ECC_CORRUPTf 2585
#define ETRAP_FLOW_HASH_R0_TABLE_ECC_ENf 2586
#define ETRAP_FLOW_HASH_R1_TABLEf 2587
#define ETRAP_FLOW_HASH_R1_TABLE_ECC_CORRUPTf 2588
#define ETRAP_FLOW_HASH_R1_TABLE_ECC_ENf 2589
#define ETRAP_FLOW_HASH_R2_TABLEf 2590
#define ETRAP_FLOW_HASH_R2_TABLE_ECC_CORRUPTf 2591
#define ETRAP_FLOW_HASH_R2_TABLE_ECC_ENf 2592
#define ETRAP_FLOW_HASH_R3_TABLEf 2593
#define ETRAP_FLOW_HASH_R3_TABLE_ECC_CORRUPTf 2594
#define ETRAP_FLOW_HASH_R3_TABLE_ECC_ENf 2595
#define ETRAP_FLOW_HASH_R4_TABLEf 2596
#define ETRAP_FLOW_HASH_R4_TABLE_ECC_CORRUPTf 2597
#define ETRAP_FLOW_HASH_R4_TABLE_ECC_ENf 2598
#define ETRAP_INTERVALf 2599
#define ETRAP_INTR_P0_T0f 2600
#define ETRAP_INTR_P0_T1f 2601
#define ETRAP_INTR_P1_T0f 2602
#define ETRAP_INTR_P1_T1f 2603
#define ETRAP_INTR_P2_T0f 2604
#define ETRAP_INTR_P2_T1f 2605
#define ETRAP_INTR_P3_T0f 2606
#define ETRAP_INTR_P3_T1f 2607
#define ETRAP_MONITOR_ENABLEf 2608
#define ETRAP_MPB_COLOR_UPDATE_ENf 2609
#define EVENT_BUSf 2610
#define EVENT_FIFO_0_ECC_CORRUPTf 2611
#define EVENT_FIFO_0_ECC_ENABLEf 2612
#define EVENT_FIFO_0_ERR1_RPT_ENf 2613
#define EVENT_FIFO_0_READ_FAILf 2614
#define EVENT_FIFO_0_UNCORRECTED_ECC_ERRf 2615
#define EVENT_FIFO_0_WRITE_FAILf 2616
#define EVENT_FIFO_1_ECC_CORRUPTf 2617
#define EVENT_FIFO_1_ECC_ENABLEf 2618
#define EVENT_FIFO_1_ERR1_RPT_ENf 2619
#define EVENT_FIFO_1_READ_FAILf 2620
#define EVENT_FIFO_1_UNCORRECTED_ECC_ERRf 2621
#define EVENT_FIFO_1_WRITE_FAILf 2622
#define EVENT_FIFO_2_READ_FAILf 2623
#define EVENT_FIFO_2_UNCORRECTED_ECC_ERRf 2624
#define EVENT_FIFO_2_WRITE_FAILf 2625
#define EVENT_FIFO_3_READ_FAILf 2626
#define EVENT_FIFO_3_UNCORRECTED_ECC_ERRf 2627
#define EVENT_FIFO_3_WRITE_FAILf 2628
#define EVENT_FIFO_CTRL_0_UNCORRECTED_ECC_ERRf 2629
#define EVENT_FIFO_CTRL_1_UNCORRECTED_ECC_ERRf 2630
#define EVENT_FIFO_CTRL_2_UNCORRECTED_ECC_ERRf 2631
#define EVENT_FIFO_CTRL_3_UNCORRECTED_ECC_ERRf 2632
#define EVENT_FIFO_DATA_0_UNCORRECTED_ECC_ERRf 2633
#define EVENT_FIFO_DATA_1_UNCORRECTED_ECC_ERRf 2634
#define EVENT_FIFO_DATA_2_UNCORRECTED_ECC_ERRf 2635
#define EVENT_FIFO_DATA_3_UNCORRECTED_ECC_ERRf 2636
#define EVENT_FIFO_DATA_ECC_FORCE_ERRf 2637
#define EVENT_FIFO_ECC_ENf 2638
#define EVENT_FIFO_ECC_FORCE_ERRf 2639
#define EVENT_FIFO_EN_COR_ERR_RPTf 2640
#define EVENT_FIFO_ERRf 2641
#define EVENT_FIFO_OVERRUNf 2642
#define EVENT_FIFO_SER_ERRf 2643
#define EVENT_FIFO_THRESHOLDf 2644
#define EVENT_FIFO_TMf 2645
#define EVENT_GROUP_VECTORf 2646
#define EVENT_IDf 2647
#define EVICTION_EVENTv_BITMAPf 2648
#define EXACT_MATCH_CLASS_IDf 2649
#define EXACT_MATCH_LOGICAL_TABLE_IDf 2650
#define EXACT_MATCH_LOGICAL_TABLE_ID_MASKf 2651
#define EXACT_MATCH_QOS_ACTIONS_PROFILE_1BIT_ERROR_REPORTf 2652
#define EXACT_MATCH_QOS_ACTIONS_PROFILE_ECC_ENf 2653
#define EXACT_MATCH_REDIRECT_SETf 2654
#define EXACT_MATCH_REDIRECT_SET_ENABLEf 2655
#define EXCESS_THDf 2656
#define EXCLUDE_ALL_RESERVED_LABELS_FROM_MPLS_HASHf 2657
#define EXIT_LAGGING_THDf 2658
#define EXIT_TCT_MMU_CELL_THRESHOLDf 2659
#define EXIT_TCT_TIMERf 2660
#define EXPf 2661
#define EXPECTED_FLAGSf 2662
#define EXPECTED_FLAGS_MASKf 2663
#define EXPECTED_INNER_MAC_DAf 2664
#define EXPECTED_INNER_MAC_DA_MASKf 2665
#define EXPECTED_L3_IIFf 2666
#define EXPECTED_READ_DATAf 2667
#define EXP_DATAf 2668
#define EXP_HEADERf 2669
#define EXTENDED_HIG2_ENf 2670
#define F1f 2671
#define F1_MASKf 2672
#define F2f 2673
#define F2_MASKf 2674
#define F3f 2675
#define F3_MASKf 2676
#define FAILOVER_SET_SIZEf 2677
#define FAP_DUPLICATE_PTRf 2678
#define FAP_DUPLICATE_PTR_MASKf 2679
#define FAP_FULL_RESET_POINTf 2680
#define FAP_FULL_SET_POINTf 2681
#define FAP_OVERFLOWf 2682
#define FAP_OVERFLOW_MASKf 2683
#define FAST_TRUNK_PORTS_1f 2684
#define FAST_TRUNK_PORTS_2f 2685
#define FAS_ACCESS_DISABLE_OTP_OVERRIDE_ENf 2686
#define FAS_ACCESS_DISABLE_OTP_OVERRIDE_VALf 2687
#define FAS_CLEAR_FAIL_INTRf 2688
#define FAS_CLEAR_PASS_INTRf 2689
#define FAS_ENABLE_OTP_OVERRIDE_ENf 2690
#define FAS_ENABLE_OTP_OVERRIDE_VALf 2691
#define FAS_PACKET_FORWARD_ENf 2692
#define FAS_VERIFY_STATUSf 2693
#define FAULT_SOURCE_FOR_TXf 2694
#define FCLf 2695
#define FCUf 2696
#define FC_ENf 2697
#define FC_PAUSEf 2698
#define FC_TYPEf 2699
#define FDR_INTERRUPTf 2700
#define FEC_ARCHf 2701
#define FID_IDf 2702
#define FIELDS_ACTIONf 2703
#define FIELD_10_MASKf 2704
#define FIELD_10_TYPEf 2705
#define FIELD_11_MASKf 2706
#define FIELD_11_TYPEf 2707
#define FIELD_12_MASKf 2708
#define FIELD_12_TYPEf 2709
#define FIELD_13_MASKf 2710
#define FIELD_13_TYPEf 2711
#define FIELD_16BIT_0_INDEXf 2712
#define FIELD_16BIT_0_SHIFTf 2713
#define FIELD_16BIT_0_SIZEf 2714
#define FIELD_16BIT_0_STARTf 2715
#define FIELD_16BIT_10_INDEXf 2716
#define FIELD_16BIT_10_SHIFTf 2717
#define FIELD_16BIT_10_SIZEf 2718
#define FIELD_16BIT_10_STARTf 2719
#define FIELD_16BIT_11_INDEXf 2720
#define FIELD_16BIT_11_SHIFTf 2721
#define FIELD_16BIT_11_SIZEf 2722
#define FIELD_16BIT_11_STARTf 2723
#define FIELD_16BIT_1_INDEXf 2724
#define FIELD_16BIT_1_SHIFTf 2725
#define FIELD_16BIT_1_SIZEf 2726
#define FIELD_16BIT_1_STARTf 2727
#define FIELD_16BIT_2_INDEXf 2728
#define FIELD_16BIT_2_SHIFTf 2729
#define FIELD_16BIT_2_SIZEf 2730
#define FIELD_16BIT_2_STARTf 2731
#define FIELD_16BIT_3_INDEXf 2732
#define FIELD_16BIT_3_SHIFTf 2733
#define FIELD_16BIT_3_SIZEf 2734
#define FIELD_16BIT_3_STARTf 2735
#define FIELD_16BIT_4_INDEXf 2736
#define FIELD_16BIT_4_SHIFTf 2737
#define FIELD_16BIT_4_SIZEf 2738
#define FIELD_16BIT_4_STARTf 2739
#define FIELD_16BIT_5_INDEXf 2740
#define FIELD_16BIT_5_SHIFTf 2741
#define FIELD_16BIT_5_SIZEf 2742
#define FIELD_16BIT_5_STARTf 2743
#define FIELD_16BIT_6_INDEXf 2744
#define FIELD_16BIT_6_SHIFTf 2745
#define FIELD_16BIT_6_SIZEf 2746
#define FIELD_16BIT_6_STARTf 2747
#define FIELD_16BIT_7_INDEXf 2748
#define FIELD_16BIT_7_SHIFTf 2749
#define FIELD_16BIT_7_SIZEf 2750
#define FIELD_16BIT_7_STARTf 2751
#define FIELD_16BIT_8_INDEXf 2752
#define FIELD_16BIT_8_SHIFTf 2753
#define FIELD_16BIT_8_SIZEf 2754
#define FIELD_16BIT_8_STARTf 2755
#define FIELD_16BIT_9_INDEXf 2756
#define FIELD_16BIT_9_SHIFTf 2757
#define FIELD_16BIT_9_SIZEf 2758
#define FIELD_16BIT_9_STARTf 2759
#define FIELD_1_DATAf 2760
#define FIELD_1_MASKf 2761
#define FIELD_1_OFFSETf 2762
#define FIELD_1_TYPEf 2763
#define FIELD_2_DATAf 2764
#define FIELD_2_MASKf 2765
#define FIELD_2_OFFSETf 2766
#define FIELD_2_TYPEf 2767
#define FIELD_32BIT_0_INDEXf 2768
#define FIELD_32BIT_0_SHIFTf 2769
#define FIELD_32BIT_0_SIZEf 2770
#define FIELD_32BIT_0_STARTf 2771
#define FIELD_32BIT_10_INDEXf 2772
#define FIELD_32BIT_10_SHIFTf 2773
#define FIELD_32BIT_10_SIZEf 2774
#define FIELD_32BIT_10_STARTf 2775
#define FIELD_32BIT_11_INDEXf 2776
#define FIELD_32BIT_11_SHIFTf 2777
#define FIELD_32BIT_11_SIZEf 2778
#define FIELD_32BIT_11_STARTf 2779
#define FIELD_32BIT_1_INDEXf 2780
#define FIELD_32BIT_1_SHIFTf 2781
#define FIELD_32BIT_1_SIZEf 2782
#define FIELD_32BIT_1_STARTf 2783
#define FIELD_32BIT_2_INDEXf 2784
#define FIELD_32BIT_2_SHIFTf 2785
#define FIELD_32BIT_2_SIZEf 2786
#define FIELD_32BIT_2_STARTf 2787
#define FIELD_32BIT_3_INDEXf 2788
#define FIELD_32BIT_3_SHIFTf 2789
#define FIELD_32BIT_3_SIZEf 2790
#define FIELD_32BIT_3_STARTf 2791
#define FIELD_32BIT_4_INDEXf 2792
#define FIELD_32BIT_4_SHIFTf 2793
#define FIELD_32BIT_4_SIZEf 2794
#define FIELD_32BIT_4_STARTf 2795
#define FIELD_32BIT_5_INDEXf 2796
#define FIELD_32BIT_5_SHIFTf 2797
#define FIELD_32BIT_5_SIZEf 2798
#define FIELD_32BIT_5_STARTf 2799
#define FIELD_32BIT_6_INDEXf 2800
#define FIELD_32BIT_6_SHIFTf 2801
#define FIELD_32BIT_6_SIZEf 2802
#define FIELD_32BIT_6_STARTf 2803
#define FIELD_32BIT_7_INDEXf 2804
#define FIELD_32BIT_7_SHIFTf 2805
#define FIELD_32BIT_7_SIZEf 2806
#define FIELD_32BIT_7_STARTf 2807
#define FIELD_32BIT_8_INDEXf 2808
#define FIELD_32BIT_8_SHIFTf 2809
#define FIELD_32BIT_8_SIZEf 2810
#define FIELD_32BIT_8_STARTf 2811
#define FIELD_32BIT_9_INDEXf 2812
#define FIELD_32BIT_9_SHIFTf 2813
#define FIELD_32BIT_9_SIZEf 2814
#define FIELD_32BIT_9_STARTf 2815
#define FIELD_3_MASKf 2816
#define FIELD_3_TYPEf 2817
#define FIELD_4_MASKf 2818
#define FIELD_4_TYPEf 2819
#define FIELD_5_MASKf 2820
#define FIELD_5_TYPEf 2821
#define FIELD_6_MASKf 2822
#define FIELD_6_TYPEf 2823
#define FIELD_7_MASKf 2824
#define FIELD_7_TYPEf 2825
#define FIELD_8_MASKf 2826
#define FIELD_8_TYPEf 2827
#define FIELD_9_MASKf 2828
#define FIELD_9_TYPEf 2829
#define FIELD_Af 2830
#define FIELD_Bf 2831
#define FIELD_Cf 2832
#define FIELD_Df 2833
#define FIELD_Ef 2834
#define FIELD_SELECTf 2835
#define FIFODMA_CH0_1BIT_ECCERRf 2836
#define FIFODMA_CH0_2BIT_ECCERRf 2837
#define FIFODMA_CH10_1BIT_ECCERRf 2838
#define FIFODMA_CH10_2BIT_ECCERRf 2839
#define FIFODMA_CH11_1BIT_ECCERRf 2840
#define FIFODMA_CH11_2BIT_ECCERRf 2841
#define FIFODMA_CH1_1BIT_ECCERRf 2842
#define FIFODMA_CH1_2BIT_ECCERRf 2843
#define FIFODMA_CH2_1BIT_ECCERRf 2844
#define FIFODMA_CH2_2BIT_ECCERRf 2845
#define FIFODMA_CH3_1BIT_ECCERRf 2846
#define FIFODMA_CH3_2BIT_ECCERRf 2847
#define FIFODMA_CH4_1BIT_ECCERRf 2848
#define FIFODMA_CH4_2BIT_ECCERRf 2849
#define FIFODMA_CH5_1BIT_ECCERRf 2850
#define FIFODMA_CH5_2BIT_ECCERRf 2851
#define FIFODMA_CH6_1BIT_ECCERRf 2852
#define FIFODMA_CH6_2BIT_ECCERRf 2853
#define FIFODMA_CH7_1BIT_ECCERRf 2854
#define FIFODMA_CH7_2BIT_ECCERRf 2855
#define FIFODMA_CH8_1BIT_ECCERRf 2856
#define FIFODMA_CH8_2BIT_ECCERRf 2857
#define FIFODMA_CH9_1BIT_ECCERRf 2858
#define FIFODMA_CH9_2BIT_ECCERRf 2859
#define FIFO_0_LEVELf 2860
#define FIFO_0_WATERMARKf 2861
#define FIFO_1_LEVELf 2862
#define FIFO_1_WATERMARKf 2863
#define FIFO_2_LEVELf 2864
#define FIFO_2_WATERMARKf 2865
#define FIFO_3_LEVELf 2866
#define FIFO_3_WATERMARKf 2867
#define FIFO_CH0_DMA_INTRf 2868
#define FIFO_CH10_DMA_INTRf 2869
#define FIFO_CH11_DMA_INTRf 2870
#define FIFO_CH1_DMA_INTRf 2871
#define FIFO_CH2_DMA_INTRf 2872
#define FIFO_CH3_DMA_INTRf 2873
#define FIFO_CH4_DMA_INTRf 2874
#define FIFO_CH5_DMA_INTRf 2875
#define FIFO_CH6_DMA_INTRf 2876
#define FIFO_CH7_DMA_INTRf 2877
#define FIFO_CH8_DMA_INTRf 2878
#define FIFO_CH9_DMA_INTRf 2879
#define FIFO_COUNTf 2880
#define FIFO_COUNT_SELf 2881
#define FIFO_COUNT_WATERMARKf 2882
#define FIFO_COUNT_WATERMARK_PORT0f 2883
#define FIFO_COUNT_WATERMARK_PORT1f 2884
#define FIFO_COUNT_WATERMARK_PORT2f 2885
#define FIFO_COUNT_WATERMARK_PORT3f 2886
#define FIFO_DATAf 2887
#define FIFO_EMPTYf 2888
#define FIFO_EMPTY_PORT0f 2889
#define FIFO_EMPTY_PORT1f 2890
#define FIFO_EMPTY_PORT2f 2891
#define FIFO_EMPTY_PORT3f 2892
#define FIFO_ENABLEf 2893
#define FIFO_FULLf 2894
#define FIFO_FULL_PORT0f 2895
#define FIFO_FULL_PORT1f 2896
#define FIFO_FULL_PORT2f 2897
#define FIFO_FULL_PORT3f 2898
#define FIFO_NOT_EMPTYf 2899
#define FIFO_OVERFLOWf 2900
#define FIFO_OVERRUN_ERRf 2901
#define FIFO_OVERRUN_ERR_PORT0f 2902
#define FIFO_OVERRUN_ERR_PORT1f 2903
#define FIFO_OVERRUN_ERR_PORT2f 2904
#define FIFO_OVERRUN_ERR_PORT3f 2905
#define FIFO_PARITY_ERRORf 2906
#define FIFO_RDPTRf 2907
#define FIFO_READf 2908
#define FIFO_RESETf 2909
#define FIFO_UNDERFLOWf 2910
#define FIFO_UNDERRUN_ERRf 2911
#define FIFO_UNDERRUN_ERR_PORT0f 2912
#define FIFO_UNDERRUN_ERR_PORT1f 2913
#define FIFO_UNDERRUN_ERR_PORT2f 2914
#define FIFO_UNDERRUN_ERR_PORT3f 2915
#define FIFO_WRPTRf 2916
#define FILTER_0_HASH_ROTRf 2917
#define FILTER_0_HASH_SELf 2918
#define FILTER_1_HASH_ROTRf 2919
#define FILTER_1_HASH_SELf 2920
#define FILTER_2_HASH_ROTRf 2921
#define FILTER_2_HASH_SELf 2922
#define FILTER_3_HASH_ROTRf 2923
#define FILTER_3_HASH_SELf 2924
#define FILTER_ENABLEf 2925
#define FIRSTf 2926
#define FIRSTPICKf 2927
#define FIRST_ERR_ADDRESSf 2928
#define FIRST_ERR_ADDRESS_HOST_MEMf 2929
#define FIRST_ERR_ADDRESS_OF_HOSTRD_MEMf 2930
#define FIRST_ERR_ADDR_OF_DATA_MEMf 2931
#define FIRST_ERR_ADDR_OF_LLIST_MEMf 2932
#define FIRST_INTERRUPT_IDf 2933
#define FIRST_OVERFLOW_COUNTER_IDf 2934
#define FIRST_OVERFLOW_PORT_IDf 2935
#define FIRST_UNDERFLOW_COUNTER_IDf 2936
#define FIRST_UNDERFLOW_PORT_IDf 2937
#define FIVE_CELL_CPU_SPACINGf 2938
#define FIXED_DATA0f 2939
#define FIXED_DATA1f 2940
#define FIXED_MODEf 2941
#define FLAGf 2942
#define FLAGS_MISMATCH_DROPf 2943
#define FLAG_ONf 2944
#define FLEX_COUNTERf 2945
#define FLEX_CTRf 2946
#define FLEX_CTR_ACTIONf 2947
#define FLEX_CTR_ACTION_0f 2948
#define FLEX_CTR_ACTION_1f 2949
#define FLEX_CTR_ACTION_2f 2950
#define FLEX_CTR_ACTION_3f 2951
#define FLEX_CTR_ACTION_ENf 2952
#define FLEX_CTR_ACTION_SELf 2953
#define FLEX_CTR_NULL_THRESHOLDf 2954
#define FLEX_CTR_OBJECTf 2955
#define FLOWCONTROL_REQ_FULLf 2956
#define FLOWSET_ECC_ENf 2957
#define FLOWSET_EN_COR_ERR_RPTf 2958
#define FLOWSET_MEMBER_ECC_ENf 2959
#define FLOWSET_MEMBER_EN_COR_ERR_RPTf 2960
#define FLOWSET_TIMESTAMP_PAGE_ECC_ENf 2961
#define FLOWSET_TIMESTAMP_PAGE_EN_COR_ERR_RPTf 2962
#define FLOW_CONTROL_EVENTSf 2963
#define FLOW_COUNT_CLEARf 2964
#define FLOW_COUNT_ENf 2965
#define FLOW_LABELf 2966
#define FLOW_LABEL_SELf 2967
#define FLOW_SET_BASEf 2968
#define FLOW_SET_SIZEf 2969
#define FLUSHf 2970
#define FLUSHMODEf 2971
#define FLUSH_DESC_Qf 2972
#define FLUSH_DONEf 2973
#define FLUSH_EPINTFBUFf 2974
#define FLUSH_IP_INTF_BUFFERf 2975
#define FMT0f 2976
#define FMT1f 2977
#define FMT2f 2978
#define FMT3f 2979
#define FMT4f 2980
#define FMT5f 2981
#define FMT6f 2982
#define FMT7f 2983
#define FN0f 2984
#define FN1f 2985
#define FORCE_CELLQ_FL_INIT_DONEf 2986
#define FORCE_COSMASKf 2987
#define FORCE_DOUBLE_BIT_ERR_IN_CMD_MEMf 2988
#define FORCE_DOUBLE_BIT_ERR_IN_RESP_MEMf 2989
#define FORCE_ERRf 2990
#define FORCE_INIT_DONEf 2991
#define FORCE_ITS_SIGN_FROM_TSf 2992
#define FORCE_LINK_INTERRUPT_OSf 2993
#define FORCE_LOCAL_FAULT_OSf 2994
#define FORCE_PFC_XONf 2995
#define FORCE_PKTQ_FL_INIT_DONEf 2996
#define FORCE_REMOTE_FAULT_OSf 2997
#define FORCE_SINGLE_BIT_ERR_IN_CMD_MEMf 2998
#define FORCE_SINGLE_BIT_ERR_IN_RESP_MEMf 2999
#define FORCE_SLICE_ENf 3000
#define FORCE_STATIC_MH_PFMf 3001
#define FORCE_XOR_GENf 3002
#define FORWARDING_TYPEf 3003
#define FORWARDING_TYPE_MASKf 3004
#define FOUR_CELL_CPU_SPACINGf 3005
#define FP_REFRESH_ENABLEf 3006
#define FP_REFRESH_MODEf 3007
#define FRAGMENT_IDf 3008
#define FRAG_ID_MASKf 3009
#define FREE_BITMAPf 3010
#define FREE_BLOCKSf 3011
#define FREE_CB_PTR0f 3012
#define FREE_CB_PTR1f 3013
#define FREFEFF_INFOf 3014
#define FREQCOUNTER_PRESCALEf 3015
#define FREQCOUNTER_SOURCE_SELf 3016
#define FROM_REMOTE_CPU_ENf 3017
#define FSM_STATEf 3018
#define FULLf 3019
#define FULLSTATUSf 3020
#define FULL_KEYf 3021
#define FULL_MASKf 3022
#define FUNCTION_NUMf 3023
#define GEN_DCNf 3024
#define GLBCFG_INT_ENf 3025
#define GLBCFG_INT_SETf 3026
#define GLB_INT_STATf 3027
#define GLOBAL_MASKf 3028
#define GLOBAL_MASK_ENABLEf 3029
#define GMII_LPI_PREDICT_MODE_ENf 3030
#define GMII_LPI_PREDICT_THRESHOLDf 3031
#define GOOD_WAS_LOWf 3032
#define GP_PRB_OEf 3033
#define GREEN_SP0f 3034
#define GREEN_SP1f 3035
#define GREEN_SP2f 3036
#define GREEN_SP3f 3037
#define GREEN_TO_PID_SETf 3038
#define GREEN_TO_PID_SET_ENABLEf 3039
#define GRE_KEY_ENTROPY_SIZEf 3040
#define GRE_PROTOCOL_IOAMf 3041
#define GRE_PROTOCOL_IOAM_VALIDf 3042
#define GROUP_ALT_NHI_MEMBERS_0_TO_12_ECC_ENf 3043
#define GROUP_ALT_NHI_MEMBERS_0_TO_12_EN_COR_ERR_RPTf 3044
#define GROUP_ALT_NHI_MEMBERS_13_TO_25_ECC_ENf 3045
#define GROUP_ALT_NHI_MEMBERS_13_TO_25_EN_COR_ERR_RPTf 3046
#define GROUP_ALT_NHI_MEMBERS_26_TO_38_ECC_ENf 3047
#define GROUP_ALT_NHI_MEMBERS_26_TO_38_EN_COR_ERR_RPTf 3048
#define GROUP_ALT_NHI_MEMBERS_39_TO_51_ECC_ENf 3049
#define GROUP_ALT_NHI_MEMBERS_39_TO_51_EN_COR_ERR_RPTf 3050
#define GROUP_ALT_NHI_MEMBERS_52_TO_63_ECC_ENf 3051
#define GROUP_ALT_NHI_MEMBERS_52_TO_63_EN_COR_ERR_RPTf 3052
#define GROUP_ALT_PORT_TO_MEMBERS_0_TO_15_ECC_ENf 3053
#define GROUP_ALT_PORT_TO_MEMBERS_0_TO_15_EN_COR_ERR_RPTf 3054
#define GROUP_ALT_PORT_TO_MEMBERS_16_TO_31_ECC_ENf 3055
#define GROUP_ALT_PORT_TO_MEMBERS_16_TO_31_EN_COR_ERR_RPTf 3056
#define GROUP_ALT_PORT_TO_MEMBERS_32_TO_47_ECC_ENf 3057
#define GROUP_ALT_PORT_TO_MEMBERS_32_TO_47_EN_COR_ERR_RPTf 3058
#define GROUP_ALT_PORT_TO_MEMBERS_48_TO_63_ECC_ENf 3059
#define GROUP_ALT_PORT_TO_MEMBERS_48_TO_63_EN_COR_ERR_RPTf 3060
#define GROUP_MEMBERSHIP_ECC_ENf 3061
#define GROUP_MEMBERSHIP_EN_COR_ERR_RPTf 3062
#define GROUP_MEMBERSHIP_POINTERf 3063
#define GROUP_MONITOR_CONTROL_ECC_ENf 3064
#define GROUP_MONITOR_CONTROL_EN_COR_ERR_RPTf 3065
#define GROUP_NHI_MEMBERS_0_TO_12_ECC_ENf 3066
#define GROUP_NHI_MEMBERS_0_TO_12_EN_COR_ERR_RPTf 3067
#define GROUP_NHI_MEMBERS_13_TO_25_ECC_ENf 3068
#define GROUP_NHI_MEMBERS_13_TO_25_EN_COR_ERR_RPTf 3069
#define GROUP_NHI_MEMBERS_26_TO_38_ECC_ENf 3070
#define GROUP_NHI_MEMBERS_26_TO_38_EN_COR_ERR_RPTf 3071
#define GROUP_NHI_MEMBERS_39_TO_51_ECC_ENf 3072
#define GROUP_NHI_MEMBERS_39_TO_51_EN_COR_ERR_RPTf 3073
#define GROUP_NHI_MEMBERS_52_TO_63_ECC_ENf 3074
#define GROUP_NHI_MEMBERS_52_TO_63_EN_COR_ERR_RPTf 3075
#define GROUP_PORT_TO_MEMBERS_0_TO_15_ECC_ENf 3076
#define GROUP_PORT_TO_MEMBERS_0_TO_15_EN_COR_ERR_RPTf 3077
#define GROUP_PORT_TO_MEMBERS_16_TO_31_ECC_ENf 3078
#define GROUP_PORT_TO_MEMBERS_16_TO_31_EN_COR_ERR_RPTf 3079
#define GROUP_PORT_TO_MEMBERS_32_TO_47_ECC_ENf 3080
#define GROUP_PORT_TO_MEMBERS_32_TO_47_EN_COR_ERR_RPTf 3081
#define GROUP_PORT_TO_MEMBERS_48_TO_63_ECC_ENf 3082
#define GROUP_PORT_TO_MEMBERS_48_TO_63_EN_COR_ERR_RPTf 3083
#define GROUP_STATS_ECC_ENf 3084
#define GROUP_STATS_EN_COR_ERR_RPTf 3085
#define GSHv_GSH_BASE_HEADER_FIRST_2_BYTESf 3086
#define GSHv_GSH_BASE_HEADER_FIRST_2_BYTES_MASKf 3087
#define GSHv_GSH_BASE_HEADER_LAST_2_BYTESf 3088
#define GSHv_GSH_BASE_HEADER_LAST_2_BYTES_MASKf 3089
#define GSHv_GSH_BASE_UPDATE_ACTIONf 3090
#define GSH_ENCAPf 3091
#define GSH_ETHERTYPEf 3092
#define GSH_ETHERTYPE_MASKf 3093
#define GSH_TYPEf 3094
#define GSH_TYPE_MASKf 3095
#define GTP_ENABLEf 3096
#define GTP_HDR_FIRST_BYTEf 3097
#define GTP_HDR_FIRST_BYTE_MASKf 3098
#define HALTf 3099
#define HALTAf 3100
#define HALTEDf 3101
#define HARD_RST_Bf 3102
#define HASH_A0_FUNCTION_SELECTf 3103
#define HASH_A1_FUNCTION_SELECTf 3104
#define HASH_B0_FUNCTION_SELECTf 3105
#define HASH_B1_FUNCTION_SELECTf 3106
#define HASH_FIELD_BITMAP_PTR_Af 3107
#define HASH_FIELD_BITMAP_PTR_Bf 3108
#define HASH_LSB_OFFSETf 3109
#define HASH_MASK_1f 3110
#define HASH_MASK_2f 3111
#define HASH_OFFSET_DEDICATED_BANK_0f 3112
#define HASH_OFFSET_DEDICATED_BANK_1f 3113
#define HASH_OFFSET_DEDICATED_BANK_2f 3114
#define HASH_OFFSET_DEDICATED_BANK_3f 3115
#define HASH_PRE_PROCESSING_ENABLE_Af 3116
#define HASH_PRE_PROCESSING_ENABLE_Bf 3117
#define HASH_SEED_Af 3118
#define HASH_SEED_Bf 3119
#define HASH_TABLE_BANK_CONFIGf 3120
#define HASH_TABLE_TEST_MODEf 3121
#define HASH_VECTORf 3122
#define HDRM_POOL_CNTf 3123
#define HDRM_POOL_LIMIT_STATE_HPf 3124
#define HDR_CONST_PROFILE_IDXf 3125
#define HDR_FS_PROFILE_IDXf 3126
#define HDR_LENf 3127
#define HDR_MODEf 3128
#define HEAD0_CB_OFFSETf 3129
#define HEAD0_CB_PTRf 3130
#define HEAD1_CB_PTRf 3131
#define HEAD2_CB_PTRf 3132
#define HEAD3_CB_PTRf 3133
#define HEAD4_CB_PTRf 3134
#define HEADER_DETECTEDf 3135
#define HEADER_ENDIANESSf 3136
#define HEADROOM_POOL_TRIGGERf 3137
#define HEADROOM_POOL_TRIGGER_STATUSf 3138
#define HEAD_CQEB_ADDR_0f 3139
#define HEAD_CQEB_ADDR_1f 3140
#define HEAD_CQEB_ADDR_2f 3141
#define HEAD_CQEB_ADDR_3f 3142
#define HEAD_CQEB_ADDR_4f 3143
#define HEAD_CQEB_ADDR_5f 3144
#define HEAD_CQEB_ADDR_6f 3145
#define HEAD_CQEB_BITMAPf 3146
#define HEAD_CQE_INFO0f 3147
#define HEAD_CQE_INFO1f 3148
#define HEAD_CQE_INFO2f 3149
#define HEAD_CQE_INFO3f 3150
#define HEAD_CQE_INFO4f 3151
#define HEAD_EOP_BITMAPf 3152
#define HEAD_EOP_BMP_0f 3153
#define HEAD_EOP_BMP_1f 3154
#define HEAD_EOP_BMP_2f 3155
#define HEAD_EOP_BMP_3f 3156
#define HEAD_EOP_BMP_4f 3157
#define HEAD_EOP_BMP_5f 3158
#define HEAD_EOP_BMP_6f 3159
#define HEAD_IS_Af 3160
#define HEAD_IS_Bf 3161
#define HEAD_IS_Cf 3162
#define HEAD_IS_Df 3163
#define HEAD_IS_Ef 3164
#define HEAD_PARTIAL_EOP_BMP_0f 3165
#define HEAD_PARTIAL_EOP_BMP_1f 3166
#define HEAD_PARTIAL_EOP_BMP_2f 3167
#define HEAD_PARTIAL_EOP_BMP_3f 3168
#define HEAD_PARTIAL_EOP_BMP_4f 3169
#define HEAD_PARTIAL_NOT_EMPTYf 3170
#define HEAD_PARTIAL_READ_POINTERf 3171
#define HEAD_PARTIAL_WRITE_POINTERf 3172
#define HEAD_PTRf 3173
#define HEAD_PTR0f 3174
#define HEAD_PTR1f 3175
#define HEAD_PTR2f 3176
#define HEAD_VISIBILITY_NOT_EMPTYf 3177
#define HEAD_VISIBILITY_READ_POINTERf 3178
#define HEAD_VISIBILITY_WRITE_POINTERf 3179
#define HEOP_WRONG_HALFf 3180
#define HGf 3181
#define HG_SRC_REMOVAL_ENf 3182
#define HIEf 3183
#define HIGHEST_NUMBER_OF_BLOCKS_USEDf 3184
#define HIGH_ACTIVITY_THf 3185
#define HIGH_PRIORITY_THRESHOLDf 3186
#define HIGH_THRESHOLDf 3187
#define HIGIG2_BC_BASE_OFFSETf 3188
#define HIGIG2_ECN_IN_CC_ENABLEf 3189
#define HIGIG2_IPMC_BASE_OFFSETf 3190
#define HIGIG2_L2MC_BASE_OFFSETf 3191
#define HIGIG2_MODEf 3192
#define HIGIG_HDR_0f 3193
#define HIGIG_HDR_0_HIf 3194
#define HIGIG_HDR_0_LOf 3195
#define HIGIG_HDR_1f 3196
#define HIGIG_HDR_1_HIf 3197
#define HIGIG_HDR_1_LOf 3198
#define HIGIG_MODEf 3199
#define HIST_1US_ENABLEf 3200
#define HITf 3201
#define HITDAf 3202
#define HITSAf 3203
#define HIT_ENTRY_INDEXf 3204
#define HIT_ENTRY_TABLEf 3205
#define HIT_ENTRY_WIDTHf 3206
#define HI_SER_ENABLEf 3207
#define HOLD_TO_BYP_CYCLEf 3208
#define HOL_LIMITf 3209
#define HONOR_PAUSE_FOR_E2Ef 3210
#define HOPLIMITf 3211
#define HOPLIMIT_COPYTO_CPUf 3212
#define HOSTMEMRD_ENDIANESSf 3213
#define HOSTMEMRD_ERRORf 3214
#define HOSTMEMWR_ENDIANESSf 3215
#define HOSTMEMWR_ERRORf 3216
#define HOSTMEM_OVERFLOWf 3217
#define HOSTMEM_TIMEOUTf 3218
#define HOST_COMPLETION_BUF_1BIT_ECCERRf 3219
#define HOST_COMPLETION_BUF_2BIT_ECCERRf 3220
#define HOST_NUM_ENTRIES_SELf 3221
#define HOTSWAP_CAUSEf 3222
#define HOTSWAP_ENABLED_ENf 3223
#define HOTSWAP_ENABLED_STATUSf 3224
#define HOTSWAP_SWFLUSHREQ_ENf 3225
#define HOTSWAP_SWFLUSHREQ_STATUSf 3226
#define HULL_MODE_ENABLEf 3227
#define HWMf 3228
#define HWMEMBASEf 3229
#define HWM_CORf 3230
#define HW_BISR_LOAD_ENf 3231
#define HW_CORf 3232
#define HW_CORRECTIONf 3233
#define HW_SEQ_RST_STATEf 3234
#define HW_SEQ_RST_STATUSf 3235
#define HW_SEQ_RST_TIME_SPACEf 3236
#define HW_SEQ_TSC_DISABLEf 3237
#define HW_SNAPSHOT_ENf 3238
#define HW_TRANSFORMED_KEYf 3239
#define HW_TRANSFORMED_KEY_RECORD_MODEf 3240
#define H_IP_ADDR_0f 3241
#define H_VRFf 3242
#define ICID_127_96f 3243
#define ICID_159_128f 3244
#define ICID_191_160f 3245
#define ICID_223_192f 3246
#define ICID_255_224f 3247
#define ICID_257_256f 3248
#define ICID_31_0f 3249
#define ICID_63_32f 3250
#define ICID_95_64f 3251
#define ICMP_FRAG_PKTS_ENABLEf 3252
#define ICMP_REDIRECT_TOCPUf 3253
#define ICMP_V4_PING_SIZE_ENABLEf 3254
#define ICMP_V6_PING_SIZE_ENABLEf 3255
#define IDf 3256
#define ID0_PEND_READ_RESP_COUNTf 3257
#define ID1_PEND_READ_RESP_COUNTf 3258
#define ID2_PEND_READ_RESP_COUNTf 3259
#define ID3_PEND_READ_RESP_COUNTf 3260
#define ID4_PEND_READ_RESP_COUNTf 3261
#define ID5_PEND_READ_RESP_COUNTf 3262
#define ID6_PEND_READ_RESP_COUNTf 3263
#define ID7_PEND_READ_RESP_COUNTf 3264
#define IDB_PORTf 3265
#define IDDQf 3266
#define IDLE_TIMEf 3267
#define IEEE_802_1AS_ENABLEf 3268
#define IEEE_802_1_Pf 3269
#define IEEE_802_1_PRI_MAP_ENABLEf 3270
#define IETR_CLK_GATING_ENf 3271
#define IFA_ENABLEf 3272
#define IFA_FLAGSf 3273
#define IFA_INIT_ENABLEf 3274
#define IFA_REQUEST_VECTORf 3275
#define IFP_ACTIONSv_CLASS_IDf 3276
#define IFP_ACTIONSv_L3_UC_DA_DISABLEf 3277
#define IFP_ACTIONSv_L3_UC_SA_DISABLEf 3278
#define IFP_ACTIONSv_L3_UC_TTL_DISABLEf 3279
#define IFP_ACTIONSv_L3_UC_VLAN_DISABLEf 3280
#define IFP_ACTIONSv_LOOPBACK_PROFILE_IDXf 3281
#define IFP_ACTIONSv_MAC_ADDRESSf 3282
#define IFP_AND_REDIRECTION_PROFILEf 3283
#define IFP_BUS_PARITY_1BIT_ERROR_REPORTf 3284
#define IFP_BUS_PARITY_ENf 3285
#define IFP_BUS_PARITY_FORCE_ERRORf 3286
#define IFP_DROP_VECTOR_MASK_0f 3287
#define IFP_DROP_VECTOR_MASK_1f 3288
#define IFP_DROP_VECTOR_MASK_2f 3289
#define IFP_DROP_VECTOR_MASK_3f 3290
#define IFP_EGRESS_PORT_CHECK_FOR_DROPf 3291
#define IFP_EGRESS_PORT_CHECK_FOR_REDIRECTf 3292
#define IFP_ISDW_HALF_DEPTH_SINGLE_WIDE_ENABLEf 3293
#define IFP_KEY_CONTROLf 3294
#define IFP_KEY_SEL_CLASS_IDf 3295
#define IFP_LTS_TMf 3296
#define IFP_MC_COSf 3297
#define IFP_MIRROR_ON_DROP_SETf 3298
#define IFP_MIRROR_ON_DROP_SET_ENABLEf 3299
#define IFP_MULTIPLE_MIRROR_DESTINATION_SETf 3300
#define IFP_MULTIPLE_MIRROR_DESTINATION_SET_ENABLEf 3301
#define IFP_OR_REDIRECTION_PROFILEf 3302
#define IFP_RANGE_CHECK_MASK_0f 3303
#define IFP_RANGE_CHECK_MASK_1f 3304
#define IFP_RANGE_CHECK_MASK_10f 3305
#define IFP_RANGE_CHECK_MASK_11f 3306
#define IFP_RANGE_CHECK_MASK_12f 3307
#define IFP_RANGE_CHECK_MASK_13f 3308
#define IFP_RANGE_CHECK_MASK_14f 3309
#define IFP_RANGE_CHECK_MASK_15f 3310
#define IFP_RANGE_CHECK_MASK_2f 3311
#define IFP_RANGE_CHECK_MASK_3f 3312
#define IFP_RANGE_CHECK_MASK_4f 3313
#define IFP_RANGE_CHECK_MASK_5f 3314
#define IFP_RANGE_CHECK_MASK_6f 3315
#define IFP_RANGE_CHECK_MASK_7f 3316
#define IFP_RANGE_CHECK_MASK_8f 3317
#define IFP_RANGE_CHECK_MASK_9f 3318
#define IFP_REFRESH_DISABLEf 3319
#define IFP_RQE_Q_NUMf 3320
#define IFP_SLICE_ENABLEf 3321
#define IFP_SLICE_LOOKUP_ENABLEf 3322
#define IFP_UC_COSf 3323
#define IFWD1_PASSTHRUf 3324
#define IFWD1_PASSTHRU_ECC_ENf 3325
#define IFWD1_PASSTHRU_FORCE_ERROR_B0f 3326
#define IFWD1_PASSTHRU_FORCE_ERROR_B1f 3327
#define IFWD1_PASSTHRU_FORCE_ERROR_B2f 3328
#define IFWD1_PASSTHRU_FORCE_ERROR_B3f 3329
#define IF_ECCP_INf 3330
#define IF_ECCP_OUTf 3331
#define IF_ECC_CORRECTEDf 3332
#define IF_ECC_CORRUPTf 3333
#define IF_ECC_DISABLEf 3334
#define IF_ECC_ERROR_ADDRf 3335
#define IF_ECC_ERROR_EVf 3336
#define IF_ECC_UNCORRECTABLEf 3337
#define IGMP_PKTS_UNICAST_IGNOREf 3338
#define IGMP_QUERY_FWD_ACTIONf 3339
#define IGMP_QUERY_TO_CPUf 3340
#define IGMP_REP_LEAVE_FWD_ACTIONf 3341
#define IGMP_REP_LEAVE_TO_CPUf 3342
#define IGMP_UNKNOWN_MSG_FWD_ACTIONf 3343
#define IGMP_UNKNOWN_MSG_TO_CPUf 3344
#define IGNORE_HG_HDR_DONOT_LEARNf 3345
#define IGNORE_HG_HDR_LAG_FAILOVERf 3346
#define IGNORE_HG_LAG_FAILOVERf 3347
#define IGNORE_SBUS_EARLYACKf 3348
#define IHOST_PWRCTRLI0f 3349
#define IHOST_PWRCTRLI1f 3350
#define ILLEGAL_MSIX_DB_ACCESS_ENf 3351
#define ILLEGAL_MSIX_DB_ACCESS_STATUSf 3352
#define ILLEGAL_MSI_REQ_ENf 3353
#define ILLEGAL_MSI_REQ_STATUSf 3354
#define INACTIVITY_DURATIONf 3355
#define INBAND_TELEMETRY_SETf 3356
#define INBAND_TELEMETRY_SET_ENABLEf 3357
#define INCREMENT_ECN_COUNTERf 3358
#define INCR_MODEf 3359
#define INCR_NOADDf 3360
#define INCR_SHIFTf 3361
#define INDEXf 3362
#define INFO_IDXf 3363
#define INFO_TBL_FAP_OVERFLOWf 3364
#define INFO_TBL_FAP_UNDERFLOWf 3365
#define INGRESS_COUNTER_UPDATE_VECTOR_127_96f 3366
#define INGRESS_COUNTER_UPDATE_VECTOR_31_0f 3367
#define INGRESS_COUNTER_UPDATE_VECTOR_63_32f 3368
#define INGRESS_COUNTER_UPDATE_VECTOR_95_64f 3369
#define ING_1588_INGRESS_CTRLf 3370
#define ING_1588_INGRESS_CTRL_ECC_ENf 3371
#define ING_DVP_2_1BIT_ERROR_REPORTf 3372
#define ING_DVP_2_ECC_ENf 3373
#define ING_EGRMSKBMAPf 3374
#define ING_L3_NEXT_HOPf 3375
#define ING_L3_NEXT_HOP_ECC_ENf 3376
#define ING_MIRROR_EVENT_SAMPLERf 3377
#define ING_MIRROR_REASON_CODEf 3378
#define ING_MPLS_EXP_MAPPINGf 3379
#define ING_MPLS_EXP_MAPPING_ECC_ENf 3380
#define ING_OUTER_DOT1P_MAPPING_TABLEf 3381
#define ING_OUTER_DOT1P_MAPPING_TABLE_ECC_ENf 3382
#define ING_POOL_DROPf 3383
#define ING_PORT_BITMAPf 3384
#define ING_PORT_BITMAP_P0f 3385
#define ING_PORT_BITMAP_P1f 3386
#define ING_PORT_BITMAP_P2f 3387
#define ING_PORT_BITMAP_P3f 3388
#define ING_PORT_BITMAP_P4f 3389
#define ING_PORT_BITMAP_P5f 3390
#define ING_PORT_BITMAP_P6f 3391
#define ING_PORT_BITMAP_P7f 3392
#define ING_PORT_BMP_ENf 3393
#define ING_PORT_NOT_IN_ALLOWED_PORT_BITMAP_DROPf 3394
#define ING_PORT_NUMf 3395
#define ING_PORT_NUM_MASKf 3396
#define ING_VLAN_TAG_ACTION_PROFILE_ECC_ENf 3397
#define ING_VLAN_TAG_ACTION_PROFILE_EN_COR_ERR_RPTf 3398
#define INITf 3399
#define INIT_DONEf 3400
#define INIT_MEMf 3401
#define INIT_VALf 3402
#define INIT_VALUE_PFC0f 3403
#define INIT_VALUE_PFC1f 3404
#define INIT_VALUE_PFC2f 3405
#define INIT_VALUE_PFC3f 3406
#define INIT_VALUE_PFC4f 3407
#define INIT_VALUE_PFC5f 3408
#define INIT_VALUE_PFC6f 3409
#define INIT_VALUE_PFC7f 3410
#define INJECT_1BIT_ERRf 3411
#define INJECT_1BIT_ERR_HOST_MEMf 3412
#define INJECT_1BIT_ERR_IN_DATABUFf 3413
#define INJECT_1BIT_ERR_IN_DATA_MEMf 3414
#define INJECT_1BIT_ERR_IN_DMARDf 3415
#define INJECT_1BIT_ERR_IN_HOSTRD_MEMf 3416
#define INJECT_1BIT_ERR_IN_LLIST_MEMf 3417
#define INJECT_1BIT_ERR_IN_REPLY_MEMf 3418
#define INJECT_1BIT_ERR_IN_REQ_MEMf 3419
#define INJECT_2BITS_ERRf 3420
#define INJECT_2BITS_ERR_IN_REPLY_MEMf 3421
#define INJECT_2BITS_ERR_IN_REQ_MEMf 3422
#define INJECT_2BIT_ERR_HOST_MEMf 3423
#define INJECT_2BIT_ERR_IN_DATABUFf 3424
#define INJECT_2BIT_ERR_IN_DATA_MEMf 3425
#define INJECT_2BIT_ERR_IN_DMARDf 3426
#define INJECT_2BIT_ERR_IN_HOSTRD_MEMf 3427
#define INJECT_2BIT_ERR_IN_LLIST_MEMf 3428
#define INNER_ECNf 3429
#define INNER_IFA_BASE_FOUNDf 3430
#define INNER_IFA_BASE_FOUND_MASKf 3431
#define INNER_IP_TYPEf 3432
#define INNER_IP_TYPE_MASKf 3433
#define INNER_L2_OUTER_TPID_ENABLEf 3434
#define INNER_MAC_DA_PATTERNf 3435
#define INNER_MAC_IP_PREFIXf 3436
#define INNER_MAC_SA_PATTERNf 3437
#define INNER_TPID_ENABLEf 3438
#define INNER_VLAN_TAGf 3439
#define INNER_VLAN_TAG_ENABLEf 3440
#define INPPRI0_PGf 3441
#define INPPRI10_PGf 3442
#define INPPRI11_PGf 3443
#define INPPRI12_PGf 3444
#define INPPRI13_PGf 3445
#define INPPRI14_PGf 3446
#define INPPRI15_PGf 3447
#define INPPRI1_PGf 3448
#define INPPRI2_PGf 3449
#define INPPRI3_PGf 3450
#define INPPRI4_PGf 3451
#define INPPRI5_PGf 3452
#define INPPRI6_PGf 3453
#define INPPRI7_PGf 3454
#define INPPRI8_PGf 3455
#define INPPRI9_PGf 3456
#define INPPRI_PROFILE_SELf 3457
#define INPUT_PRIORITYf 3458
#define INPUT_PRI_TAGGEDf 3459
#define INPUT_PRI_UNTAGGEDf 3460
#define INPUT_THRESHOLD_BYPASSf 3461
#define INSERT_RX_TIMESTAMPf 3462
#define INSERT_TX_TIMESTAMPf 3463
#define INSTRUCTION_TYPEf 3464
#define INSTRUMENTATION_SETf 3465
#define INSTRUMENTATION_SET_ENABLEf 3466
#define INST_ITM_0_PORT_QSIZEf 3467
#define INST_ITM_1_PORT_QSIZEf 3468
#define INST_PORT_LOADINGf 3469
#define INTERVALf 3470
#define INTERVAL_MASK_SIZEf 3471
#define INTERVAL_SIZEf 3472
#define INTER_PKT_100G_MIN_SPACINGf 3473
#define INTER_PKT_200G_MIN_SPACINGf 3474
#define INTER_PKT_400G_MIN_SPACINGf 3475
#define INTER_PKT_50G_MIN_SPACINGf 3476
#define INTFI_INT_ENf 3477
#define INTFI_INT_SETf 3478
#define INTFI_INT_STATf 3479
#define INTF_NUMf 3480
#define INTRA_DELAYf 3481
#define INTR_0f 3482
#define INTR_1f 3483
#define INT_ACTION_PROFILE_IDXf 3484
#define INT_CLRf 3485
#define INT_CNf 3486
#define INT_CN_PROFILE_PTRf 3487
#define INT_CN_TO_EXP_MAPPING_PTRf 3488
#define INT_CN_TO_EXP_MAPPING_PTR_0f 3489
#define INT_CN_TO_EXP_MAPPING_PTR_1f 3490
#define INT_CN_TO_EXP_MAPPING_PTR_2f 3491
#define INT_CN_TO_EXP_MAPPING_PTR_3f 3492
#define INT_CN_TO_EXP_MAPPING_PTR_4f 3493
#define INT_CN_TO_EXP_MAPPING_PTR_5f 3494
#define INT_CN_TO_EXP_MAPPING_PTR_6f 3495
#define INT_CN_TO_EXP_MAPPING_PTR_7f 3496
#define INT_CN_TO_EXP_PRIORITYf 3497
#define INT_CN_TO_EXP_PRIORITY_0f 3498
#define INT_CN_TO_EXP_PRIORITY_1f 3499
#define INT_CN_TO_EXP_PRIORITY_2f 3500
#define INT_CN_TO_EXP_PRIORITY_3f 3501
#define INT_CN_TO_EXP_PRIORITY_4f 3502
#define INT_CN_TO_EXP_PRIORITY_5f 3503
#define INT_CN_TO_EXP_PRIORITY_6f 3504
#define INT_CN_TO_EXP_PRIORITY_7f 3505
#define INT_CN_VALIDf 3506
#define INT_CTRf 3507
#define INT_DEf 3508
#define INT_DP_REQUEST_VECTORf 3509
#define INT_EDGEf 3510
#define INT_ENABLEf 3511
#define INT_FLOW_CLASSf 3512
#define INT_INTR_P0_T0f 3513
#define INT_INTR_P0_T1f 3514
#define INT_INTR_P1_T0f 3515
#define INT_INTR_P1_T1f 3516
#define INT_INTR_P2_T0f 3517
#define INT_INTR_P2_T1f 3518
#define INT_INTR_P3_T0f 3519
#define INT_INTR_P3_T1f 3520
#define INT_MSKf 3521
#define INT_MSTATf 3522
#define INT_NON_MOR_HWMf 3523
#define INT_PKTf 3524
#define INT_PKT_MASKf 3525
#define INT_PRIf 3526
#define INT_PRI_BMP_ENf 3527
#define INT_REPORT_QUEUEf 3528
#define INT_REV_IDf 3529
#define INT_STATf 3530
#define INT_STAT0f 3531
#define INT_STAT0_REQf 3532
#define INT_STAT0_VALUEf 3533
#define INT_STAT0_VLDf 3534
#define INT_STAT1f 3535
#define INT_STAT1_REQf 3536
#define INT_STAT1_VALUEf 3537
#define INT_STAT1_VLDf 3538
#define INT_THRESHf 3539
#define INT_TYPEf 3540
#define INT_UDP_CHECKSUM_MODEf 3541
#define INVALID_DESTf 3542
#define INVALID_PKT_COUNTf 3543
#define INVALID_PTR_PIPE0f 3544
#define INVALID_PTR_PIPE1f 3545
#define INVALID_PTR_PIPE2f 3546
#define INVALID_PTR_PIPE3f 3547
#define INVALID_PTR_PIPE4f 3548
#define INVALID_PTR_PIPE5f 3549
#define INVALID_PTR_PIPE6f 3550
#define INVALID_PTR_PIPE7f 3551
#define INV_DST_PORT_D_DST_PORT_NUMf 3552
#define INV_DST_PORT_D_SRC_PORT_NUMf 3553
#define INV_DST_PORT_INTR_ENf 3554
#define INV_DST_PORT_INTR_OVRf 3555
#define INV_DST_PORT_INTR_STATf 3556
#define INV_SRC_PORT_D_SRC_PORT_NUMf 3557
#define INV_SRC_PORT_INTR_ENf 3558
#define INV_SRC_PORT_INTR_OVRf 3559
#define INV_SRC_PORT_INTR_STATf 3560
#define IN_PROGRESSf 3561
#define IOAM_ENABLEf 3562
#define IOAM_FLAGSf 3563
#define IOAM_INIT_ENABLEf 3564
#define IOAM_LOOPBACK_SIP_IPV4f 3565
#define IOAM_LOOPBACK_SIP_IPV6_LWRf 3566
#define IOAM_LOOPBACK_SIP_IPV6_UPRf 3567
#define IOAM_TRACE_TYPEf 3568
#define IOAM_TYPEf 3569
#define IP0f 3570
#define IP1f 3571
#define IP2f 3572
#define IP3f 3573
#define IP4f 3574
#define IPv_GRE_PAYLOAD_IPV4f 3575
#define IPv_GRE_PAYLOAD_IPV6f 3576
#define IPv_PAYLOAD_IPV4f 3577
#define IPv_PAYLOAD_IPV6f 3578
#define IPv_RESERVEDf 3579
#define IPv_SUB_TUNNEL_TYPEf 3580
#define IPv_TUNNEL_TYPEf 3581
#define IPBMf 3582
#define IPBM_INDEXf 3583
#define IPBM_MASKf 3584
#define IPBM_PRESENTf 3585
#define IPBM_SOURCEf 3586
#define IPFIX_VERSIONf 3587
#define IPG_SIZEf 3588
#define IPHDR_ERROR_L3_LOOKUP_ENABLEf 3589
#define IPINIP_OFFSETf 3590
#define IPMCERR_TOCPUf 3591
#define IPMCPORTMISS_TOCPUf 3592
#define IPMCV4_ENABLEf 3593
#define IPMCV4_L2_ENABLEf 3594
#define IPMCV6_ENABLEf 3595
#define IPMCV6_L2_ENABLEf 3596
#define IPMC_DO_VLANf 3597
#define IPMC_EXPECTED_L3_IIF_MISMATCH_DROPf 3598
#define IPMC_EXPECTED_L3_IIF_MISMATCH_TOCPUf 3599
#define IPMC_IND_MODEf 3600
#define IPMC_L3_IIFf 3601
#define IPMC_MISS_AS_L2MCf 3602
#define IPMC_ROUTE_SAME_VLANf 3603
#define IPMC_TTL1_ERR_TOCPUf 3604
#define IPMC_TTL_ERR_TOCPUf 3605
#define IPMC_TTL_ZERO_ONE_ADD_L3_BITMAPf 3606
#define IPOSTf 3607
#define IPROC_PLL_GF_BYP_DEBUG_STATUSf 3608
#define IPROC_PLL_LOCKf 3609
#define IPROC_RESET_Nf 3610
#define IPROC_SOFT_RESETf 3611
#define IPR_PLL_CTRL5_RESERVEDf 3612
#define IPSEC_HASH_SELECT_Af 3613
#define IPSEC_HASH_SELECT_Bf 3614
#define IPV4f 3615
#define IPV4v_ALLOWED_PORT_BITMAP_PROFILE_PTRf 3616
#define IPV4v_BFD_ENABLEf 3617
#define IPV4v_DATA_1f 3618
#define IPV4v_DIPf 3619
#define IPV4v_DONOT_CHANGE_INNER_HDR_DSCPf 3620
#define IPV4v_GRE_PAYLOAD_IPV4f 3621
#define IPV4v_GRE_PAYLOAD_IPV6f 3622
#define IPV4v_IINTFf 3623
#define IPV4v_IP_ADDRf 3624
#define IPV4v_KEY_0f 3625
#define IPV4v_L3_IIFf 3626
#define IPV4v_PAYLOAD_IPV4f 3627
#define IPV4v_PAYLOAD_IPV6f 3628
#define IPV4v_PROTOCOLf 3629
#define IPV4v_RESERVED_0f 3630
#define IPV4v_RESERVED_1f 3631
#define IPV4v_RESERVED_156_155f 3632
#define IPV4v_RESERVED_186_185f 3633
#define IPV4v_RESERVED_KEY_PADDINGf 3634
#define IPV4v_SIPf 3635
#define IPV4v_SUB_TUNNEL_TYPEf 3636
#define IPV4v_TUNNEL_CLASS_IDf 3637
#define IPV4v_TUNNEL_TYPEf 3638
#define IPV4v_USE_OUTER_HDR_DSCPf 3639
#define IPV4v_USE_OUTER_HDR_TTLf 3640
#define IPV4L3_ENABLEf 3641
#define IPV4_DEST_0f 3642
#define IPV4_DEST_1f 3643
#define IPV4_DEST_SELf 3644
#define IPV4_DF_SELf 3645
#define IPV4_FIELD_BITMAP_Af 3646
#define IPV4_FIELD_BITMAP_Bf 3647
#define IPV4_FIRST_FRAG_CHECK_ENABLEf 3648
#define IPV4_MC_MACDA_CHECK_ENABLEf 3649
#define IPV4_MC_ROUTER_ADV_PKT_FWD_ACTIONf 3650
#define IPV4_MC_ROUTER_ADV_PKT_TO_CPUf 3651
#define IPV4_MULTICAST_TERMINATION_ALLOWEDf 3652
#define IPV4_OTHER_ENf 3653
#define IPV4_RESERVED_MC_ADDR_IGMP_ENABLEf 3654
#define IPV4_RESVD_MC_PKT_FWD_ACTIONf 3655
#define IPV4_RESVD_MC_PKT_TO_CPUf 3656
#define IPV4_TCP_ENf 3657
#define IPV4_TCP_UDP_FIELD_BITMAP_Af 3658
#define IPV4_TCP_UDP_FIELD_BITMAP_Bf 3659
#define IPV4_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Af 3660
#define IPV4_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Bf 3661
#define IPV4_TERMINATION_ALLOWEDf 3662
#define IPV4_UDP_ENf 3663
#define IPV6f 3664
#define IPV6v_ALLOWED_PORT_BITMAP_PROFILE_PTRf 3665
#define IPV6v_BFD_ENABLEf 3666
#define IPV6v_DATA_3f 3667
#define IPV6v_DIP_LWR_90f 3668
#define IPV6v_DIP_UPR_38f 3669
#define IPV6v_DONOT_CHANGE_INNER_HDR_DSCPf 3670
#define IPV6v_GRE_PAYLOAD_IPV4f 3671
#define IPV6v_GRE_PAYLOAD_IPV6f 3672
#define IPV6v_IINTFf 3673
#define IPV6v_KEY_0f 3674
#define IPV6v_KEY_1f 3675
#define IPV6v_KEY_2f 3676
#define IPV6v_L3_IIFf 3677
#define IPV6v_PAYLOAD_IPV4f 3678
#define IPV6v_PAYLOAD_IPV6f 3679
#define IPV6v_PROTOCOLf 3680
#define IPV6v_RESERVED_2f 3681
#define IPV6v_RESERVED_3f 3682
#define IPV6v_RESERVED_348_347f 3683
#define IPV6v_RESERVED_378_377f 3684
#define IPV6v_RESERVED_KEY_PADDING_1f 3685
#define IPV6v_SIP_LWR_90f 3686
#define IPV6v_SIP_UPR_38f 3687
#define IPV6v_SUB_TUNNEL_TYPEf 3688
#define IPV6v_TUNNEL_CLASS_IDf 3689
#define IPV6v_TUNNEL_TYPEf 3690
#define IPV6v_USE_OUTER_HDR_DSCPf 3691
#define IPV6v_USE_OUTER_HDR_TTLf 3692
#define IPV6L3_ENABLEf 3693
#define IPV6_ADDRESS_PREFIXf 3694
#define IPV6_COLLAPSED_ADDR_SELECT_Af 3695
#define IPV6_COLLAPSED_ADDR_SELECT_Bf 3696
#define IPV6_DESTf 3697
#define IPV6_DF_SELf 3698
#define IPV6_FIELD_BITMAP_Af 3699
#define IPV6_FIELD_BITMAP_Bf 3700
#define IPV6_MC_MACDA_CHECK_ENABLEf 3701
#define IPV6_MC_ROUTER_ADV_PKT_FWD_ACTIONf 3702
#define IPV6_MC_ROUTER_ADV_PKT_TO_CPUf 3703
#define IPV6_MIN_FRAG_SIZE_ENABLEf 3704
#define IPV6_MULTICAST_TERMINATION_ALLOWEDf 3705
#define IPV6_NEXT_HEADER_0f 3706
#define IPV6_NEXT_HEADER_0_OFFSETf 3707
#define IPV6_NEXT_HEADER_1f 3708
#define IPV6_NEXT_HEADER_1_OFFSETf 3709
#define IPV6_NEXT_HEADER_2f 3710
#define IPV6_NEXT_HEADER_2_OFFSETf 3711
#define IPV6_OTHER_ENf 3712
#define IPV6_PREFIXf 3713
#define IPV6_RESERVED_MC_ADDR_MLD_ENABLEf 3714
#define IPV6_RESVD_MC_PKT_FWD_ACTIONf 3715
#define IPV6_RESVD_MC_PKT_TO_CPUf 3716
#define IPV6_ROUTING_HEADER_TYPE_0_DROPf 3717
#define IPV6_SIP_AND_DIP_LINK_LOCAL_DO_NOT_DROPf 3718
#define IPV6_SIP_LINK_LOCAL_DROPf 3719
#define IPV6_TCP_ENf 3720
#define IPV6_TCP_UDP_FIELD_BITMAP_Af 3721
#define IPV6_TCP_UDP_FIELD_BITMAP_Bf 3722
#define IPV6_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Af 3723
#define IPV6_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Bf 3724
#define IPV6_TERMINATION_ALLOWEDf 3725
#define IPV6_UDP_ENf 3726
#define IPV6_UNUSED_1f 3727
#define IP_2_EP_LOOPBACK_ENABLEf 3728
#define IP_ADDRf 3729
#define IP_ADDR_0f 3730
#define IP_ADDR_1f 3731
#define IP_ADDR_2f 3732
#define IP_DROPf 3733
#define IP_ECN_TO_EXP_MAPPING_PTRf 3734
#define IP_ECN_TO_EXP_MAPPING_PTR_0f 3735
#define IP_ECN_TO_EXP_MAPPING_PTR_1f 3736
#define IP_ECN_TO_EXP_MAPPING_PTR_2f 3737
#define IP_ECN_TO_EXP_MAPPING_PTR_3f 3738
#define IP_ECN_TO_EXP_MAPPING_PTR_4f 3739
#define IP_ECN_TO_EXP_MAPPING_PTR_5f 3740
#define IP_ECN_TO_EXP_MAPPING_PTR_6f 3741
#define IP_ECN_TO_EXP_MAPPING_PTR_7f 3742
#define IP_ECN_TO_EXP_PRIORITYf 3743
#define IP_ECN_TO_EXP_PRIORITY_0f 3744
#define IP_ECN_TO_EXP_PRIORITY_1f 3745
#define IP_ECN_TO_EXP_PRIORITY_2f 3746
#define IP_ECN_TO_EXP_PRIORITY_3f 3747
#define IP_ECN_TO_EXP_PRIORITY_4f 3748
#define IP_ECN_TO_EXP_PRIORITY_5f 3749
#define IP_ECN_TO_EXP_PRIORITY_6f 3750
#define IP_ECN_TO_EXP_PRIORITY_7f 3751
#define IP_FIRST_FRAG_CHECK_ENABLEf 3752
#define IP_FLAGSf 3753
#define IP_HDR_TTLf 3754
#define IP_INTERFACE_HEADER_ENDIANESSf 3755
#define IP_INTERFACE_PAYLOAD_ENDIANESSf 3756
#define IP_INTF_CREDITSf 3757
#define IP_OPTION_CONTROL_PROFILE_TABLEf 3758
#define IP_OPTION_CONTROL_PROFILE_TABLE_ECC_ENf 3759
#define IP_OPTION_PROFILE_INDEXf 3760
#define IP_PROTf 3761
#define IP_PROTOCOL_0f 3762
#define IP_PROTOCOL_0_OFFSETf 3763
#define IP_PROTOCOL_1f 3764
#define IP_PROTOCOL_1_OFFSETf 3765
#define IP_PROTOCOL_2f 3766
#define IP_PROTOCOL_2_OFFSETf 3767
#define IP_PROTO_IFAf 3768
#define IP_PROTO_IFA_VALIDf 3769
#define IP_SPID_OVERRIDEf 3770
#define IP_TCP_FLAGSf 3771
#define IROSC_ENf 3772
#define IROSC_SELf 3773
#define IRQLATENCYf 3774
#define IRQ_ENf 3775
#define ISDW_ENABLEf 3776
#define ISO_INOUT_AONf 3777
#define ISSUED_CREDITSf 3778
#define ISWf 3779
#define IS_S2_STANDBY_STATUSf 3780
#define ITM0f 3781
#define ITM0_CREDITf 3782
#define ITM1f 3783
#define ITM1_CREDITf 3784
#define ITMCFG0_INT_ENf 3785
#define ITMCFG0_INT_SETf 3786
#define ITMCFG0_INT_STATf 3787
#define ITMCFG1_INT_ENf 3788
#define ITMCFG1_INT_SETf 3789
#define ITMCFG1_INT_STATf 3790
#define ITM_0_QUALITYf 3791
#define ITM_1_QUALITYf 3792
#define ITM_PORT_QSIZE_THRESHOLDf 3793
#define ITM_PORT_QSIZE_THRESHOLD_SCALING_FACTORf 3794
#define ITM_PORT_QSIZE_WEIGHTf 3795
#define ITM_SEQN_WATCHDOG_VALUEf 3796
#define ITREORDER_LIMITf 3797
#define ITSEQNf 3798
#define ITU_MODE_SELf 3799
#define KEYf 3800
#define KEY0f 3801
#define KEY0_COMP_V4_KEYf 3802
#define KEY0_COMP_V4_KEY_IP_ADDRf 3803
#define KEY0_COMP_V4_KEY_IP_FLAGSf 3804
#define KEY0_COMP_V4_KEY_IP_PROTf 3805
#define KEY0_COMP_V4_KEY_IP_TCP_FLAGSf 3806
#define KEY0_COMP_V4_KEY_L4_PORTf 3807
#define KEY0_COMP_V4_KEY_MAC_LWRf 3808
#define KEY0_COMP_V4_KEY_MAC_UPRf 3809
#define KEY0_COMP_V4_KEY_RSV0f 3810
#define KEY0_COMP_V4_KEY_RSV1f 3811
#define KEY0_COMP_V4_KEY_VRF_LWRf 3812
#define KEY0_COMP_V4_KEY_VRF_UPRf 3813
#define KEY0_COMP_V6_KEYf 3814
#define KEY0_COMP_V6_KEY_IP_ADDR_0f 3815
#define KEY0_COMP_V6_KEY_IP_ADDR_1f 3816
#define KEY0_COMP_V6_KEY_IP_ADDR_2f 3817
#define KEY0_COMP_V6_KEY_IP_PROTf 3818
#define KEY0_COMP_V6_KEY_IP_TCP_FLAGSf 3819
#define KEY0_COMP_V6_KEY_L4_PORTf 3820
#define KEY0_COMP_V6_KEY_RSVf 3821
#define KEY0_COMP_V6_KEY_VRFf 3822
#define KEY0_IP_ADDRf 3823
#define KEY0_KEYf 3824
#define KEY0_KEY_MODEf 3825
#define KEY0_KEY_TYPEf 3826
#define KEY0_L3MC_V4_KEYf 3827
#define KEY0_L3MC_V4_KEY_DIPf 3828
#define KEY0_L3MC_V4_KEY_L3_IIFf 3829
#define KEY0_L3MC_V4_KEY_RSV0f 3830
#define KEY0_L3MC_V4_KEY_SIP_0f 3831
#define KEY0_L3MC_V4_KEY_SIP_1f 3832
#define KEY0_L3MC_V4_KEY_VRFf 3833
#define KEY0_L3MC_V6_KEYf 3834
#define KEY0_L3MC_V6_KEY_DIP_0f 3835
#define KEY0_L3MC_V6_KEY_DIP_1f 3836
#define KEY0_L3MC_V6_KEY_DIP_2f 3837
#define KEY0_L3MC_V6_KEY_L3_IIFf 3838
#define KEY0_L3MC_V6_KEY_RSVf 3839
#define KEY0_L3MC_V6_KEY_SIP_0f 3840
#define KEY0_L3MC_V6_KEY_SIP_1f 3841
#define KEY0_L3MC_V6_KEY_VRFf 3842
#define KEY0_LPM_V4_KEYf 3843
#define KEY0_LPM_V4_KEY_IP_ADDRf 3844
#define KEY0_LPM_V4_KEY_RSVf 3845
#define KEY0_LPM_V4_KEY_VRFf 3846
#define KEY0_LPM_V6_KEYf 3847
#define KEY0_LPM_V6_KEY_D_IP_ADDR_0f 3848
#define KEY0_LPM_V6_KEY_D_IP_ADDR_1f 3849
#define KEY0_LPM_V6_KEY_D_IP_ADDR_2f 3850
#define KEY0_LPM_V6_KEY_D_IP_ADDR_3f 3851
#define KEY0_LPM_V6_KEY_D_RSVf 3852
#define KEY0_LPM_V6_KEY_D_RSV_0f 3853
#define KEY0_LPM_V6_KEY_D_RSV_1f 3854
#define KEY0_LPM_V6_KEY_D_RSV_2f 3855
#define KEY0_LPM_V6_KEY_D_VRFf 3856
#define KEY0_LPM_V6_KEY_H_IP_ADDR_0f 3857
#define KEY0_LPM_V6_KEY_H_VRFf 3858
#define KEY0_LPM_V6_KEY_S_IP_ADDR_0f 3859
#define KEY0_LPM_V6_KEY_S_IP_ADDR_1f 3860
#define KEY0_LPM_V6_KEY_S_RSV_0f 3861
#define KEY0_LPM_V6_KEY_S_VRFf 3862
#define KEY0_LWRf 3863
#define KEY0_PROTOCOLf 3864
#define KEY0_UPRf 3865
#define KEY0_V4_DIPf 3866
#define KEY0_V4_SIPf 3867
#define KEY1f 3868
#define KEY1_COMP_V4_KEYf 3869
#define KEY1_COMP_V4_KEY_IP_ADDRf 3870
#define KEY1_COMP_V4_KEY_IP_FLAGSf 3871
#define KEY1_COMP_V4_KEY_IP_PROTf 3872
#define KEY1_COMP_V4_KEY_IP_TCP_FLAGSf 3873
#define KEY1_COMP_V4_KEY_L4_PORTf 3874
#define KEY1_COMP_V4_KEY_MAC_LWRf 3875
#define KEY1_COMP_V4_KEY_MAC_UPRf 3876
#define KEY1_COMP_V4_KEY_RSV0f 3877
#define KEY1_COMP_V4_KEY_RSV1f 3878
#define KEY1_COMP_V4_KEY_VRF_LWRf 3879
#define KEY1_COMP_V4_KEY_VRF_UPRf 3880
#define KEY1_COMP_V6_KEYf 3881
#define KEY1_COMP_V6_KEY_IP_ADDR_0f 3882
#define KEY1_COMP_V6_KEY_IP_ADDR_1f 3883
#define KEY1_COMP_V6_KEY_IP_ADDR_2f 3884
#define KEY1_COMP_V6_KEY_IP_PROTf 3885
#define KEY1_COMP_V6_KEY_IP_TCP_FLAGSf 3886
#define KEY1_COMP_V6_KEY_L4_PORTf 3887
#define KEY1_COMP_V6_KEY_RSVf 3888
#define KEY1_COMP_V6_KEY_VRFf 3889
#define KEY1_IP_ADDRf 3890
#define KEY1_KEYf 3891
#define KEY1_KEY_MODEf 3892
#define KEY1_KEY_TYPEf 3893
#define KEY1_L3MC_V4_KEYf 3894
#define KEY1_L3MC_V4_KEY_DIPf 3895
#define KEY1_L3MC_V4_KEY_L3_IIFf 3896
#define KEY1_L3MC_V4_KEY_RSV0f 3897
#define KEY1_L3MC_V4_KEY_SIP_0f 3898
#define KEY1_L3MC_V4_KEY_SIP_1f 3899
#define KEY1_L3MC_V4_KEY_VRFf 3900
#define KEY1_L3MC_V6_KEYf 3901
#define KEY1_L3MC_V6_KEY_DIP_0f 3902
#define KEY1_L3MC_V6_KEY_DIP_1f 3903
#define KEY1_L3MC_V6_KEY_DIP_2f 3904
#define KEY1_L3MC_V6_KEY_L3_IIFf 3905
#define KEY1_L3MC_V6_KEY_RSVf 3906
#define KEY1_L3MC_V6_KEY_SIP_0f 3907
#define KEY1_L3MC_V6_KEY_SIP_1f 3908
#define KEY1_L3MC_V6_KEY_VRFf 3909
#define KEY1_LPM_V4_KEYf 3910
#define KEY1_LPM_V4_KEY_IP_ADDRf 3911
#define KEY1_LPM_V4_KEY_RSVf 3912
#define KEY1_LPM_V4_KEY_VRFf 3913
#define KEY1_LPM_V6_KEYf 3914
#define KEY1_LPM_V6_KEY_D_IP_ADDR_0f 3915
#define KEY1_LPM_V6_KEY_D_IP_ADDR_1f 3916
#define KEY1_LPM_V6_KEY_D_IP_ADDR_2f 3917
#define KEY1_LPM_V6_KEY_D_IP_ADDR_3f 3918
#define KEY1_LPM_V6_KEY_D_RSVf 3919
#define KEY1_LPM_V6_KEY_D_RSV_0f 3920
#define KEY1_LPM_V6_KEY_D_RSV_1f 3921
#define KEY1_LPM_V6_KEY_D_RSV_2f 3922
#define KEY1_LPM_V6_KEY_D_VRFf 3923
#define KEY1_LPM_V6_KEY_H_IP_ADDR_0f 3924
#define KEY1_LPM_V6_KEY_H_VRFf 3925
#define KEY1_LPM_V6_KEY_S_IP_ADDR_0f 3926
#define KEY1_LPM_V6_KEY_S_IP_ADDR_1f 3927
#define KEY1_LPM_V6_KEY_S_RSV_0f 3928
#define KEY1_LPM_V6_KEY_S_VRFf 3929
#define KEY1_LWRf 3930
#define KEY1_PROTOCOLf 3931
#define KEY1_UPRf 3932
#define KEY1_V4_DIPf 3933
#define KEY1_V4_SIPf 3934
#define KEYSf 3935
#define KEY_ATTRIBUTES_BUCKET_MODEf 3936
#define KEY_ATTRIBUTES_DATA_BASE_WIDTHf 3937
#define KEY_ATTRIBUTES_HASH_LSB_OFFSETf 3938
#define KEY_ATTRIBUTES_KEY_BASE_WIDTHf 3939
#define KEY_ATTRIBUTES_KEY_WIDTHf 3940
#define KEY_BASE_WIDTHf 3941
#define KEY_GEN_PROGRAM_PROFILE_INDEXf 3942
#define KEY_MASKf 3943
#define KEY_MODEf 3944
#define KEY_TYPEf 3945
#define KEY_TYPE_MASKf 3946
#define KEY_WIDTHf 3947
#define KIf 3948
#define KNOWN_MCAST_BLOCK_MASKf 3949
#define KNOWN_MCAST_MASK_SELf 3950
#define KPf 3951
#define KSHIFTf 3952
#define L0_MINBW_FLAGf 3953
#define L1_A_E4_SEL_0f 3954
#define L1_A_E4_SEL_1f 3955
#define L1_A_E4_SEL_2f 3956
#define L1_A_E4_SEL_3f 3957
#define L1_A_E4_SEL_4f 3958
#define L1_A_E4_SEL_5f 3959
#define L1_A_E4_SEL_6f 3960
#define L1_A_E4_SEL_7f 3961
#define L1_A_E4_SEL_8f 3962
#define L1_A_E4_SEL_9f 3963
#define L1_A_E8_SEL_0f 3964
#define L1_A_E8_SEL_1f 3965
#define L1_A_E8_SEL_2f 3966
#define L1_A_E8_SEL_3f 3967
#define L1_A_E8_SEL_4f 3968
#define L1_A_E8_SEL_5f 3969
#define L1_B_E16_SEL_0f 3970
#define L1_B_E16_SEL_1f 3971
#define L1_B_E16_SEL_2f 3972
#define L1_B_E16_SEL_3f 3973
#define L1_B_E16_SEL_4f 3974
#define L1_B_E32_SEL_0f 3975
#define L1_B_E32_SEL_1f 3976
#define L1_C_E16_SEL_0f 3977
#define L1_C_E16_SEL_1f 3978
#define L1_C_E16_SEL_2f 3979
#define L1_C_E16_SEL_3f 3980
#define L1_C_E16_SEL_4f 3981
#define L1_C_E32_SEL_0f 3982
#define L1_C_E32_SEL_1f 3983
#define L1_ISDW_E16_SEL_0f 3984
#define L1_ISDW_E16_SEL_1f 3985
#define L1_ISDW_E16_SEL_2f 3986
#define L1_ISDW_E16_SEL_3f 3987
#define L1_ISDW_E16_SEL_4f 3988
#define L1_ISDW_E16_SEL_5f 3989
#define L1_ISDW_E16_SEL_6f 3990
#define L1_ISDW_E16_SEL_7f 3991
#define L1_ISDW_E16_SEL_8f 3992
#define L1_ISDW_E16_SEL_9f 3993
#define L1_MINBW_FLAGf 3994
#define L1_RCVD_BKUP_FREQ_SELf 3995
#define L1_RCVD_BKUP_PORT_SELf 3996
#define L1_RCVD_CLK_BKUP_RSTNf 3997
#define L1_RCVD_CLK_RSTNf 3998
#define L1_RCVD_FREQ_SELf 3999
#define L1_RCVD_PORT_SELf 4000
#define L1_RCVD_SW_OVWR_BKUP_VALIDf 4001
#define L1_RCVD_SW_OVWR_ENf 4002
#define L1_RCVD_SW_OVWR_VALIDf 4003
#define L1_TO_L0_MAPf 4004
#define L1_TO_L0_MAPPINGf 4005
#define L2v_ASSOCIATED_DATAf 4006
#define L2v_CLASS_IDf 4007
#define L2v_CPUf 4008
#define L2v_DATAf 4009
#define L2v_DESTINATIONf 4010
#define L2v_DEST_TYPEf 4011
#define L2v_DST_DISCARDf 4012
#define L2v_HASH_LSBf 4013
#define L2v_KEYf 4014
#define L2v_KEY_0f 4015
#define L2v_L2MC_PTRf 4016
#define L2v_MAC_ADDRf 4017
#define L2v_MAC_BLOCK_INDEXf 4018
#define L2v_PORT_NUMf 4019
#define L2v_PRIf 4020
#define L2v_RESERVEDf 4021
#define L2v_RESERVED_1f 4022
#define L2v_RESERVED_KEY_PADDINGf 4023
#define L2v_RPEf 4024
#define L2v_SCPf 4025
#define L2v_SRC_DISCARDf 4026
#define L2v_STATIC_BITf 4027
#define L2v_Tf 4028
#define L2v_TGIDf 4029
#define L2v_VLAN_IDf 4030
#define L2DH_ENf 4031
#define L2DST_HIT_ENABLEf 4032
#define L2GRE_SIP_LOOKUP_FAIL_COPY_TOCPUf 4033
#define L2GRE_TUNNEL_GRE_KEY_MASK_Af 4034
#define L2GRE_TUNNEL_GRE_KEY_MASK_Bf 4035
#define L2GRE_TUNNEL_USE_GRE_KEY_Af 4036
#define L2GRE_TUNNEL_USE_GRE_KEY_Bf 4037
#define L2LASTf 4038
#define L2MCf 4039
#define L2MC_PTRf 4040
#define L2_BITMAPf 4041
#define L2_BMAPf 4042
#define L2_E16_SEL_0f 4043
#define L2_E16_SEL_1f 4044
#define L2_E16_SEL_2f 4045
#define L2_E16_SEL_3f 4046
#define L2_E16_SEL_4f 4047
#define L2_E1_SEL_0f 4048
#define L2_E1_SEL_1f 4049
#define L2_E2_SEL_0f 4050
#define L2_E2_SEL_1f 4051
#define L2_E2_SEL_2f 4052
#define L2_E2_SEL_3f 4053
#define L2_E2_SEL_4f 4054
#define L2_E2_SEL_5f 4055
#define L2_E2_SEL_6f 4056
#define L2_E4_SEL_0f 4057
#define L2_E4_SEL_1f 4058
#define L2_E4_SEL_10f 4059
#define L2_E4_SEL_11f 4060
#define L2_E4_SEL_12f 4061
#define L2_E4_SEL_13f 4062
#define L2_E4_SEL_14f 4063
#define L2_E4_SEL_15f 4064
#define L2_E4_SEL_2f 4065
#define L2_E4_SEL_3f 4066
#define L2_E4_SEL_4f 4067
#define L2_E4_SEL_5f 4068
#define L2_E4_SEL_6f 4069
#define L2_E4_SEL_7f 4070
#define L2_E4_SEL_8f 4071
#define L2_E4_SEL_9f 4072
#define L2_ENTRY_KEY_TYPEf 4073
#define L2_ETHER_TYPEf 4074
#define L2_ETHER_TYPE_MASKf 4075
#define L2_FIELD_BITMAP_Af 4076
#define L2_FIELD_BITMAP_Bf 4077
#define L2_LEARN_CACHE_ENf 4078
#define L2_LEARN_CACHE_FULLf 4079
#define L2_LEARN_CACHE_THRESHOLD_EXCEEDEDf 4080
#define L2_MISS_DROPf 4081
#define L2_MISS_TOCPUf 4082
#define L2_NON_UCAST_DROPf 4083
#define L2_NON_UCAST_TOCPUf 4084
#define L2_OFFSETf 4085
#define L2_OR_L3_BMPf 4086
#define L2_PBM_PTRf 4087
#define L2_PBM_PTR_MIDSCANf 4088
#define L2_PFMf 4089
#define L2_PROTOCOL_PKTf 4090
#define L2_SWITCHf 4091
#define L2_TAG_STATUSf 4092
#define L2_TAG_STATUS_MASKf 4093
#define L2_TYPEf 4094
#define L2_TYPE_MASKf 4095
#define L2_USER_ENTRY_DATAf 4096
#define L2_USER_ENTRY_DATA_ECC_ENf 4097
#define L3v_CLASS_IDf 4098
#define L3v_FLEX_CTR_ACTION_SELf 4099
#define L3v_FLEX_CTR_OBJECTf 4100
#define L3v_L3_UC_DA_DISABLEf 4101
#define L3v_L3_UC_SA_DISABLEf 4102
#define L3v_L3_UC_TTL_DISABLEf 4103
#define L3v_L3_UC_VLAN_DISABLEf 4104
#define L3v_LOOPBACK_PROFILE_IDXf 4105
#define L3v_MAC_ADDRESSf 4106
#define L3v_RESERVED_PADDINGf 4107
#define L3IPMCf 4108
#define L3MCv_FLEX_CTR_ACTION_SELf 4109
#define L3MCv_FLEX_CTR_OBJECTf 4110
#define L3MCv_L2_CLASS_IDf 4111
#define L3MCv_L3MC_USE_CONFIGURED_MACf 4112
#define L3MCv_L3_CLASS_IDf 4113
#define L3MCv_L3_DROPf 4114
#define L3MCv_L3_MC_DA_DISABLEf 4115
#define L3MCv_L3_MC_SA_DISABLEf 4116
#define L3MCv_L3_MC_TTL_DISABLEf 4117
#define L3MCv_L3_MC_VLAN_DISABLEf 4118
#define L3MCv_MAC_ADDRESSf 4119
#define L3MC_ASSOC_DATA_FULLf 4120
#define L3MC_FLEX_CTR_ACTION_0f 4121
#define L3MC_FLEX_CTR_ACTION_1f 4122
#define L3MC_INDEXf 4123
#define L3MC_PORT_AGG_IDf 4124
#define L3MC_V4_KEYf 4125
#define L3MC_V6_KEYf 4126
#define L3ONLYf 4127
#define L3SH_ENf 4128
#define L3SRC_HIT_ENABLEf 4129
#define L3SW_CHANGE_L2_SETf 4130
#define L3SW_CHANGE_L2_SET_ENABLEf 4131
#define L3UC_TTL1_ERR_TOCPUf 4132
#define L3UC_TTL_ERR_TOCPUf 4133
#define L3_BITMAPf 4134
#define L3_BMAPf 4135
#define L3_DEFIP_ALPM_LEVEL2_ECC_ENf 4136
#define L3_DEFIP_ALPM_LEVEL2_EN_COR_ERR_RPTf 4137
#define L3_DEFIP_ALPM_LEVEL3_ECC_ENf 4138
#define L3_DEFIP_ALPM_LEVEL3_EN_COR_ERR_RPTf 4139
#define L3_DEFIP_DATA_LEVEL1_ECC_ENf 4140
#define L3_DEFIP_DATA_LEVEL1_EN_COR_ERR_RPTf 4141
#define L3_DEFIP_DATA_LEVEL1_LWR_OVERLAYf 4142
#define L3_DEFIP_DATA_LEVEL1_OVERLAYf 4143
#define L3_DEFIP_DATA_LEVEL1_WIDE_LWR_OVERLAYf 4144
#define L3_DEFIP_DATA_LEVEL1_WIDE_OVERLAYf 4145
#define L3_DEFIP_TCAM_KEY_FMT0_DOUBLE_BASE_ENTRY_0f 4146
#define L3_DEFIP_TCAM_KEY_FMT0_DOUBLE_BASE_ENTRY_1f 4147
#define L3_DEFIP_TCAM_KEY_FMT0_DOUBLE_BASE_ENTRY_2f 4148
#define L3_DEFIP_TCAM_KEY_FMT0_DOUBLE_BASE_ENTRY_3f 4149
#define L3_DEFIP_TCAM_KEY_FMT0_HALF_BASE_ENTRY_0f 4150
#define L3_DEFIP_TCAM_KEY_FMT0_HALF_BASE_ENTRY_1f 4151
#define L3_DEFIP_TCAM_KEY_FMT0_HALF_BASE_ENTRY_2f 4152
#define L3_DEFIP_TCAM_KEY_FMT0_HALF_BASE_ENTRY_3f 4153
#define L3_DEFIP_TCAM_KEY_FMT0_SINGLE_BASE_ENTRY_0f 4154
#define L3_DEFIP_TCAM_KEY_FMT0_SINGLE_BASE_ENTRY_1f 4155
#define L3_DEFIP_TCAM_KEY_FMT0_SINGLE_BASE_ENTRY_2f 4156
#define L3_DEFIP_TCAM_KEY_FMT0_SINGLE_BASE_ENTRY_3f 4157
#define L3_DEFIP_TCAM_KEY_FMT1_DOUBLE_BASE_ENTRY_0f 4158
#define L3_DEFIP_TCAM_KEY_FMT1_DOUBLE_BASE_ENTRY_1f 4159
#define L3_DEFIP_TCAM_KEY_FMT1_DOUBLE_BASE_ENTRY_2f 4160
#define L3_DEFIP_TCAM_KEY_FMT1_DOUBLE_BASE_ENTRY_3f 4161
#define L3_DEFIP_TCAM_KEY_FMT1_HALF_BASE_ENTRY_0f 4162
#define L3_DEFIP_TCAM_KEY_FMT1_HALF_BASE_ENTRY_1f 4163
#define L3_DEFIP_TCAM_KEY_FMT1_HALF_BASE_ENTRY_2f 4164
#define L3_DEFIP_TCAM_KEY_FMT1_HALF_BASE_ENTRY_3f 4165
#define L3_DEFIP_TCAM_KEY_FMT1_SINGLE_BASE_ENTRY_0f 4166
#define L3_DEFIP_TCAM_KEY_FMT1_SINGLE_BASE_ENTRY_1f 4167
#define L3_DEFIP_TCAM_KEY_FMT1_SINGLE_BASE_ENTRY_2f 4168
#define L3_DEFIP_TCAM_KEY_FMT1_SINGLE_BASE_ENTRY_3f 4169
#define L3_DEFIP_TCAM_LEVEL1_LWR_OVERLAYf 4170
#define L3_DEFIP_TCAM_LEVEL1_OVERLAYf 4171
#define L3_DEFIP_TCAM_LEVEL1_UPR_OVERLAYf 4172
#define L3_DEFIP_TCAM_LEVEL1_WIDE_LWR_OVERLAYf 4173
#define L3_DEFIP_TCAM_LEVEL1_WIDE_OVERLAYf 4174
#define L3_DEFIP_TCAM_LEVEL1_WIDE_UPR_OVERLAYf 4175
#define L3_DST_ENABLEf 4176
#define L3_ECMPf 4177
#define L3_ECMP_ECC_ENf 4178
#define L3_ECMP_GROUPf 4179
#define L3_ECMP_GROUP_ECC_ENf 4180
#define L3_FIELDSf 4181
#define L3_FIELDS_MASKf 4182
#define L3_FLEX_CTR_ACTION_0f 4183
#define L3_FLEX_CTR_ACTION_1f 4184
#define L3_IIFf 4185
#define L3_IIF_ECC_ENf 4186
#define L3_IIF_EN_COR_ERR_RPTf 4187
#define L3_IIF_PROFILEf 4188
#define L3_IIF_PROFILE_ECC_ENf 4189
#define L3_IIF_PROFILE_INDEXf 4190
#define L3_IPMCf 4191
#define L3_IPV4_PFMf 4192
#define L3_IPV6_PFMf 4193
#define L3_MEMBER_ICCf 4194
#define L3_MEMBER_NOT_FOUNDf 4195
#define L3_MTU_FAIL_TOCPUf 4196
#define L3_MTU_VALUESf 4197
#define L3_OFFSETf 4198
#define L3_OFFSET_DISABLEf 4199
#define L3_OIFf 4200
#define L3_ONLYf 4201
#define L3_OVERRIDE_IPMC_DO_VLANf 4202
#define L3_PAYLOADf 4203
#define L3_PBM_PTRf 4204
#define L3_PBM_PTR_MIDSCANf 4205
#define L3_PURGEf 4206
#define L3_SLOWPATH_TOCPUf 4207
#define L3_SRC_ENABLEf 4208
#define L3_TUNNEL_TCAM_DATA_ONLY_ECC_ENf 4209
#define L3_TUNNEL_TCAM_DATA_ONLY_EN_COR_ERR_RPTf 4210
#define L3_TUNNEL_TERM_ENf 4211
#define L3_TYPEf 4212
#define L3_TYPE_MASKf 4213
#define L3_UDP_OFFSETf 4214
#define L3_UDP_OFFSET_DISABLEf 4215
#define L4_DEST_PORTf 4216
#define L4_DST_PORTf 4217
#define L4_DST_PORT_MASKf 4218
#define L4_PORTf 4219
#define L4_SRC_PORTf 4220
#define L4_VALIDf 4221
#define L4_VALID_MASKf 4222
#define LABELf 4223
#define LAGGING_THDf 4224
#define LAG_FAILOVER_CF_UPDATE_ENABLEf 4225
#define LAG_FAILOVER_ENf 4226
#define LAG_FAILOVER_LOOPBACKf 4227
#define LAG_RES_ENf 4228
#define LAST_ALL_DROPPEDf 4229
#define LAST_COPYf 4230
#define LAST_PKT_ACCEPT_MODEf 4231
#define LAST_PORTf 4232
#define LAST_SOP_PTRf 4233
#define LATENCYf 4234
#define LATENCY_ECN_ENABLEf 4235
#define LATENCY_ECN_PROFILE_PTRf 4236
#define LATENCY_THRESHOLDf 4237
#define LB_CONTROLS_SETf 4238
#define LB_CONTROLS_SET_ENABLEf 4239
#define LB_HDR_VRF_VALIDf 4240
#define LB_MODEf 4241
#define LB_Q_VALUEf 4242
#define LB_TO_LB_DROPf 4243
#define LDO_ANA_STBf 4244
#define LDO_ANA_VCTRLf 4245
#define LDO_DIG_VCTRLf 4246
#define LDO_TEST_ENf 4247
#define LEARN_DISABLEf 4248
#define LEARN_VIDf 4249
#define LEDCLK_HALF_PERIODf 4250
#define LED_ACCU_ENf 4251
#define LED_ECC_ENf 4252
#define LED_FORCE_DOUBLE_BIT_ERRf 4253
#define LED_FORCE_SINGLE_BIT_ERRf 4254
#define LED_NUM_OF_BITS_PER_LOCf 4255
#define LED_NUM_OF_LOCSf 4256
#define LED_SEND_ENf 4257
#define LED_SPEED_MODEf 4258
#define LED_START_ADDRf 4259
#define LED_TMf 4260
#define LEFT_BANK_HASH_ROTRf 4261
#define LEFT_BANK_HASH_SELf 4262
#define LENGTH_TYPEf 4263
#define LEVELf 4264
#define LEVEL1_DATABASE_SEL_BLOCK_0f 4265
#define LEVEL1_DATABASE_SEL_BLOCK_1f 4266
#define LEVEL1_DATABASE_SEL_BLOCK_2f 4267
#define LEVEL1_DATABASE_SEL_BLOCK_3f 4268
#define LEVEL1_DATABASE_SEL_BLOCK_4f 4269
#define LEVEL1_DATABASE_SEL_BLOCK_5f 4270
#define LEVEL1_DATABASE_SEL_BLOCK_6f 4271
#define LEVEL1_DATABASE_SEL_BLOCK_7f 4272
#define LEVEL1_KEY_INPUT_SEL_BLOCK_0f 4273
#define LEVEL1_KEY_INPUT_SEL_BLOCK_1f 4274
#define LEVEL1_KEY_INPUT_SEL_BLOCK_2f 4275
#define LEVEL1_KEY_INPUT_SEL_BLOCK_3f 4276
#define LEVEL1_KEY_INPUT_SEL_BLOCK_4f 4277
#define LEVEL1_KEY_INPUT_SEL_BLOCK_5f 4278
#define LEVEL1_KEY_INPUT_SEL_BLOCK_6f 4279
#define LEVEL1_KEY_INPUT_SEL_BLOCK_7f 4280
#define LEVEL2_BANK_CONFIG_BLOCK_0f 4281
#define LEVEL2_BANK_CONFIG_BLOCK_1f 4282
#define LEVEL2_BANK_CONFIG_BLOCK_2f 4283
#define LEVEL2_BANK_CONFIG_BLOCK_3f 4284
#define LEVEL2_DATABASE_SEL_BLOCK_0f 4285
#define LEVEL2_DATABASE_SEL_BLOCK_1f 4286
#define LEVEL2_DATABASE_SEL_BLOCK_2f 4287
#define LEVEL2_DATABASE_SEL_BLOCK_3f 4288
#define LEVEL2_KEY_INPUT_SEL_BLOCK_0f 4289
#define LEVEL2_KEY_INPUT_SEL_BLOCK_1f 4290
#define LEVEL2_KEY_INPUT_SEL_BLOCK_2f 4291
#define LEVEL2_KEY_INPUT_SEL_BLOCK_3f 4292
#define LEVEL3_BANK_CONFIG_BLOCK_0f 4293
#define LEVEL3_BANK_CONFIG_BLOCK_1f 4294
#define LEVEL3_BANK_CONFIG_BLOCK_2f 4295
#define LEVEL3_BANK_CONFIG_BLOCK_3f 4296
#define LEVEL3_DATABASE_SEL_BLOCK_0f 4297
#define LEVEL3_DATABASE_SEL_BLOCK_1f 4298
#define LEVEL3_DATABASE_SEL_BLOCK_2f 4299
#define LEVEL3_DATABASE_SEL_BLOCK_3f 4300
#define LEVEL3_KEY_INPUT_SEL_BLOCK_0f 4301
#define LEVEL3_KEY_INPUT_SEL_BLOCK_1f 4302
#define LEVEL3_KEY_INPUT_SEL_BLOCK_2f 4303
#define LEVEL3_KEY_INPUT_SEL_BLOCK_3f 4304
#define LIMITf 4305
#define LIMIT_DYNAMICf 4306
#define LIMIT_ENABLEf 4307
#define LIMIT_REDf 4308
#define LIMIT_YELLOWf 4309
#define LINCf 4310
#define LINK_DELAYf 4311
#define LINK_DOWNf 4312
#define LINK_INTERRUPTION_DISABLEf 4313
#define LINK_INTERRUPTION_LIVE_STATUSf 4314
#define LINK_INTERRUPTION_STATUSf 4315
#define LINK_STATUSf 4316
#define LINK_STATUS_BKUP_PORT_SELf 4317
#define LINK_STATUS_PORT_SELf 4318
#define LINK_STATUS_SELECTf 4319
#define LINK_STATUS_UPf 4320
#define LINK_STATUS_UPDATE_ENABLEf 4321
#define LINK_UPf 4322
#define LIST_PTRf 4323
#define LKUP_1588_MEM_DATAf 4324
#define LLFC_CRC_IGNOREf 4325
#define LLFC_CUT_THROUGH_MODEf 4326
#define LLFC_IMGf 4327
#define LLFC_IN_IPG_ONLYf 4328
#define LLFC_REFRESH_ENf 4329
#define LLFC_REFRESH_TIMERf 4330
#define LLFC_XOFF_TIMEf 4331
#define LMAC0_MATCHf 4332
#define LMAC1_MATCHf 4333
#define LOADf 4334
#define LOAD_SEEDf 4335
#define LOCAL_ADDRESSf 4336
#define LOCAL_DEVICE_PORTf 4337
#define LOCAL_FAULTf 4338
#define LOCAL_FAULT_DISABLEf 4339
#define LOCAL_FAULT_LIVE_STATUSf 4340
#define LOCAL_FAULT_STATUSf 4341
#define LOCAL_LPBKf 4342
#define LOCAL_LPBK_LEAK_ENBf 4343
#define LOCKf 4344
#define LOCKUPf 4345
#define LOCK_COUNTS_CTRLf 4346
#define LOCK_LOSTf 4347
#define LOCK_LOST_CLRf 4348
#define LOCK_PHASE_DETECTORf 4349
#define LOGICAL_BANK_0_PHYSICAL_BANK_LOCATIONf 4350
#define LOGICAL_BANK_1_PHYSICAL_BANK_LOCATIONf 4351
#define LOGICAL_BANK_2_PHYSICAL_BANK_LOCATIONf 4352
#define LOGICAL_BANK_3_PHYSICAL_BANK_LOCATIONf 4353
#define LOGICAL_PARTITION_MAPf 4354
#define LOGICAL_PARTITION_PRIORITY_0f 4355
#define LOGICAL_PARTITION_PRIORITY_1f 4356
#define LOGICAL_PARTITION_PRIORITY_2f 4357
#define LOGICAL_PARTITION_PRIORITY_3f 4358
#define LOGICAL_PARTITION_PRIORITY_4f 4359
#define LOGICAL_PARTITION_PRIORITY_5f 4360
#define LOGICAL_PARTITION_PRIORITY_6f 4361
#define LOGICAL_PARTITION_PRIORITY_7f 4362
#define LOGICAL_PARTITION_PRIORITY_8f 4363
#define LOGICAL_TABLE_0_ACTION_PRIORITYf 4364
#define LOGICAL_TABLE_0_ENABLEf 4365
#define LOGICAL_TABLE_10_ACTION_PRIORITYf 4366
#define LOGICAL_TABLE_10_ENABLEf 4367
#define LOGICAL_TABLE_11_ACTION_PRIORITYf 4368
#define LOGICAL_TABLE_11_ENABLEf 4369
#define LOGICAL_TABLE_12_ACTION_PRIORITYf 4370
#define LOGICAL_TABLE_12_ENABLEf 4371
#define LOGICAL_TABLE_13_ACTION_PRIORITYf 4372
#define LOGICAL_TABLE_13_ENABLEf 4373
#define LOGICAL_TABLE_14_ACTION_PRIORITYf 4374
#define LOGICAL_TABLE_14_ENABLEf 4375
#define LOGICAL_TABLE_15_ACTION_PRIORITYf 4376
#define LOGICAL_TABLE_15_ENABLEf 4377
#define LOGICAL_TABLE_1_ACTION_PRIORITYf 4378
#define LOGICAL_TABLE_1_ENABLEf 4379
#define LOGICAL_TABLE_2_ACTION_PRIORITYf 4380
#define LOGICAL_TABLE_2_ENABLEf 4381
#define LOGICAL_TABLE_3_ACTION_PRIORITYf 4382
#define LOGICAL_TABLE_3_ENABLEf 4383
#define LOGICAL_TABLE_4_ACTION_PRIORITYf 4384
#define LOGICAL_TABLE_4_ENABLEf 4385
#define LOGICAL_TABLE_5_ACTION_PRIORITYf 4386
#define LOGICAL_TABLE_5_ENABLEf 4387
#define LOGICAL_TABLE_6_ACTION_PRIORITYf 4388
#define LOGICAL_TABLE_6_ENABLEf 4389
#define LOGICAL_TABLE_7_ACTION_PRIORITYf 4390
#define LOGICAL_TABLE_7_ENABLEf 4391
#define LOGICAL_TABLE_8_ACTION_PRIORITYf 4392
#define LOGICAL_TABLE_8_ENABLEf 4393
#define LOGICAL_TABLE_9_ACTION_PRIORITYf 4394
#define LOGICAL_TABLE_9_ENABLEf 4395
#define LOGICAL_TABLE_CLASS_IDf 4396
#define LOGICAL_TABLE_IDf 4397
#define LOGIC_ORDERf 4398
#define LOOKUP_ENABLE_SLICE_0f 4399
#define LOOKUP_ENABLE_SLICE_1f 4400
#define LOOKUP_ENABLE_SLICE_2f 4401
#define LOOKUP_ENABLE_SLICE_3f 4402
#define LOOKUP_L2MC_WITH_FID_IDf 4403
#define LOOKUP_STATUS_VECTORf 4404
#define LOOKUP_STATUS_VECTOR_MASKf 4405
#define LOOPQf 4406
#define LOOP_BIT_COUNT_FOR_TSf 4407
#define LOOP_BLOCK_COUNT_FOR_TSf 4408
#define LOSSLESSf 4409
#define LOSSLESS0_COUNTf 4410
#define LOSSLESS0_DISCARDf 4411
#define LOSSLESS0_FC_ENf 4412
#define LOSSLESS0_PRIORITY_PROFILEf 4413
#define LOSSLESS0_XOFFf 4414
#define LOSSLESS0_XONf 4415
#define LOSSLESS1_COUNTf 4416
#define LOSSLESS1_DISCARDf 4417
#define LOSSLESS1_FC_ENf 4418
#define LOSSLESS1_PRIORITY_PROFILEf 4419
#define LOSSLESS1_XOFFf 4420
#define LOSSLESS1_XONf 4421
#define LOSSLESS_PG_DROP_BMPf 4422
#define LOSSY_COUNTf 4423
#define LOSSY_DISCARDf 4424
#define LOSSY_LOW_PRIf 4425
#define LOSS_REFCLK_CLEARf 4426
#define LOSS_REFCLK_DETECTf 4427
#define LOSTf 4428
#define LOWERf 4429
#define LOWER_BOUNDSf 4430
#define LOW_THRESHOLDf 4431
#define LPHASEf 4432
#define LPM_ASSOC_DATA_FULLf 4433
#define LPM_IP_DATA_GEN_RESULT_MODEf 4434
#define LPM_V4_KEYf 4435
#define LPM_V6_KEYf 4436
#define LPORT_PROFILE_IDXf 4437
#define LPORT_PROFILE_TABLE_ECC_ENf 4438
#define LPORT_PROFILE_TABLE_EN_COR_ERR_RPTf 4439
#define LPT_SELf 4440
#define LP_PAGE_RDY_SW_AN_INTERRUPTf 4441
#define LSB_VLAN_BMf 4442
#define LS_PIMSM_HDRf 4443
#define LTSf 4444
#define LVM_CTRLf 4445
#define LVM_OVRD_CTRLf 4446
#define LWR_ALPM1_DATA0f 4447
#define LWR_ALPM1_DATA1f 4448
#define LWR_ASSOC_DATA0f 4449
#define LWR_ASSOC_DATA0_COMP_ASSOC_DATA_FULLf 4450
#define LWR_ASSOC_DATA0_COMP_ASSOC_DATA_FULL_COMPRESSION_IDf 4451
#define LWR_ASSOC_DATA0_COMP_ASSOC_DATA_FULL_INT_ACTION_PROFILE_IDXf 4452
#define LWR_ASSOC_DATA0_COMP_ASSOC_DATA_FULL_INT_FLOW_CLASSf 4453
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULLf 4454
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_CLASS_IDf 4455
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_DST_DISCARDf 4456
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_EXPECTED_L3_IIFf 4457
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_FLEX_CTR_ACTION_SELf 4458
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_FLEX_CTR_OBJECTf 4459
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_IPMC_EXPECTED_L3_IIF_MISMATCH_DROPf 4460
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_IPMC_EXPECTED_L3_IIF_MISMATCH_TOCPUf 4461
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_IPV6_SIP_LINK_LOCAL_DROPf 4462
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_L3MC_INDEXf 4463
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_PORT_NUMf 4464
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_SRC_PORT_VALIDf 4465
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_Tf 4466
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_TGIDf 4467
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULLf 4468
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_BFD_ENABLEf 4469
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_CLASS_IDf 4470
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_DESTINATIONf 4471
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_DEST_TYPEf 4472
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_DST_DISCARDf 4473
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_FLEX_CTR_ACTION_SELf 4474
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_FLEX_CTR_OBJECTf 4475
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_INT_ACTION_PROFILE_IDXf 4476
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_INT_FLOW_CLASSf 4477
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_LOCAL_ADDRESSf 4478
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_PRIf 4479
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_RPEf 4480
#define LWR_ASSOC_DATA0_POLICY_DATAf 4481
#define LWR_ASSOC_DATA1f 4482
#define LWR_ASSOC_DATA1_COMP_ASSOC_DATA_FULLf 4483
#define LWR_ASSOC_DATA1_COMP_ASSOC_DATA_FULL_COMPRESSION_IDf 4484
#define LWR_ASSOC_DATA1_COMP_ASSOC_DATA_FULL_INT_ACTION_PROFILE_IDXf 4485
#define LWR_ASSOC_DATA1_COMP_ASSOC_DATA_FULL_INT_FLOW_CLASSf 4486
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULLf 4487
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_CLASS_IDf 4488
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_DST_DISCARDf 4489
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_EXPECTED_L3_IIFf 4490
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_FLEX_CTR_ACTION_SELf 4491
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_FLEX_CTR_OBJECTf 4492
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_IPMC_EXPECTED_L3_IIF_MISMATCH_DROPf 4493
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_IPMC_EXPECTED_L3_IIF_MISMATCH_TOCPUf 4494
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_IPV6_SIP_LINK_LOCAL_DROPf 4495
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_L3MC_INDEXf 4496
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_PORT_NUMf 4497
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_SRC_PORT_VALIDf 4498
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_Tf 4499
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_TGIDf 4500
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULLf 4501
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_BFD_ENABLEf 4502
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_CLASS_IDf 4503
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_DESTINATIONf 4504
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_DEST_TYPEf 4505
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_DST_DISCARDf 4506
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_FLEX_CTR_ACTION_SELf 4507
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_FLEX_CTR_OBJECTf 4508
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_INT_ACTION_PROFILE_IDXf 4509
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_INT_FLOW_CLASSf 4510
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_LOCAL_ADDRESSf 4511
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_PRIf 4512
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_RPEf 4513
#define LWR_ASSOC_DATA1_POLICY_DATAf 4514
#define LWR_ECC0f 4515
#define LWR_ECC0_DATAf 4516
#define LWR_ECC1f 4517
#define LWR_ECC1_DATAf 4518
#define LWR_ECCP0f 4519
#define LWR_ECCP1f 4520
#define LWR_FIXED_DATA0f 4521
#define LWR_FIXED_DATA1f 4522
#define LWR_KEYf 4523
#define LWR_KEY0f 4524
#define LWR_KEY0_COMP_V4_KEYf 4525
#define LWR_KEY0_COMP_V4_KEY_IP_ADDRf 4526
#define LWR_KEY0_COMP_V4_KEY_IP_FLAGSf 4527
#define LWR_KEY0_COMP_V4_KEY_IP_PROTf 4528
#define LWR_KEY0_COMP_V4_KEY_IP_TCP_FLAGSf 4529
#define LWR_KEY0_COMP_V4_KEY_L4_PORTf 4530
#define LWR_KEY0_COMP_V4_KEY_MAC_LWRf 4531
#define LWR_KEY0_COMP_V4_KEY_MAC_UPRf 4532
#define LWR_KEY0_COMP_V4_KEY_RSV0f 4533
#define LWR_KEY0_COMP_V4_KEY_RSV1f 4534
#define LWR_KEY0_COMP_V4_KEY_VRF_LWRf 4535
#define LWR_KEY0_COMP_V4_KEY_VRF_UPRf 4536
#define LWR_KEY0_COMP_V6_KEYf 4537
#define LWR_KEY0_COMP_V6_KEY_IP_ADDR_0f 4538
#define LWR_KEY0_COMP_V6_KEY_IP_ADDR_1f 4539
#define LWR_KEY0_COMP_V6_KEY_IP_ADDR_2f 4540
#define LWR_KEY0_COMP_V6_KEY_IP_PROTf 4541
#define LWR_KEY0_COMP_V6_KEY_IP_TCP_FLAGSf 4542
#define LWR_KEY0_COMP_V6_KEY_L4_PORTf 4543
#define LWR_KEY0_COMP_V6_KEY_RSVf 4544
#define LWR_KEY0_COMP_V6_KEY_VRFf 4545
#define LWR_KEY0_IP_ADDRf 4546
#define LWR_KEY0_KEYf 4547
#define LWR_KEY0_KEY_MODEf 4548
#define LWR_KEY0_KEY_TYPEf 4549
#define LWR_KEY0_L3MC_V4_KEYf 4550
#define LWR_KEY0_L3MC_V4_KEY_DIPf 4551
#define LWR_KEY0_L3MC_V4_KEY_L3_IIFf 4552
#define LWR_KEY0_L3MC_V4_KEY_RSV0f 4553
#define LWR_KEY0_L3MC_V4_KEY_SIP_0f 4554
#define LWR_KEY0_L3MC_V4_KEY_SIP_1f 4555
#define LWR_KEY0_L3MC_V4_KEY_VRFf 4556
#define LWR_KEY0_L3MC_V6_KEYf 4557
#define LWR_KEY0_L3MC_V6_KEY_DIP_0f 4558
#define LWR_KEY0_L3MC_V6_KEY_DIP_1f 4559
#define LWR_KEY0_L3MC_V6_KEY_DIP_2f 4560
#define LWR_KEY0_L3MC_V6_KEY_L3_IIFf 4561
#define LWR_KEY0_L3MC_V6_KEY_RSVf 4562
#define LWR_KEY0_L3MC_V6_KEY_SIP_0f 4563
#define LWR_KEY0_L3MC_V6_KEY_SIP_1f 4564
#define LWR_KEY0_L3MC_V6_KEY_VRFf 4565
#define LWR_KEY0_LPM_V4_KEYf 4566
#define LWR_KEY0_LPM_V4_KEY_IP_ADDRf 4567
#define LWR_KEY0_LPM_V4_KEY_RSVf 4568
#define LWR_KEY0_LPM_V4_KEY_VRFf 4569
#define LWR_KEY0_LPM_V6_KEYf 4570
#define LWR_KEY0_LPM_V6_KEY_D_IP_ADDR_0f 4571
#define LWR_KEY0_LPM_V6_KEY_D_IP_ADDR_1f 4572
#define LWR_KEY0_LPM_V6_KEY_D_IP_ADDR_2f 4573
#define LWR_KEY0_LPM_V6_KEY_D_IP_ADDR_3f 4574
#define LWR_KEY0_LPM_V6_KEY_D_RSVf 4575
#define LWR_KEY0_LPM_V6_KEY_D_RSV_0f 4576
#define LWR_KEY0_LPM_V6_KEY_D_RSV_1f 4577
#define LWR_KEY0_LPM_V6_KEY_D_RSV_2f 4578
#define LWR_KEY0_LPM_V6_KEY_D_VRFf 4579
#define LWR_KEY0_LPM_V6_KEY_H_IP_ADDR_0f 4580
#define LWR_KEY0_LPM_V6_KEY_H_VRFf 4581
#define LWR_KEY0_LPM_V6_KEY_S_IP_ADDR_0f 4582
#define LWR_KEY0_LPM_V6_KEY_S_IP_ADDR_1f 4583
#define LWR_KEY0_LPM_V6_KEY_S_RSV_0f 4584
#define LWR_KEY0_LPM_V6_KEY_S_VRFf 4585
#define LWR_KEY0_PROTOCOLf 4586
#define LWR_KEY0_V4_DIPf 4587
#define LWR_KEY0_V4_SIPf 4588
#define LWR_KEY1f 4589
#define LWR_KEY1_COMP_V4_KEYf 4590
#define LWR_KEY1_COMP_V4_KEY_IP_ADDRf 4591
#define LWR_KEY1_COMP_V4_KEY_IP_FLAGSf 4592
#define LWR_KEY1_COMP_V4_KEY_IP_PROTf 4593
#define LWR_KEY1_COMP_V4_KEY_IP_TCP_FLAGSf 4594
#define LWR_KEY1_COMP_V4_KEY_L4_PORTf 4595
#define LWR_KEY1_COMP_V4_KEY_MAC_LWRf 4596
#define LWR_KEY1_COMP_V4_KEY_MAC_UPRf 4597
#define LWR_KEY1_COMP_V4_KEY_RSV0f 4598
#define LWR_KEY1_COMP_V4_KEY_RSV1f 4599
#define LWR_KEY1_COMP_V4_KEY_VRF_LWRf 4600
#define LWR_KEY1_COMP_V4_KEY_VRF_UPRf 4601
#define LWR_KEY1_COMP_V6_KEYf 4602
#define LWR_KEY1_COMP_V6_KEY_IP_ADDR_0f 4603
#define LWR_KEY1_COMP_V6_KEY_IP_ADDR_1f 4604
#define LWR_KEY1_COMP_V6_KEY_IP_ADDR_2f 4605
#define LWR_KEY1_COMP_V6_KEY_IP_PROTf 4606
#define LWR_KEY1_COMP_V6_KEY_IP_TCP_FLAGSf 4607
#define LWR_KEY1_COMP_V6_KEY_L4_PORTf 4608
#define LWR_KEY1_COMP_V6_KEY_RSVf 4609
#define LWR_KEY1_COMP_V6_KEY_VRFf 4610
#define LWR_KEY1_IP_ADDRf 4611
#define LWR_KEY1_KEYf 4612
#define LWR_KEY1_KEY_MODEf 4613
#define LWR_KEY1_KEY_TYPEf 4614
#define LWR_KEY1_L3MC_V4_KEYf 4615
#define LWR_KEY1_L3MC_V4_KEY_DIPf 4616
#define LWR_KEY1_L3MC_V4_KEY_L3_IIFf 4617
#define LWR_KEY1_L3MC_V4_KEY_RSV0f 4618
#define LWR_KEY1_L3MC_V4_KEY_SIP_0f 4619
#define LWR_KEY1_L3MC_V4_KEY_SIP_1f 4620
#define LWR_KEY1_L3MC_V4_KEY_VRFf 4621
#define LWR_KEY1_L3MC_V6_KEYf 4622
#define LWR_KEY1_L3MC_V6_KEY_DIP_0f 4623
#define LWR_KEY1_L3MC_V6_KEY_DIP_1f 4624
#define LWR_KEY1_L3MC_V6_KEY_DIP_2f 4625
#define LWR_KEY1_L3MC_V6_KEY_L3_IIFf 4626
#define LWR_KEY1_L3MC_V6_KEY_RSVf 4627
#define LWR_KEY1_L3MC_V6_KEY_SIP_0f 4628
#define LWR_KEY1_L3MC_V6_KEY_SIP_1f 4629
#define LWR_KEY1_L3MC_V6_KEY_VRFf 4630
#define LWR_KEY1_LPM_V4_KEYf 4631
#define LWR_KEY1_LPM_V4_KEY_IP_ADDRf 4632
#define LWR_KEY1_LPM_V4_KEY_RSVf 4633
#define LWR_KEY1_LPM_V4_KEY_VRFf 4634
#define LWR_KEY1_LPM_V6_KEYf 4635
#define LWR_KEY1_LPM_V6_KEY_D_IP_ADDR_0f 4636
#define LWR_KEY1_LPM_V6_KEY_D_IP_ADDR_1f 4637
#define LWR_KEY1_LPM_V6_KEY_D_IP_ADDR_2f 4638
#define LWR_KEY1_LPM_V6_KEY_D_IP_ADDR_3f 4639
#define LWR_KEY1_LPM_V6_KEY_D_RSVf 4640
#define LWR_KEY1_LPM_V6_KEY_D_RSV_0f 4641
#define LWR_KEY1_LPM_V6_KEY_D_RSV_1f 4642
#define LWR_KEY1_LPM_V6_KEY_D_RSV_2f 4643
#define LWR_KEY1_LPM_V6_KEY_D_VRFf 4644
#define LWR_KEY1_LPM_V6_KEY_H_IP_ADDR_0f 4645
#define LWR_KEY1_LPM_V6_KEY_H_VRFf 4646
#define LWR_KEY1_LPM_V6_KEY_S_IP_ADDR_0f 4647
#define LWR_KEY1_LPM_V6_KEY_S_IP_ADDR_1f 4648
#define LWR_KEY1_LPM_V6_KEY_S_RSV_0f 4649
#define LWR_KEY1_LPM_V6_KEY_S_VRFf 4650
#define LWR_KEY1_PROTOCOLf 4651
#define LWR_KEY1_V4_DIPf 4652
#define LWR_KEY1_V4_SIPf 4653
#define LWR_KEYSf 4654
#define LWR_MASKf 4655
#define LWR_MASK0f 4656
#define LWR_MASK0_COMP_V4_KEYf 4657
#define LWR_MASK0_COMP_V4_KEY_IP_ADDRf 4658
#define LWR_MASK0_COMP_V4_KEY_IP_FLAGSf 4659
#define LWR_MASK0_COMP_V4_KEY_IP_PROTf 4660
#define LWR_MASK0_COMP_V4_KEY_IP_TCP_FLAGSf 4661
#define LWR_MASK0_COMP_V4_KEY_L4_PORTf 4662
#define LWR_MASK0_COMP_V4_KEY_MAC_LWRf 4663
#define LWR_MASK0_COMP_V4_KEY_MAC_UPRf 4664
#define LWR_MASK0_COMP_V4_KEY_RSV0f 4665
#define LWR_MASK0_COMP_V4_KEY_RSV1f 4666
#define LWR_MASK0_COMP_V4_KEY_VRF_LWRf 4667
#define LWR_MASK0_COMP_V4_KEY_VRF_UPRf 4668
#define LWR_MASK0_COMP_V6_KEYf 4669
#define LWR_MASK0_COMP_V6_KEY_IP_ADDR_0f 4670
#define LWR_MASK0_COMP_V6_KEY_IP_ADDR_1f 4671
#define LWR_MASK0_COMP_V6_KEY_IP_ADDR_2f 4672
#define LWR_MASK0_COMP_V6_KEY_IP_PROTf 4673
#define LWR_MASK0_COMP_V6_KEY_IP_TCP_FLAGSf 4674
#define LWR_MASK0_COMP_V6_KEY_L4_PORTf 4675
#define LWR_MASK0_COMP_V6_KEY_RSVf 4676
#define LWR_MASK0_COMP_V6_KEY_VRFf 4677
#define LWR_MASK0_IP_ADDRf 4678
#define LWR_MASK0_KEYf 4679
#define LWR_MASK0_KEY_MODEf 4680
#define LWR_MASK0_KEY_TYPEf 4681
#define LWR_MASK0_L3MC_V4_KEYf 4682
#define LWR_MASK0_L3MC_V4_KEY_DIPf 4683
#define LWR_MASK0_L3MC_V4_KEY_L3_IIFf 4684
#define LWR_MASK0_L3MC_V4_KEY_RSV0f 4685
#define LWR_MASK0_L3MC_V4_KEY_SIP_0f 4686
#define LWR_MASK0_L3MC_V4_KEY_SIP_1f 4687
#define LWR_MASK0_L3MC_V4_KEY_VRFf 4688
#define LWR_MASK0_L3MC_V6_KEYf 4689
#define LWR_MASK0_L3MC_V6_KEY_DIP_0f 4690
#define LWR_MASK0_L3MC_V6_KEY_DIP_1f 4691
#define LWR_MASK0_L3MC_V6_KEY_DIP_2f 4692
#define LWR_MASK0_L3MC_V6_KEY_L3_IIFf 4693
#define LWR_MASK0_L3MC_V6_KEY_RSVf 4694
#define LWR_MASK0_L3MC_V6_KEY_SIP_0f 4695
#define LWR_MASK0_L3MC_V6_KEY_SIP_1f 4696
#define LWR_MASK0_L3MC_V6_KEY_VRFf 4697
#define LWR_MASK0_LPM_V4_KEYf 4698
#define LWR_MASK0_LPM_V4_KEY_IP_ADDRf 4699
#define LWR_MASK0_LPM_V4_KEY_RSVf 4700
#define LWR_MASK0_LPM_V4_KEY_VRFf 4701
#define LWR_MASK0_LPM_V6_KEYf 4702
#define LWR_MASK0_LPM_V6_KEY_D_IP_ADDR_0f 4703
#define LWR_MASK0_LPM_V6_KEY_D_IP_ADDR_1f 4704
#define LWR_MASK0_LPM_V6_KEY_D_IP_ADDR_2f 4705
#define LWR_MASK0_LPM_V6_KEY_D_IP_ADDR_3f 4706
#define LWR_MASK0_LPM_V6_KEY_D_RSVf 4707
#define LWR_MASK0_LPM_V6_KEY_D_RSV_0f 4708
#define LWR_MASK0_LPM_V6_KEY_D_RSV_1f 4709
#define LWR_MASK0_LPM_V6_KEY_D_RSV_2f 4710
#define LWR_MASK0_LPM_V6_KEY_D_VRFf 4711
#define LWR_MASK0_LPM_V6_KEY_H_IP_ADDR_0f 4712
#define LWR_MASK0_LPM_V6_KEY_H_VRFf 4713
#define LWR_MASK0_LPM_V6_KEY_S_IP_ADDR_0f 4714
#define LWR_MASK0_LPM_V6_KEY_S_IP_ADDR_1f 4715
#define LWR_MASK0_LPM_V6_KEY_S_RSV_0f 4716
#define LWR_MASK0_LPM_V6_KEY_S_VRFf 4717
#define LWR_MASK0_PROTOCOLf 4718
#define LWR_MASK0_V4_DIPf 4719
#define LWR_MASK0_V4_SIPf 4720
#define LWR_MASK1f 4721
#define LWR_MASK1_COMP_V4_KEYf 4722
#define LWR_MASK1_COMP_V4_KEY_IP_ADDRf 4723
#define LWR_MASK1_COMP_V4_KEY_IP_FLAGSf 4724
#define LWR_MASK1_COMP_V4_KEY_IP_PROTf 4725
#define LWR_MASK1_COMP_V4_KEY_IP_TCP_FLAGSf 4726
#define LWR_MASK1_COMP_V4_KEY_L4_PORTf 4727
#define LWR_MASK1_COMP_V4_KEY_MAC_LWRf 4728
#define LWR_MASK1_COMP_V4_KEY_MAC_UPRf 4729
#define LWR_MASK1_COMP_V4_KEY_RSV0f 4730
#define LWR_MASK1_COMP_V4_KEY_RSV1f 4731
#define LWR_MASK1_COMP_V4_KEY_VRF_LWRf 4732
#define LWR_MASK1_COMP_V4_KEY_VRF_UPRf 4733
#define LWR_MASK1_COMP_V6_KEYf 4734
#define LWR_MASK1_COMP_V6_KEY_IP_ADDR_0f 4735
#define LWR_MASK1_COMP_V6_KEY_IP_ADDR_1f 4736
#define LWR_MASK1_COMP_V6_KEY_IP_ADDR_2f 4737
#define LWR_MASK1_COMP_V6_KEY_IP_PROTf 4738
#define LWR_MASK1_COMP_V6_KEY_IP_TCP_FLAGSf 4739
#define LWR_MASK1_COMP_V6_KEY_L4_PORTf 4740
#define LWR_MASK1_COMP_V6_KEY_RSVf 4741
#define LWR_MASK1_COMP_V6_KEY_VRFf 4742
#define LWR_MASK1_IP_ADDRf 4743
#define LWR_MASK1_KEYf 4744
#define LWR_MASK1_KEY_MODEf 4745
#define LWR_MASK1_KEY_TYPEf 4746
#define LWR_MASK1_L3MC_V4_KEYf 4747
#define LWR_MASK1_L3MC_V4_KEY_DIPf 4748
#define LWR_MASK1_L3MC_V4_KEY_L3_IIFf 4749
#define LWR_MASK1_L3MC_V4_KEY_RSV0f 4750
#define LWR_MASK1_L3MC_V4_KEY_SIP_0f 4751
#define LWR_MASK1_L3MC_V4_KEY_SIP_1f 4752
#define LWR_MASK1_L3MC_V4_KEY_VRFf 4753
#define LWR_MASK1_L3MC_V6_KEYf 4754
#define LWR_MASK1_L3MC_V6_KEY_DIP_0f 4755
#define LWR_MASK1_L3MC_V6_KEY_DIP_1f 4756
#define LWR_MASK1_L3MC_V6_KEY_DIP_2f 4757
#define LWR_MASK1_L3MC_V6_KEY_L3_IIFf 4758
#define LWR_MASK1_L3MC_V6_KEY_RSVf 4759
#define LWR_MASK1_L3MC_V6_KEY_SIP_0f 4760
#define LWR_MASK1_L3MC_V6_KEY_SIP_1f 4761
#define LWR_MASK1_L3MC_V6_KEY_VRFf 4762
#define LWR_MASK1_LPM_V4_KEYf 4763
#define LWR_MASK1_LPM_V4_KEY_IP_ADDRf 4764
#define LWR_MASK1_LPM_V4_KEY_RSVf 4765
#define LWR_MASK1_LPM_V4_KEY_VRFf 4766
#define LWR_MASK1_LPM_V6_KEYf 4767
#define LWR_MASK1_LPM_V6_KEY_D_IP_ADDR_0f 4768
#define LWR_MASK1_LPM_V6_KEY_D_IP_ADDR_1f 4769
#define LWR_MASK1_LPM_V6_KEY_D_IP_ADDR_2f 4770
#define LWR_MASK1_LPM_V6_KEY_D_IP_ADDR_3f 4771
#define LWR_MASK1_LPM_V6_KEY_D_RSVf 4772
#define LWR_MASK1_LPM_V6_KEY_D_RSV_0f 4773
#define LWR_MASK1_LPM_V6_KEY_D_RSV_1f 4774
#define LWR_MASK1_LPM_V6_KEY_D_RSV_2f 4775
#define LWR_MASK1_LPM_V6_KEY_D_VRFf 4776
#define LWR_MASK1_LPM_V6_KEY_H_IP_ADDR_0f 4777
#define LWR_MASK1_LPM_V6_KEY_H_VRFf 4778
#define LWR_MASK1_LPM_V6_KEY_S_IP_ADDR_0f 4779
#define LWR_MASK1_LPM_V6_KEY_S_IP_ADDR_1f 4780
#define LWR_MASK1_LPM_V6_KEY_S_RSV_0f 4781
#define LWR_MASK1_LPM_V6_KEY_S_VRFf 4782
#define LWR_MASK1_PROTOCOLf 4783
#define LWR_MASK1_V4_DIPf 4784
#define LWR_MASK1_V4_SIPf 4785
#define LWR_MASKSf 4786
#define LWR_PARITY0f 4787
#define LWR_PARITY1f 4788
#define LWR_TCAM_ECCP_KEYf 4789
#define LWR_TCAM_ECCP_MASKf 4790
#define LWR_TCAM_ECC_KEYf 4791
#define LWR_TCAM_ECC_MASKf 4792
#define LWR_TCAM_PARITY_KEYf 4793
#define LWR_TCAM_PARITY_MASKf 4794
#define LWR_VALIDf 4795
#define LWR_VALID0f 4796
#define LWR_VALID1f 4797
#define L_TPMA_WATERMARKf 4798
#define M0SSQ_FLOP_BASED_SRAMf 4799
#define M0SS_CLK_ENf 4800
#define M0SS_SOFT_RESETf 4801
#define MACf 4802
#define MAC0_HIf 4803
#define MAC0_LOf 4804
#define MAC1_HIf 4805
#define MAC1_LOf 4806
#define MACRO_FLOW_HASH_BYTE_SELf 4807
#define MACRO_FLOW_HASH_FUNC_SELf 4808
#define MACSAf 4809
#define MACSA_ALL_ZERO_DROPf 4810
#define MACSA_EQUALS_MACDA_DROPf 4811
#define MAC_ADDRf 4812
#define MAC_ADDRESSf 4813
#define MAC_ADDR_MASKf 4814
#define MAC_BLOCK_MASKf 4815
#define MAC_BLOCK_TABLEf 4816
#define MAC_DA_LOWERf 4817
#define MAC_DA_UPPERf 4818
#define MAC_ERRf 4819
#define MAC_HIf 4820
#define MAC_LINK_DOWN_SEQ_ENf 4821
#define MAC_LOf 4822
#define MAC_LWRf 4823
#define MAC_PORT_MODEf 4824
#define MAC_UPRf 4825
#define MAJORf 4826
#define MAPPING_SELf 4827
#define MAP_FIFODMA_SLICE0_MEMWR_REQf 4828
#define MAP_FIFODMA_SLICE1_MEMWR_REQf 4829
#define MAP_FIFODMA_SLICE2_MEMWR_REQf 4830
#define MAP_SCHAN_FIFO_0_MEMWR_REQf 4831
#define MAP_SCHAN_FIFO_1_MEMWR_REQf 4832
#define MARK_GREENf 4833
#define MARK_GREEN_THDf 4834
#define MARK_REDf 4835
#define MARK_RED_THDf 4836
#define MARK_YELLOWf 4837
#define MARK_YELLOW_THDf 4838
#define MARTIAN_ADDR_TOCPUf 4839
#define MASKf 4840
#define MASK0f 4841
#define MASK0_COMP_V4_KEYf 4842
#define MASK0_COMP_V4_KEY_IP_ADDRf 4843
#define MASK0_COMP_V4_KEY_IP_FLAGSf 4844
#define MASK0_COMP_V4_KEY_IP_PROTf 4845
#define MASK0_COMP_V4_KEY_IP_TCP_FLAGSf 4846
#define MASK0_COMP_V4_KEY_L4_PORTf 4847
#define MASK0_COMP_V4_KEY_MAC_LWRf 4848
#define MASK0_COMP_V4_KEY_MAC_UPRf 4849
#define MASK0_COMP_V4_KEY_RSV0f 4850
#define MASK0_COMP_V4_KEY_RSV1f 4851
#define MASK0_COMP_V4_KEY_VRF_LWRf 4852
#define MASK0_COMP_V4_KEY_VRF_UPRf 4853
#define MASK0_COMP_V6_KEYf 4854
#define MASK0_COMP_V6_KEY_IP_ADDR_0f 4855
#define MASK0_COMP_V6_KEY_IP_ADDR_1f 4856
#define MASK0_COMP_V6_KEY_IP_ADDR_2f 4857
#define MASK0_COMP_V6_KEY_IP_PROTf 4858
#define MASK0_COMP_V6_KEY_IP_TCP_FLAGSf 4859
#define MASK0_COMP_V6_KEY_L4_PORTf 4860
#define MASK0_COMP_V6_KEY_RSVf 4861
#define MASK0_COMP_V6_KEY_VRFf 4862
#define MASK0_IP_ADDRf 4863
#define MASK0_KEYf 4864
#define MASK0_KEY_MODEf 4865
#define MASK0_KEY_TYPEf 4866
#define MASK0_L3MC_V4_KEYf 4867
#define MASK0_L3MC_V4_KEY_DIPf 4868
#define MASK0_L3MC_V4_KEY_L3_IIFf 4869
#define MASK0_L3MC_V4_KEY_RSV0f 4870
#define MASK0_L3MC_V4_KEY_SIP_0f 4871
#define MASK0_L3MC_V4_KEY_SIP_1f 4872
#define MASK0_L3MC_V4_KEY_VRFf 4873
#define MASK0_L3MC_V6_KEYf 4874
#define MASK0_L3MC_V6_KEY_DIP_0f 4875
#define MASK0_L3MC_V6_KEY_DIP_1f 4876
#define MASK0_L3MC_V6_KEY_DIP_2f 4877
#define MASK0_L3MC_V6_KEY_L3_IIFf 4878
#define MASK0_L3MC_V6_KEY_RSVf 4879
#define MASK0_L3MC_V6_KEY_SIP_0f 4880
#define MASK0_L3MC_V6_KEY_SIP_1f 4881
#define MASK0_L3MC_V6_KEY_VRFf 4882
#define MASK0_LPM_V4_KEYf 4883
#define MASK0_LPM_V4_KEY_IP_ADDRf 4884
#define MASK0_LPM_V4_KEY_RSVf 4885
#define MASK0_LPM_V4_KEY_VRFf 4886
#define MASK0_LPM_V6_KEYf 4887
#define MASK0_LPM_V6_KEY_D_IP_ADDR_0f 4888
#define MASK0_LPM_V6_KEY_D_IP_ADDR_1f 4889
#define MASK0_LPM_V6_KEY_D_IP_ADDR_2f 4890
#define MASK0_LPM_V6_KEY_D_IP_ADDR_3f 4891
#define MASK0_LPM_V6_KEY_D_RSVf 4892
#define MASK0_LPM_V6_KEY_D_RSV_0f 4893
#define MASK0_LPM_V6_KEY_D_RSV_1f 4894
#define MASK0_LPM_V6_KEY_D_RSV_2f 4895
#define MASK0_LPM_V6_KEY_D_VRFf 4896
#define MASK0_LPM_V6_KEY_H_IP_ADDR_0f 4897
#define MASK0_LPM_V6_KEY_H_VRFf 4898
#define MASK0_LPM_V6_KEY_S_IP_ADDR_0f 4899
#define MASK0_LPM_V6_KEY_S_IP_ADDR_1f 4900
#define MASK0_LPM_V6_KEY_S_RSV_0f 4901
#define MASK0_LPM_V6_KEY_S_VRFf 4902
#define MASK0_LWRf 4903
#define MASK0_PROTOCOLf 4904
#define MASK0_UPRf 4905
#define MASK0_V4_DIPf 4906
#define MASK0_V4_SIPf 4907
#define MASK1f 4908
#define MASK1_COMP_V4_KEYf 4909
#define MASK1_COMP_V4_KEY_IP_ADDRf 4910
#define MASK1_COMP_V4_KEY_IP_FLAGSf 4911
#define MASK1_COMP_V4_KEY_IP_PROTf 4912
#define MASK1_COMP_V4_KEY_IP_TCP_FLAGSf 4913
#define MASK1_COMP_V4_KEY_L4_PORTf 4914
#define MASK1_COMP_V4_KEY_MAC_LWRf 4915
#define MASK1_COMP_V4_KEY_MAC_UPRf 4916
#define MASK1_COMP_V4_KEY_RSV0f 4917
#define MASK1_COMP_V4_KEY_RSV1f 4918
#define MASK1_COMP_V4_KEY_VRF_LWRf 4919
#define MASK1_COMP_V4_KEY_VRF_UPRf 4920
#define MASK1_COMP_V6_KEYf 4921
#define MASK1_COMP_V6_KEY_IP_ADDR_0f 4922
#define MASK1_COMP_V6_KEY_IP_ADDR_1f 4923
#define MASK1_COMP_V6_KEY_IP_ADDR_2f 4924
#define MASK1_COMP_V6_KEY_IP_PROTf 4925
#define MASK1_COMP_V6_KEY_IP_TCP_FLAGSf 4926
#define MASK1_COMP_V6_KEY_L4_PORTf 4927
#define MASK1_COMP_V6_KEY_RSVf 4928
#define MASK1_COMP_V6_KEY_VRFf 4929
#define MASK1_IP_ADDRf 4930
#define MASK1_KEYf 4931
#define MASK1_KEY_MODEf 4932
#define MASK1_KEY_TYPEf 4933
#define MASK1_L3MC_V4_KEYf 4934
#define MASK1_L3MC_V4_KEY_DIPf 4935
#define MASK1_L3MC_V4_KEY_L3_IIFf 4936
#define MASK1_L3MC_V4_KEY_RSV0f 4937
#define MASK1_L3MC_V4_KEY_SIP_0f 4938
#define MASK1_L3MC_V4_KEY_SIP_1f 4939
#define MASK1_L3MC_V4_KEY_VRFf 4940
#define MASK1_L3MC_V6_KEYf 4941
#define MASK1_L3MC_V6_KEY_DIP_0f 4942
#define MASK1_L3MC_V6_KEY_DIP_1f 4943
#define MASK1_L3MC_V6_KEY_DIP_2f 4944
#define MASK1_L3MC_V6_KEY_L3_IIFf 4945
#define MASK1_L3MC_V6_KEY_RSVf 4946
#define MASK1_L3MC_V6_KEY_SIP_0f 4947
#define MASK1_L3MC_V6_KEY_SIP_1f 4948
#define MASK1_L3MC_V6_KEY_VRFf 4949
#define MASK1_LPM_V4_KEYf 4950
#define MASK1_LPM_V4_KEY_IP_ADDRf 4951
#define MASK1_LPM_V4_KEY_RSVf 4952
#define MASK1_LPM_V4_KEY_VRFf 4953
#define MASK1_LPM_V6_KEYf 4954
#define MASK1_LPM_V6_KEY_D_IP_ADDR_0f 4955
#define MASK1_LPM_V6_KEY_D_IP_ADDR_1f 4956
#define MASK1_LPM_V6_KEY_D_IP_ADDR_2f 4957
#define MASK1_LPM_V6_KEY_D_IP_ADDR_3f 4958
#define MASK1_LPM_V6_KEY_D_RSVf 4959
#define MASK1_LPM_V6_KEY_D_RSV_0f 4960
#define MASK1_LPM_V6_KEY_D_RSV_1f 4961
#define MASK1_LPM_V6_KEY_D_RSV_2f 4962
#define MASK1_LPM_V6_KEY_D_VRFf 4963
#define MASK1_LPM_V6_KEY_H_IP_ADDR_0f 4964
#define MASK1_LPM_V6_KEY_H_VRFf 4965
#define MASK1_LPM_V6_KEY_S_IP_ADDR_0f 4966
#define MASK1_LPM_V6_KEY_S_IP_ADDR_1f 4967
#define MASK1_LPM_V6_KEY_S_RSV_0f 4968
#define MASK1_LPM_V6_KEY_S_VRFf 4969
#define MASK1_LWRf 4970
#define MASK1_PROTOCOLf 4971
#define MASK1_UPRf 4972
#define MASK1_V4_DIPf 4973
#define MASK1_V4_SIPf 4974
#define MASKSf 4975
#define MASK_OPCODE_BEAT_IN_RESPONSE_WRITEf 4976
#define MASK_SIZE_1f 4977
#define MASK_SIZE_2f 4978
#define MASTER_ABORTf 4979
#define MASTER_PECf 4980
#define MASTER_RD_STATUSf 4981
#define MASTER_RTRY_CNTf 4982
#define MASTER_RX_EVENTf 4983
#define MASTER_RX_EVENT_ENf 4984
#define MASTER_RX_FIFO_FLUSHf 4985
#define MASTER_RX_FIFO_FULLf 4986
#define MASTER_RX_FIFO_FULL_ENf 4987
#define MASTER_RX_FIFO_THRESHOLDf 4988
#define MASTER_RX_PKT_COUNTf 4989
#define MASTER_RX_THRESHOLD_HITf 4990
#define MASTER_RX_THRESHOLD_HIT_ENf 4991
#define MASTER_SMBUS_RD_DATAf 4992
#define MASTER_SMBUS_WR_DATAf 4993
#define MASTER_START_BUSYf 4994
#define MASTER_START_BUSY_COMMANDf 4995
#define MASTER_START_BUSY_ENf 4996
#define MASTER_STATUSf 4997
#define MASTER_TX_FIFO_FLUSHf 4998
#define MASTER_TX_UNDERRUNf 4999
#define MASTER_TX_UNDERRUN_ENf 5000
#define MASTER_WR_STATUSf 5001
#define MAST_N_BOOTf 5002
#define MATCH_ENABLEf 5003
#define MATCH_LPHASEf 5004
#define MATCH_UPHASEf 5005
#define MAXf 5006
#define MAXCONFIGf 5007
#define MAX_ADDITION_SIZEf 5008
#define MAX_ADDITION_SIZE_FOR_CPU_PORTf 5009
#define MAX_ADDRf 5010
#define MAX_BISR_LENGHTf 5011
#define MAX_BUCKETf 5012
#define MAX_CREDITSf 5013
#define MAX_DAC_CODEf 5014
#define MAX_DROP_RATE_GREENf 5015
#define MAX_DROP_RATE_REDf 5016
#define MAX_DROP_RATE_YELLOWf 5017
#define MAX_ENTRIES_DATA_BUFf 5018
#define MAX_IDXf 5019
#define MAX_METER_GRANf 5020
#define MAX_NUMBER_OF_ENTRIES_ENCf 5021
#define MAX_OR_REMAINING_LENf 5022
#define MAX_PROFILE_EXCEEDED_FLAGf 5023
#define MAX_PVT_DATAf 5024
#define MAX_REFRESHf 5025
#define MAX_SCf 5026
#define MAX_SPACING_ALL_SPEEDSf 5027
#define MAX_SPACING_SPECIAL_SLOTf 5028
#define MAX_SRC_PORT_SPEEDf 5029
#define MAX_THD_GREENf 5030
#define MAX_THD_REDf 5031
#define MAX_THD_SELf 5032
#define MAX_THD_YELLOWf 5033
#define MAX_THRESHOLDf 5034
#define MAX_USAGEf 5035
#define MBIST_MODEf 5036
#define MCf 5037
#define MCINDEXf 5038
#define MC_CELL0_INFOf 5039
#define MC_CELL1_INFOf 5040
#define MC_CELL2_INFOf 5041
#define MC_CELL3_INFOf 5042
#define MC_CELL4_INFOf 5043
#define MC_CELL5_INFOf 5044
#define MC_CELL6_INFOf 5045
#define MC_CELL7_INFOf 5046
#define MC_CELL8_INFOf 5047
#define MC_CELL9_INFOf 5048
#define MC_COSf 5049
#define MC_COS1f 5050
#define MC_COS_ERROR_INTR_ENf 5051
#define MC_COS_ERROR_INTR_OVRf 5052
#define MC_COS_ERROR_INTR_STATf 5053
#define MC_CQEB_FULL_THRESHOLDf 5054
#define MC_CQEB_OVERFLOWf 5055
#define MC_CQEB_OVERFLOW_STATf 5056
#define MC_CQEB_UNDERFLOWf 5057
#define MC_CQEB_UNDERFLOW_STATf 5058
#define MC_CQEB_USE_COUNTf 5059
#define MC_DISABLE_SIP_LOOKUPf 5060
#define MC_IDXf 5061
#define MC_INDEX_ERROR_TOCPUf 5062
#define MC_OVERFLOW_SIZEf 5063
#define MC_Q_MODEf 5064
#define MC_Q_THRESH_CAPf 5065
#define MC_SAF_CELLS_IN_ITM_CNTRf 5066
#define MC_SAF_PKTS_IN_ITM_CNTRf 5067
#define MC_TYPEf 5068
#define MDC_MODEf 5069
#define MDIO_FUNC_CTRLf 5070
#define MDIO_OP_TYPEf 5071
#define MDIO_OUT_DELAYf 5072
#define MD_DATAf 5073
#define MD_HDR_FIELD_0_ENABLEf 5074
#define MD_HDR_FIELD_0_SHIFT_OFFSETf 5075
#define MD_HDR_FIELD_10_ENABLEf 5076
#define MD_HDR_FIELD_10_SHIFT_OFFSETf 5077
#define MD_HDR_FIELD_11_ENABLEf 5078
#define MD_HDR_FIELD_11_SHIFT_OFFSETf 5079
#define MD_HDR_FIELD_12_ENABLEf 5080
#define MD_HDR_FIELD_12_SHIFT_OFFSETf 5081
#define MD_HDR_FIELD_13_ENABLEf 5082
#define MD_HDR_FIELD_13_SHIFT_OFFSETf 5083
#define MD_HDR_FIELD_14_ENABLEf 5084
#define MD_HDR_FIELD_14_SHIFT_OFFSETf 5085
#define MD_HDR_FIELD_15_ENABLEf 5086
#define MD_HDR_FIELD_15_SHIFT_OFFSETf 5087
#define MD_HDR_FIELD_16_ENABLEf 5088
#define MD_HDR_FIELD_16_SHIFT_OFFSETf 5089
#define MD_HDR_FIELD_17_ENABLEf 5090
#define MD_HDR_FIELD_17_SHIFT_OFFSETf 5091
#define MD_HDR_FIELD_18_ENABLEf 5092
#define MD_HDR_FIELD_18_SHIFT_OFFSETf 5093
#define MD_HDR_FIELD_19_ENABLEf 5094
#define MD_HDR_FIELD_19_SHIFT_OFFSETf 5095
#define MD_HDR_FIELD_1_ENABLEf 5096
#define MD_HDR_FIELD_1_SHIFT_OFFSETf 5097
#define MD_HDR_FIELD_20_ENABLEf 5098
#define MD_HDR_FIELD_20_SHIFT_OFFSETf 5099
#define MD_HDR_FIELD_21_ENABLEf 5100
#define MD_HDR_FIELD_21_SHIFT_OFFSETf 5101
#define MD_HDR_FIELD_22_ENABLEf 5102
#define MD_HDR_FIELD_22_SHIFT_OFFSETf 5103
#define MD_HDR_FIELD_23_ENABLEf 5104
#define MD_HDR_FIELD_23_SHIFT_OFFSETf 5105
#define MD_HDR_FIELD_2_ENABLEf 5106
#define MD_HDR_FIELD_2_SHIFT_OFFSETf 5107
#define MD_HDR_FIELD_3_ENABLEf 5108
#define MD_HDR_FIELD_3_SHIFT_OFFSETf 5109
#define MD_HDR_FIELD_4_ENABLEf 5110
#define MD_HDR_FIELD_4_SHIFT_OFFSETf 5111
#define MD_HDR_FIELD_5_ENABLEf 5112
#define MD_HDR_FIELD_5_SHIFT_OFFSETf 5113
#define MD_HDR_FIELD_6_ENABLEf 5114
#define MD_HDR_FIELD_6_SHIFT_OFFSETf 5115
#define MD_HDR_FIELD_7_ENABLEf 5116
#define MD_HDR_FIELD_7_SHIFT_OFFSETf 5117
#define MD_HDR_FIELD_8_ENABLEf 5118
#define MD_HDR_FIELD_8_SHIFT_OFFSETf 5119
#define MD_HDR_FIELD_9_ENABLEf 5120
#define MD_HDR_FIELD_9_SHIFT_OFFSETf 5121
#define MD_HDR_LEN_GRANULARITYf 5122
#define MD_HDR_TEMPLATE_ID_MASKf 5123
#define MD_HDR_TEMPLATE_ID_VALUEf 5124
#define MD_HDR_TYPEf 5125
#define MD_HDR_TYPE_VALIDf 5126
#define MEMBASEf 5127
#define MEMBER_0_NHIf 5128
#define MEMBER_0_NHI_VALIDf 5129
#define MEMBER_0_PORTf 5130
#define MEMBER_0_PORT_VALIDf 5131
#define MEMBER_10_NHIf 5132
#define MEMBER_10_NHI_VALIDf 5133
#define MEMBER_10_PORTf 5134
#define MEMBER_10_PORT_VALIDf 5135
#define MEMBER_11_NHIf 5136
#define MEMBER_11_NHI_VALIDf 5137
#define MEMBER_11_PORTf 5138
#define MEMBER_11_PORT_VALIDf 5139
#define MEMBER_12_NHIf 5140
#define MEMBER_12_NHI_VALIDf 5141
#define MEMBER_12_PORTf 5142
#define MEMBER_12_PORT_VALIDf 5143
#define MEMBER_13_NHIf 5144
#define MEMBER_13_NHI_VALIDf 5145
#define MEMBER_13_PORTf 5146
#define MEMBER_13_PORT_VALIDf 5147
#define MEMBER_14_NHIf 5148
#define MEMBER_14_NHI_VALIDf 5149
#define MEMBER_14_PORTf 5150
#define MEMBER_14_PORT_VALIDf 5151
#define MEMBER_15_NHIf 5152
#define MEMBER_15_NHI_VALIDf 5153
#define MEMBER_15_PORTf 5154
#define MEMBER_15_PORT_VALIDf 5155
#define MEMBER_16_NHIf 5156
#define MEMBER_16_NHI_VALIDf 5157
#define MEMBER_16_PORTf 5158
#define MEMBER_16_PORT_VALIDf 5159
#define MEMBER_17_NHIf 5160
#define MEMBER_17_NHI_VALIDf 5161
#define MEMBER_17_PORTf 5162
#define MEMBER_17_PORT_VALIDf 5163
#define MEMBER_18_NHIf 5164
#define MEMBER_18_NHI_VALIDf 5165
#define MEMBER_18_PORTf 5166
#define MEMBER_18_PORT_VALIDf 5167
#define MEMBER_19_NHIf 5168
#define MEMBER_19_NHI_VALIDf 5169
#define MEMBER_19_PORTf 5170
#define MEMBER_19_PORT_VALIDf 5171
#define MEMBER_1_NHIf 5172
#define MEMBER_1_NHI_VALIDf 5173
#define MEMBER_1_PORTf 5174
#define MEMBER_1_PORT_VALIDf 5175
#define MEMBER_20_NHIf 5176
#define MEMBER_20_NHI_VALIDf 5177
#define MEMBER_20_PORTf 5178
#define MEMBER_20_PORT_VALIDf 5179
#define MEMBER_21_NHIf 5180
#define MEMBER_21_NHI_VALIDf 5181
#define MEMBER_21_PORTf 5182
#define MEMBER_21_PORT_VALIDf 5183
#define MEMBER_22_NHIf 5184
#define MEMBER_22_NHI_VALIDf 5185
#define MEMBER_22_PORTf 5186
#define MEMBER_22_PORT_VALIDf 5187
#define MEMBER_23_NHIf 5188
#define MEMBER_23_NHI_VALIDf 5189
#define MEMBER_23_PORTf 5190
#define MEMBER_23_PORT_VALIDf 5191
#define MEMBER_24_NHIf 5192
#define MEMBER_24_NHI_VALIDf 5193
#define MEMBER_24_PORTf 5194
#define MEMBER_24_PORT_VALIDf 5195
#define MEMBER_25_NHIf 5196
#define MEMBER_25_NHI_VALIDf 5197
#define MEMBER_25_PORTf 5198
#define MEMBER_25_PORT_VALIDf 5199
#define MEMBER_26_NHIf 5200
#define MEMBER_26_NHI_VALIDf 5201
#define MEMBER_26_PORTf 5202
#define MEMBER_26_PORT_VALIDf 5203
#define MEMBER_27_NHIf 5204
#define MEMBER_27_NHI_VALIDf 5205
#define MEMBER_27_PORTf 5206
#define MEMBER_27_PORT_VALIDf 5207
#define MEMBER_28_NHIf 5208
#define MEMBER_28_NHI_VALIDf 5209
#define MEMBER_28_PORTf 5210
#define MEMBER_28_PORT_VALIDf 5211
#define MEMBER_29_NHIf 5212
#define MEMBER_29_NHI_VALIDf 5213
#define MEMBER_29_PORTf 5214
#define MEMBER_29_PORT_VALIDf 5215
#define MEMBER_2_NHIf 5216
#define MEMBER_2_NHI_VALIDf 5217
#define MEMBER_2_PORTf 5218
#define MEMBER_2_PORT_VALIDf 5219
#define MEMBER_30_NHIf 5220
#define MEMBER_30_NHI_VALIDf 5221
#define MEMBER_30_PORTf 5222
#define MEMBER_30_PORT_VALIDf 5223
#define MEMBER_31_NHIf 5224
#define MEMBER_31_NHI_VALIDf 5225
#define MEMBER_31_PORTf 5226
#define MEMBER_31_PORT_VALIDf 5227
#define MEMBER_32_NHIf 5228
#define MEMBER_32_NHI_VALIDf 5229
#define MEMBER_32_PORTf 5230
#define MEMBER_32_PORT_VALIDf 5231
#define MEMBER_33_NHIf 5232
#define MEMBER_33_NHI_VALIDf 5233
#define MEMBER_33_PORTf 5234
#define MEMBER_33_PORT_VALIDf 5235
#define MEMBER_34_NHIf 5236
#define MEMBER_34_NHI_VALIDf 5237
#define MEMBER_34_PORTf 5238
#define MEMBER_34_PORT_VALIDf 5239
#define MEMBER_35_NHIf 5240
#define MEMBER_35_NHI_VALIDf 5241
#define MEMBER_35_PORTf 5242
#define MEMBER_35_PORT_VALIDf 5243
#define MEMBER_36_NHIf 5244
#define MEMBER_36_NHI_VALIDf 5245
#define MEMBER_36_PORTf 5246
#define MEMBER_36_PORT_VALIDf 5247
#define MEMBER_37_NHIf 5248
#define MEMBER_37_NHI_VALIDf 5249
#define MEMBER_37_PORTf 5250
#define MEMBER_37_PORT_VALIDf 5251
#define MEMBER_38_NHIf 5252
#define MEMBER_38_NHI_VALIDf 5253
#define MEMBER_38_PORTf 5254
#define MEMBER_38_PORT_VALIDf 5255
#define MEMBER_39_NHIf 5256
#define MEMBER_39_NHI_VALIDf 5257
#define MEMBER_39_PORTf 5258
#define MEMBER_39_PORT_VALIDf 5259
#define MEMBER_3_NHIf 5260
#define MEMBER_3_NHI_VALIDf 5261
#define MEMBER_3_PORTf 5262
#define MEMBER_3_PORT_VALIDf 5263
#define MEMBER_40_NHIf 5264
#define MEMBER_40_NHI_VALIDf 5265
#define MEMBER_40_PORTf 5266
#define MEMBER_40_PORT_VALIDf 5267
#define MEMBER_41_NHIf 5268
#define MEMBER_41_NHI_VALIDf 5269
#define MEMBER_41_PORTf 5270
#define MEMBER_41_PORT_VALIDf 5271
#define MEMBER_42_NHIf 5272
#define MEMBER_42_NHI_VALIDf 5273
#define MEMBER_42_PORTf 5274
#define MEMBER_42_PORT_VALIDf 5275
#define MEMBER_43_NHIf 5276
#define MEMBER_43_NHI_VALIDf 5277
#define MEMBER_43_PORTf 5278
#define MEMBER_43_PORT_VALIDf 5279
#define MEMBER_44_NHIf 5280
#define MEMBER_44_NHI_VALIDf 5281
#define MEMBER_44_PORTf 5282
#define MEMBER_44_PORT_VALIDf 5283
#define MEMBER_45_NHIf 5284
#define MEMBER_45_NHI_VALIDf 5285
#define MEMBER_45_PORTf 5286
#define MEMBER_45_PORT_VALIDf 5287
#define MEMBER_46_NHIf 5288
#define MEMBER_46_NHI_VALIDf 5289
#define MEMBER_46_PORTf 5290
#define MEMBER_46_PORT_VALIDf 5291
#define MEMBER_47_NHIf 5292
#define MEMBER_47_NHI_VALIDf 5293
#define MEMBER_47_PORTf 5294
#define MEMBER_47_PORT_VALIDf 5295
#define MEMBER_48_NHIf 5296
#define MEMBER_48_NHI_VALIDf 5297
#define MEMBER_48_PORTf 5298
#define MEMBER_48_PORT_VALIDf 5299
#define MEMBER_49_NHIf 5300
#define MEMBER_49_NHI_VALIDf 5301
#define MEMBER_49_PORTf 5302
#define MEMBER_49_PORT_VALIDf 5303
#define MEMBER_4_NHIf 5304
#define MEMBER_4_NHI_VALIDf 5305
#define MEMBER_4_PORTf 5306
#define MEMBER_4_PORT_VALIDf 5307
#define MEMBER_50_NHIf 5308
#define MEMBER_50_NHI_VALIDf 5309
#define MEMBER_50_PORTf 5310
#define MEMBER_50_PORT_VALIDf 5311
#define MEMBER_51_NHIf 5312
#define MEMBER_51_NHI_VALIDf 5313
#define MEMBER_51_PORTf 5314
#define MEMBER_51_PORT_VALIDf 5315
#define MEMBER_52_NHIf 5316
#define MEMBER_52_NHI_VALIDf 5317
#define MEMBER_52_PORTf 5318
#define MEMBER_52_PORT_VALIDf 5319
#define MEMBER_53_NHIf 5320
#define MEMBER_53_NHI_VALIDf 5321
#define MEMBER_53_PORTf 5322
#define MEMBER_53_PORT_VALIDf 5323
#define MEMBER_54_NHIf 5324
#define MEMBER_54_NHI_VALIDf 5325
#define MEMBER_54_PORTf 5326
#define MEMBER_54_PORT_VALIDf 5327
#define MEMBER_55_NHIf 5328
#define MEMBER_55_NHI_VALIDf 5329
#define MEMBER_55_PORTf 5330
#define MEMBER_55_PORT_VALIDf 5331
#define MEMBER_56_NHIf 5332
#define MEMBER_56_NHI_VALIDf 5333
#define MEMBER_56_PORTf 5334
#define MEMBER_56_PORT_VALIDf 5335
#define MEMBER_57_NHIf 5336
#define MEMBER_57_NHI_VALIDf 5337
#define MEMBER_57_PORTf 5338
#define MEMBER_57_PORT_VALIDf 5339
#define MEMBER_58_NHIf 5340
#define MEMBER_58_NHI_VALIDf 5341
#define MEMBER_58_PORTf 5342
#define MEMBER_58_PORT_VALIDf 5343
#define MEMBER_59_NHIf 5344
#define MEMBER_59_NHI_VALIDf 5345
#define MEMBER_59_PORTf 5346
#define MEMBER_59_PORT_VALIDf 5347
#define MEMBER_5_NHIf 5348
#define MEMBER_5_NHI_VALIDf 5349
#define MEMBER_5_PORTf 5350
#define MEMBER_5_PORT_VALIDf 5351
#define MEMBER_60_NHIf 5352
#define MEMBER_60_NHI_VALIDf 5353
#define MEMBER_60_PORTf 5354
#define MEMBER_60_PORT_VALIDf 5355
#define MEMBER_61_NHIf 5356
#define MEMBER_61_NHI_VALIDf 5357
#define MEMBER_61_PORTf 5358
#define MEMBER_61_PORT_VALIDf 5359
#define MEMBER_62_NHIf 5360
#define MEMBER_62_NHI_VALIDf 5361
#define MEMBER_62_PORTf 5362
#define MEMBER_62_PORT_VALIDf 5363
#define MEMBER_63_NHIf 5364
#define MEMBER_63_NHI_VALIDf 5365
#define MEMBER_63_PORTf 5366
#define MEMBER_63_PORT_VALIDf 5367
#define MEMBER_6_NHIf 5368
#define MEMBER_6_NHI_VALIDf 5369
#define MEMBER_6_PORTf 5370
#define MEMBER_6_PORT_VALIDf 5371
#define MEMBER_7_NHIf 5372
#define MEMBER_7_NHI_VALIDf 5373
#define MEMBER_7_PORTf 5374
#define MEMBER_7_PORT_VALIDf 5375
#define MEMBER_8_NHIf 5376
#define MEMBER_8_NHI_VALIDf 5377
#define MEMBER_8_PORTf 5378
#define MEMBER_8_PORT_VALIDf 5379
#define MEMBER_9_NHIf 5380
#define MEMBER_9_NHI_VALIDf 5381
#define MEMBER_9_PORTf 5382
#define MEMBER_9_PORT_VALIDf 5383
#define MEMBER_BMPf 5384
#define MEMBER_COUNTf 5385
#define MEMBER_ICCf 5386
#define MEMBER_POSITIONf 5387
#define MEMBER_REASSIGNMENTSf 5388
#define MEMINDEXf 5389
#define MEMORY_IDf 5390
#define MEMORY_READ_TOTAL_OUTSTD_LIMITf 5391
#define MEMORY_STANDBY_ENABLE_DIAG_DECf 5392
#define MEMORY_WRITE_TOTAL_OUTSTD_LIMITf 5393
#define MEMRST_BLKf 5394
#define MEM_COUNTf 5395
#define MEM_ECC_ERR_ENf 5396
#define MEM_ECC_ERR_STATUSf 5397
#define MEM_FIELDSf 5398
#define MEM_HWMf 5399
#define MEM_PAR_ERR_INT_ENf 5400
#define MEM_PAR_ERR_INT_SETf 5401
#define MEM_PAR_ERR_INT_STATf 5402
#define MEM_RESET_COMPLETEf 5403
#define MEM_RST_ACTf 5404
#define MEM_RST_DONEf 5405
#define MEM_TYPEf 5406
#define MERGE_MODE_ENf 5407
#define METERING_DISABLEf 5408
#define METER_ECC_ENf 5409
#define METER_GRANf 5410
#define METER_MUX_DATA_STAGING_PARITY_ENf 5411
#define METER_SETf 5412
#define METER_SET_ENABLEf 5413
#define METER_TABLE_1BIT_ERROR_REPORTf 5414
#define MH0f 5415
#define MH1f 5416
#define MH2f 5417
#define MH3f 5418
#define MHOST0_BOOT_DEVf 5419
#define MH_PFMf 5420
#define MH_SRC_PID_ENABLEf 5421
#define MH_TCf 5422
#define MH_TC_MAP_ENABLEf 5423
#define MIB_COUNTER_DOUBLE_BIT_ERRf 5424
#define MIB_COUNTER_ECC_CTRL_ENf 5425
#define MIB_COUNTER_ECC_ERR_ADDRESSf 5426
#define MIB_COUNTER_FORCE_DOUBLE_BIT_ERRf 5427
#define MIB_COUNTER_FORCE_SINGLE_BIT_ERRf 5428
#define MIB_COUNTER_MEM_CTRL_TMf 5429
#define MIB_COUNTER_MULTIPLE_ERRf 5430
#define MIB_COUNTER_SINGLE_BIT_ERRf 5431
#define MIB_DATAf 5432
#define MIB_RSC0_MEMf 5433
#define MIB_RSC0_MEM_EN_COR_ERR_RPTf 5434
#define MIB_RSC1_MEMf 5435
#define MIB_RSC1_MEM_EN_COR_ERR_RPTf 5436
#define MIB_RSC_DATA_HI_LVMf 5437
#define MIB_RSC_DATA_HI_TMf 5438
#define MIB_RSC_DATA_LO_LVMf 5439
#define MIB_RSC_DATA_LO_TMf 5440
#define MIB_RSC_MEM_ENf 5441
#define MIB_RX_MEM_ERRf 5442
#define MIB_TSC0_MEMf 5443
#define MIB_TSC0_MEM_EN_COR_ERR_RPTf 5444
#define MIB_TSC1_MEMf 5445
#define MIB_TSC1_MEM_EN_COR_ERR_RPTf 5446
#define MIB_TSC_DATA_HI_LVMf 5447
#define MIB_TSC_DATA_HI_TMf 5448
#define MIB_TSC_DATA_LO_LVMf 5449
#define MIB_TSC_DATA_LO_TMf 5450
#define MIB_TSC_MEM_ENf 5451
#define MIB_TX_MEM_ERRf 5452
#define MID_PKTf 5453
#define MID_PKT_100G_MIN_SPACINGf 5454
#define MID_PKT_200G_MIN_SPACINGf 5455
#define MID_PKT_400G_MIN_SPACINGf 5456
#define MID_PKT_50G_MIN_SPACINGf 5457
#define MINf 5458
#define MINCONFIGf 5459
#define MINORf 5460
#define MIN_BUCKETf 5461
#define MIN_BUFFER_AVAILABLE_USAGEf 5462
#define MIN_COUNTf 5463
#define MIN_DAC_CODEf 5464
#define MIN_HW_RST_STATUSf 5465
#define MIN_HW_RST_THRESHOLDf 5466
#define MIN_LIMITf 5467
#define MIN_METER_GRANf 5468
#define MIN_PROFILE_SATISFIED_FLAGf 5469
#define MIN_PVT_DATAf 5470
#define MIN_REFRESHf 5471
#define MIN_SPACE_VIOL_D_SRC_PORT_NUMf 5472
#define MIN_SPACE_VIOL_INTR_ENf 5473
#define MIN_SPACE_VIOL_INTR_OVRf 5474
#define MIN_SPACE_VIOL_INTR_STATf 5475
#define MIN_TCPHDR_SIZEf 5476
#define MIN_THD_GREENf 5477
#define MIN_THD_REDf 5478
#define MIN_THD_SELf 5479
#define MIN_THD_YELLOWf 5480
#define MIN_THRESHOLDf 5481
#define MIRRORf 5482
#define MIRROR_BMPf 5483
#define MIRROR_CTCf 5484
#define MIRROR_EGRESSf 5485
#define MIRROR_ENABLEf 5486
#define MIRROR_ENCAP_ENABLEf 5487
#define MIRROR_ENCAP_INDEXf 5488
#define MIRROR_IDXf 5489
#define MIRROR_INVALID_VLAN_DROPf 5490
#define MIRROR_MTP_INDEXf 5491
#define MIRROR_ON_DROPf 5492
#define MIRROR_ON_DROP_CELL_LIMITf 5493
#define MIRROR_ON_DROP_DESTINATION_PORTf 5494
#define MIRROR_ON_DROP_DESTINATION_QUEUEf 5495
#define MIRROR_ON_DROP_ELIGIBLEf 5496
#define MIRROR_ON_DROP_HWMf 5497
#define MIRROR_ON_DROP_HWM_CORf 5498
#define MIRROR_ON_DROP_MMU_ELIGIBLEf 5499
#define MIRROR_ON_DROP_MMU_PROFILEf 5500
#define MIRROR_ON_DROP_OCCUPANCYf 5501
#define MIRROR_ON_DROP_PKT_COLORf 5502
#define MIRROR_ON_DROP_POOL_OCCUPANCY_COUNTf 5503
#define MIRROR_ON_DROP_PORT_NUMf 5504
#define MIRROR_ON_DROP_PROFILEf 5505
#define MIRROR_ON_DROP_REASONf 5506
#define MIRROR_ON_DROP_SAMPLE_DROP_COUNTf 5507
#define MIRROR_ON_DROP_SAMPLE_ENQ_COUNTf 5508
#define MIRROR_ON_DROP_SAMPLING_PROB_IDXf 5509
#define MIRROR_ON_DROP_TAG_OCCUPANCY_COUNT0f 5510
#define MIRROR_ON_DROP_TAG_OCCUPANCY_COUNT1f 5511
#define MIRROR_ON_DROP_TAG_OCCUPANCY_COUNT2f 5512
#define MIRROR_ON_DROP_TAG_OCCUPANCY_COUNT3f 5513
#define MIRROR_ON_DROP_UC_COSf 5514
#define MIRROR_ON_DROP_VLDf 5515
#define MIRROR_OVERRIDE_SETf 5516
#define MIRROR_OVERRIDE_SET_ENABLEf 5517
#define MIRROR_SETf 5518
#define MIRROR_SET_ENABLEf 5519
#define MIRR_COSf 5520
#define MIRR_LOCAL_MTPf 5521
#define MIR_PBM_PTRf 5522
#define MIR_PBM_PTR_MIDSCANf 5523
#define MISS_FWD_ACTIONf 5524
#define MISS_VALID_ADDRESSf 5525
#define MISS_VALID_INTERRUPTf 5526
#define MLD_CHECKS_ENABLEf 5527
#define MLD_PKTS_UNICAST_IGNOREf 5528
#define MLD_QUERY_FWD_ACTIONf 5529
#define MLD_QUERY_TO_CPUf 5530
#define MLD_REP_DONE_FWD_ACTIONf 5531
#define MLD_REP_DONE_TO_CPUf 5532
#define MLVM_CTRLf 5533
#define MMRP_FWD_ACTIONf 5534
#define MMRP_PKT_TO_CPUf 5535
#define MMUQ0_EBGRP_NUMf 5536
#define MMUQ10_EBGRP_NUMf 5537
#define MMUQ11_EBGRP_NUMf 5538
#define MMUQ1_EBGRP_NUMf 5539
#define MMUQ2_EBGRP_NUMf 5540
#define MMUQ3_EBGRP_NUMf 5541
#define MMUQ4_EBGRP_NUMf 5542
#define MMUQ5_EBGRP_NUMf 5543
#define MMUQ6_EBGRP_NUMf 5544
#define MMUQ7_EBGRP_NUMf 5545
#define MMUQ8_EBGRP_NUMf 5546
#define MMUQ9_EBGRP_NUMf 5547
#define MMU_CCP_COPY_COUNT_INFOf 5548
#define MMU_CONGESTION_EXPERIENCEf 5549
#define MMU_CRB_CT_DELAY_LINE_IP_MEMf 5550
#define MMU_CRB_RL_DELAY_LINE_MEMf 5551
#define MMU_CRB_THD_DELAY_LINE_MEMf 5552
#define MMU_EBCFP_FAP_BITMAP_MEMf 5553
#define MMU_EBCFP_LAT_ABS_FIFOf 5554
#define MMU_EBCFP_MXM_TAG_MEMf 5555
#define MMU_EBCR_CELL_INFO_TILEf 5556
#define MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFOf 5557
#define MMU_EBTOQ_CBf 5558
#define MMU_EBTOQ_CBNf 5559
#define MMU_EBTOQ_CFPf 5560
#define MMU_EBTOQ_QDBf 5561
#define MMU_INT_STAT_REQ_0f 5562
#define MMU_INT_STAT_REQ_1f 5563
#define MMU_MTRO_BUCKET_CPU_L1f 5564
#define MMU_MTRO_BUCKET_L0f 5565
#define MMU_MTRO_CPU_L1f 5566
#define MMU_MTRO_L0f 5567
#define MMU_NULL_SLOT_COUNTER_VALUEf 5568
#define MMU_OQS_FIFO_BANK0_MEMf 5569
#define MMU_OQS_FIFO_BANK10_MEMf 5570
#define MMU_OQS_FIFO_BANK11_MEMf 5571
#define MMU_OQS_FIFO_BANK12_MEMf 5572
#define MMU_OQS_FIFO_BANK13_MEMf 5573
#define MMU_OQS_FIFO_BANK14_MEMf 5574
#define MMU_OQS_FIFO_BANK15_MEMf 5575
#define MMU_OQS_FIFO_BANK16_MEMf 5576
#define MMU_OQS_FIFO_BANK1_MEMf 5577
#define MMU_OQS_FIFO_BANK2_MEMf 5578
#define MMU_OQS_FIFO_BANK3_MEMf 5579
#define MMU_OQS_FIFO_BANK4_MEMf 5580
#define MMU_OQS_FIFO_BANK5_MEMf 5581
#define MMU_OQS_FIFO_BANK6_MEMf 5582
#define MMU_OQS_FIFO_BANK7_MEMf 5583
#define MMU_OQS_FIFO_BANK8_MEMf 5584
#define MMU_OQS_FIFO_BANK9_MEMf 5585
#define MMU_OQS_FREE_BLOCK_MEMf 5586
#define MMU_OQS_INST0_BANK_BMP_MEMf 5587
#define MMU_OQS_INST0_LLIST_MEMf 5588
#define MMU_OQS_INST1_BANK_BMP_MEMf 5589
#define MMU_OQS_INST1_LLIST_MEMf 5590
#define MMU_OQS_INST2_BANK_BMP_MEMf 5591
#define MMU_OQS_INST2_LLIST_MEMf 5592
#define MMU_OQS_INST3_BANK_BMP_MEMf 5593
#define MMU_OQS_INST3_LLIST_MEMf 5594
#define MMU_PORTf 5595
#define MMU_QNUMf 5596
#define MMU_QSCH_ENABLE_ECCP_MEMf 5597
#define MMU_QSCH_EN_COR_ERR_RPTf 5598
#define MMU_QSCH_L0_ACCUM_COMP_MEMf 5599
#define MMU_QSCH_L0_CREDIT_MEMf 5600
#define MMU_QSCH_L0_FIRST_MEMf 5601
#define MMU_QSCH_L0_WEIGHT_MEMf 5602
#define MMU_QSCH_L1_ACCUM_COMP_MEMf 5603
#define MMU_QSCH_L1_CREDIT_MEMf 5604
#define MMU_QSCH_L1_FIRST_MEMf 5605
#define MMU_QSCH_L1_WEIGHT_MEMf 5606
#define MMU_QSCH_L2_ACCUM_COMP_MEMf 5607
#define MMU_QSCH_L2_CREDIT_MEMf 5608
#define MMU_QSCH_L2_WEIGHT_MEMf 5609
#define MMU_QUEUEf 5610
#define MMU_QUEUES_BKPf 5611
#define MMU_QUEUE_NUMf 5612
#define MMU_Q_NUMf 5613
#define MMU_Q_NUM_0f 5614
#define MMU_Q_NUM_1f 5615
#define MMU_Q_NUM_10f 5616
#define MMU_Q_NUM_11f 5617
#define MMU_Q_NUM_2f 5618
#define MMU_Q_NUM_3f 5619
#define MMU_Q_NUM_4f 5620
#define MMU_Q_NUM_5f 5621
#define MMU_Q_NUM_6f 5622
#define MMU_Q_NUM_7f 5623
#define MMU_Q_NUM_8f 5624
#define MMU_Q_NUM_9f 5625
#define MMU_Q_NUM_MATCH_ENf 5626
#define MMU_REPL_STATE_TBLf 5627
#define MMU_RQE_SPACIAL_ICC_FIFOf 5628
#define MMU_RQE_SPACIAL_ICC_FIFO_ECCP_ENf 5629
#define MMU_RQE_SPACIAL_REPL_FIFOf 5630
#define MMU_RQE_SPACIAL_REPL_FIFO_ECCP_ENf 5631
#define MMU_SCB_AGGREGATE_FIFO_BANK0f 5632
#define MMU_SCB_AGGREGATE_FIFO_BANK1f 5633
#define MMU_SCB_AGGREGATE_FIFO_BANK2f 5634
#define MMU_SCB_AGGREGATE_FIFO_BANK3f 5635
#define MMU_SCB_AGGREGATE_FIFO_BANK4f 5636
#define MMU_SCB_AGGREGATE_FIFO_BANK5f 5637
#define MMU_SCB_AGGREGATE_FIFO_BANK6f 5638
#define MMU_SCB_AGGREGATE_FIFO_BANK7f 5639
#define MMU_SCB_PIPE_CELL_LLf 5640
#define MMU_SCB_PIPE_CELL_STORAGEf 5641
#define MMU_SCB_PIPE_PDBf 5642
#define MMU_SCB_PIPE_PKT_FIFOf 5643
#define MMU_SPID_OVERRIDEf 5644
#define MMU_THDI_PORTSP_BSTf 5645
#define MMU_THDI_PORTSP_BST_ERR_DET_ENf 5646
#define MMU_THDI_PORTSP_CONFIGf 5647
#define MMU_THDI_PORTSP_CONFIG_ERR_DET_ENf 5648
#define MMU_THDI_PORTSP_COUNTERf 5649
#define MMU_THDI_PORTSP_COUNTER_ERR_DET_ENf 5650
#define MMU_THDI_PORT_BST_CONFIGf 5651
#define MMU_THDI_PORT_BST_CONFIG_ERR_DET_ENf 5652
#define MMU_THDI_PORT_PG_HDRM_BSTf 5653
#define MMU_THDI_PORT_PG_HDRM_BST_ERR_DET_ENf 5654
#define MMU_THDI_PORT_PG_HDRM_CONFIGf 5655
#define MMU_THDI_PORT_PG_HDRM_CONFIG_ERR_DET_ENf 5656
#define MMU_THDI_PORT_PG_HDRM_COUNTERf 5657
#define MMU_THDI_PORT_PG_HDRM_COUNTER_ERR_DET_ENf 5658
#define MMU_THDI_PORT_PG_MIN_CONFIGf 5659
#define MMU_THDI_PORT_PG_MIN_CONFIG_ERR_DET_ENf 5660
#define MMU_THDI_PORT_PG_MIN_COUNTERf 5661
#define MMU_THDI_PORT_PG_MIN_COUNTER_ERR_DET_ENf 5662
#define MMU_THDI_PORT_PG_RESUME_CONFIGf 5663
#define MMU_THDI_PORT_PG_RESUME_CONFIG_ERR_DET_ENf 5664
#define MMU_THDI_PORT_PG_SHARED_BSTf 5665
#define MMU_THDI_PORT_PG_SHARED_BST_ERR_DET_ENf 5666
#define MMU_THDI_PORT_PG_SHARED_CONFIGf 5667
#define MMU_THDI_PORT_PG_SHARED_CONFIG_ERR_DET_ENf 5668
#define MMU_THDI_PORT_PG_SHARED_COUNTERf 5669
#define MMU_THDI_PORT_PG_SHARED_COUNTER_ERR_DET_ENf 5670
#define MMU_THDO_BST_SHARED_PORTf 5671
#define MMU_THDO_BST_SHARED_PORTSP_MCf 5672
#define MMU_THDO_BST_SHARED_PORTSP_MC_ECCP_ENf 5673
#define MMU_THDO_BST_SHARED_PORT_ECCP_ENf 5674
#define MMU_THDO_BST_TOTAL_QUEUEf 5675
#define MMU_THDO_BST_TOTAL_QUEUE_ECCP_ENf 5676
#define MMU_THDO_CONFIG_MC_QGROUPf 5677
#define MMU_THDO_CONFIG_MC_QGROUP_ECCP_ENf 5678
#define MMU_THDO_CONFIG_PORTSP_MCf 5679
#define MMU_THDO_CONFIG_PORTSP_MC_ECCP_ENf 5680
#define MMU_THDO_CONFIG_PORT_UCf 5681
#define MMU_THDO_CONFIG_PORT_UC_ECCP_ENf 5682
#define MMU_THDO_CONFIG_UC_QGROUPf 5683
#define MMU_THDO_CONFIG_UC_QGROUP_ECCP_ENf 5684
#define MMU_THDO_COUNTER_MC_QGROUPf 5685
#define MMU_THDO_COUNTER_MC_QGROUP_ECCP_ENf 5686
#define MMU_THDO_COUNTER_PORTSP_MCf 5687
#define MMU_THDO_COUNTER_PORTSP_MC_ECCP_ENf 5688
#define MMU_THDO_COUNTER_PORT_UCf 5689
#define MMU_THDO_COUNTER_PORT_UC_ECCP_ENf 5690
#define MMU_THDO_COUNTER_QUEUEf 5691
#define MMU_THDO_COUNTER_QUEUE_ECCP_ENf 5692
#define MMU_THDO_COUNTER_UC_QGROUPf 5693
#define MMU_THDO_COUNTER_UC_QGROUP_ECCP_ENf 5694
#define MMU_THDO_DEVICE_PORT_MAPf 5695
#define MMU_THDO_DEVICE_PORT_MAP_ECCP_ENf 5696
#define MMU_THDO_EBST_FIFOf 5697
#define MMU_THDO_EBST_FIFO_ECCP_ENf 5698
#define MMU_THDO_EBST_PORT_CONFIGf 5699
#define MMU_THDO_EBST_PORT_CONFIG_ECCP_ENf 5700
#define MMU_THDO_MC_CQE_PRT_SP_BST_IDf 5701
#define MMU_THDO_MC_CQE_PRT_SP_BST_TRIGf 5702
#define MMU_THDO_MC_CQE_SP_BST_IDf 5703
#define MMU_THDO_MC_CQE_SP_BST_TRIGf 5704
#define MMU_THDO_OVERFLOW_NODE_IDf 5705
#define MMU_THDO_OVERFLOW_NODE_LEVELf 5706
#define MMU_THDO_PORT_DROP_COUNT_MCf 5707
#define MMU_THDO_PORT_DROP_COUNT_MC_ECCP_ENf 5708
#define MMU_THDO_PORT_DROP_COUNT_UCf 5709
#define MMU_THDO_PORT_DROP_COUNT_UC_ECCP_ENf 5710
#define MMU_THDO_PORT_Q_DROP_STATEf 5711
#define MMU_THDO_PORT_Q_DROP_STATE_ECCP_ENf 5712
#define MMU_THDO_PORT_Q_DROP_STATE_MCf 5713
#define MMU_THDO_PORT_Q_DROP_STATE_MC_ECCP_ENf 5714
#define MMU_THDO_PORT_Q_DROP_STATE_SHf 5715
#define MMU_THDO_PORT_Q_DROP_STATE_SH_ECCP_ENf 5716
#define MMU_THDO_PORT_SP_DROP_STATE_MCf 5717
#define MMU_THDO_PORT_SP_DROP_STATE_MC_ECCP_ENf 5718
#define MMU_THDO_PRT_SP_SHR_BST_IDf 5719
#define MMU_THDO_PRT_SP_SHR_BST_TRIGf 5720
#define MMU_THDO_QUEUE_AVG_ARRIVAL_COUNTf 5721
#define MMU_THDO_QUEUE_AVG_ARRIVAL_COUNT_ECCP_ENf 5722
#define MMU_THDO_QUEUE_CONFIGf 5723
#define MMU_THDO_QUEUE_CONFIG_ECCP_ENf 5724
#define MMU_THDO_QUEUE_DROP_COUNTf 5725
#define MMU_THDO_QUEUE_DROP_COUNT_ECCP_ENf 5726
#define MMU_THDO_QUEUE_INST_ARRIVAL_COUNTf 5727
#define MMU_THDO_QUEUE_INST_ARRIVAL_COUNT_ECCP_ENf 5728
#define MMU_THDO_QUEUE_RESUME_OFFSETf 5729
#define MMU_THDO_QUEUE_RESUME_OFFSET_ECCP_ENf 5730
#define MMU_THDO_QUE_TOT_BST_IDf 5731
#define MMU_THDO_QUE_TOT_BST_TRIGf 5732
#define MMU_THDO_Q_TO_QGRP_MAPDf 5733
#define MMU_THDO_Q_TO_QGRP_MAPD_ECCP_ENf 5734
#define MMU_THDO_RESUME_PORT_MCf 5735
#define MMU_THDO_RESUME_PORT_MC_ECCP_ENf 5736
#define MMU_THDO_RESUME_PORT_UCf 5737
#define MMU_THDO_RESUME_PORT_UC_ECCP_ENf 5738
#define MMU_THDO_RESUME_QUEUEf 5739
#define MMU_THDO_RESUME_QUEUE_ECCP_ENf 5740
#define MMU_THDO_SP_SHR_BST_IDf 5741
#define MMU_THDO_SP_SHR_BST_TRIGf 5742
#define MMU_THDO_SRC_PORT_DROP_COUNTf 5743
#define MMU_THDO_SRC_PORT_DROP_COUNT_ECCP_ENf 5744
#define MMU_THDO_TOTAL_COUNTER_QUEUE_SHf 5745
#define MMU_THDO_TOTAL_COUNTER_QUEUE_SH_ECCP_ENf 5746
#define MMU_THDO_TOTAL_PORT_COUNTERf 5747
#define MMU_THDO_TOTAL_PORT_COUNTER_ECCP_ENf 5748
#define MMU_THDO_TOTAL_PORT_COUNTER_MCf 5749
#define MMU_THDO_TOTAL_PORT_COUNTER_MC_ECCP_ENf 5750
#define MMU_THDO_TOTAL_PORT_COUNTER_MC_SHf 5751
#define MMU_THDO_TOTAL_PORT_COUNTER_MC_SH_ECCP_ENf 5752
#define MMU_THDO_TOTAL_PORT_COUNTER_SHf 5753
#define MMU_THDO_TOTAL_PORT_COUNTER_SH_ECCP_ENf 5754
#define MMU_THDO_UNDERFLOW_NODE_IDf 5755
#define MMU_THDO_UNDERFLOW_NODE_LEVELf 5756
#define MMU_THDO_WRED_SH_COUNTER_PORT_UCf 5757
#define MMU_THDO_WRED_SH_COUNTER_PORT_UC_ECCP_ENf 5758
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0f 5759
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0_ECCP_ENf 5760
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1f 5761
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1_ECCP_ENf 5762
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPUf 5763
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPU_ECCP_ENf 5764
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWERf 5765
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWER_ECCP_ENf 5766
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPERf 5767
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPER_ECCP_ENf 5768
#define MMU_TOQ_MC_CQEBf 5769
#define MMU_TOQ_MC_CQEBNf 5770
#define MMU_TOQ_MC_CQEBN_ECCP_ENf 5771
#define MMU_TOQ_MC_CQEB_ECCP_ENf 5772
#define MMU_TOQ_MC_CQEB_FAPf 5773
#define MMU_TOQ_MC_CQEB_FAP_ECCP_ENf 5774
#define MMU_TOQ_MC_DELAY_LINE_LOWERf 5775
#define MMU_TOQ_MC_DELAY_LINE_LOWER_ECCP_ENf 5776
#define MMU_TOQ_MC_DELAY_LINE_UPPERf 5777
#define MMU_TOQ_MC_DELAY_LINE_UPPER_ECCP_ENf 5778
#define MMU_TOQ_OQS_STAGING_MEMf 5779
#define MMU_TOQ_OQS_STAGING_MEM_ECCP_ENf 5780
#define MMU_TOQ_PORT_QTAIL_BANK_DBf 5781
#define MMU_TOQ_PORT_QTAIL_BANK_DB_ECCP_ENf 5782
#define MMU_TOQ_PORT_QTAIL_CNT_DBf 5783
#define MMU_TOQ_PORT_QTAIL_CNT_DB_ECCP_ENf 5784
#define MMU_TOQ_RQE_RECEPTION_FIFOf 5785
#define MMU_TOQ_RQE_RECEPTION_FIFO_ECCP_ENf 5786
#define MMU_TOQ_UC_CQEBN_LOWERf 5787
#define MMU_TOQ_UC_CQEBN_LOWER_ECCP_ENf 5788
#define MMU_TOQ_UC_CQEBN_UPPERf 5789
#define MMU_TOQ_UC_CQEBN_UPPER_ECCP_ENf 5790
#define MMU_TOQ_UC_CQEB_FAPf 5791
#define MMU_TOQ_UC_CQEB_FAP_ECCP_ENf 5792
#define MMU_TOQ_UC_CQEB_LOWERf 5793
#define MMU_TOQ_UC_CQEB_LOWER_ECCP_ENf 5794
#define MMU_TOQ_UC_CQEB_UPPERf 5795
#define MMU_TOQ_UC_CQEB_UPPER_ECCP_ENf 5796
#define MMU_TOQ_VOQDB_CPUf 5797
#define MMU_TOQ_VOQDB_CPU_ECCP_ENf 5798
#define MMU_TOQ_VOQDB_LOWERf 5799
#define MMU_TOQ_VOQDB_LOWER_ECCP_ENf 5800
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_CPUf 5801
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_CPU_ECCP_ENf 5802
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWERf 5803
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWER_ECCP_ENf 5804
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPERf 5805
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPER_ECCP_ENf 5806
#define MMU_TOQ_VOQDB_UPPERf 5807
#define MMU_TOQ_VOQDB_UPPER_ECCP_ENf 5808
#define MMU_TOQ_VOQ_HEAD_DB_CPUf 5809
#define MMU_TOQ_VOQ_HEAD_DB_CPU_ECCP_ENf 5810
#define MMU_TOQ_VOQ_HEAD_DB_LOWERf 5811
#define MMU_TOQ_VOQ_HEAD_DB_LOWER_ECCP_ENf 5812
#define MMU_TOQ_VOQ_HEAD_DB_UPPERf 5813
#define MMU_TOQ_VOQ_HEAD_DB_UPPER_ECCP_ENf 5814
#define MMU_WRED_AVG_PORTSP_SIZEf 5815
#define MMU_WRED_AVG_PORTSP_SIZE_ECCP_ENf 5816
#define MMU_WRED_AVG_QSIZEf 5817
#define MMU_WRED_AVG_QSIZE_ECCP_ENf 5818
#define MMU_WRED_DROP_CURVE_PROFILEf 5819
#define MMU_WRED_DROP_CURVE_PROFILE_ECCP_ENf 5820
#define MMU_WRED_PORTSP_CONFIGf 5821
#define MMU_WRED_PORTSP_CONFIG_ECCP_ENf 5822
#define MMU_WRED_PORT_SP_DROP_THDf 5823
#define MMU_WRED_PORT_SP_DROP_THD_ECCP_ENf 5824
#define MMU_WRED_PORT_SP_SHARED_COUNTf 5825
#define MMU_WRED_PORT_SP_SHARED_COUNT_ECCP_ENf 5826
#define MMU_WRED_QUEUE_CONFIGf 5827
#define MMU_WRED_QUEUE_CONFIG_ECCP_ENf 5828
#define MMU_WRED_UC_QUEUE_DROP_THDf 5829
#define MMU_WRED_UC_QUEUE_DROP_THD_ECCP_ENf 5830
#define MMU_WRED_UC_QUEUE_DROP_THD_MARKf 5831
#define MMU_WRED_UC_QUEUE_DROP_THD_MARK_ECCP_ENf 5832
#define MMU_WRED_UC_QUEUE_TOTAL_COUNTf 5833
#define MMU_WRED_UC_QUEUE_TOTAL_COUNT_ECCP_ENf 5834
#define MODEf 5835
#define MODE128v_DATAf 5836
#define MODE128v_DATA_TYPEf 5837
#define MODE128v_EXACT_MATCH_CLASS_IDf 5838
#define MODE128v_KEY_0f 5839
#define MODE128v_KEY_0_ONLYf 5840
#define MODE128v_KEY_1f 5841
#define MODE128v_KEY_1_ONLYf 5842
#define MODE128v_POLICY_DATAf 5843
#define MODE128v_QOS_PROFILE_IDf 5844
#define MODE128v_RESERVEDf 5845
#define MODE128v_RESERVED_KEY_PADDINGf 5846
#define MODE160v_DATAf 5847
#define MODE160v_DATA_TYPEf 5848
#define MODE160v_EXACT_MATCH_CLASS_IDf 5849
#define MODE160v_KEY_0f 5850
#define MODE160v_KEY_0_ONLYf 5851
#define MODE160v_KEY_1f 5852
#define MODE160v_KEY_1_ONLYf 5853
#define MODE160v_POLICY_DATAf 5854
#define MODE160v_QOS_PROFILE_IDf 5855
#define MODE160v_RESERVEDf 5856
#define MODE160v_RESERVED_KEY_PADDINGf 5857
#define MODE320v_DATAf 5858
#define MODE320v_DATA_TYPEf 5859
#define MODE320v_EXACT_MATCH_CLASS_IDf 5860
#define MODE320v_KEY_0f 5861
#define MODE320v_KEY_0_ONLYf 5862
#define MODE320v_KEY_1f 5863
#define MODE320v_KEY_1_ONLYf 5864
#define MODE320v_KEY_2f 5865
#define MODE320v_KEY_2_ONLYf 5866
#define MODE320v_POLICY_DATAf 5867
#define MODE320v_QOS_PROFILE_IDf 5868
#define MODE320v_RESERVED_2f 5869
#define MODE320v_RESERVED_3f 5870
#define MODE_1_BITMAPf 5871
#define MODE_400f 5872
#define MODE_BITf 5873
#define MODE_BPC_SELECTf 5874
#define MODE_BPPf 5875
#define MODULE_HDR_PRESENTf 5876
#define MODULE_HDR_PRESENT_MASKf 5877
#define MOD_CHIP_TEST_MODEf 5878
#define MOD_ELIGIBLEf 5879
#define MOD_ENABLEf 5880
#define MOD_POOL_CNT_OVERFLOWf 5881
#define MOD_PROFILEf 5882
#define MOD_SELECTEDf 5883
#define MOD_TAGf 5884
#define MOD_TAG0_CNT_OVERFLOWf 5885
#define MOD_TAG1_CNT_OVERFLOWf 5886
#define MOD_TAG2_CNT_OVERFLOWf 5887
#define MOD_TAG3_CNT_OVERFLOWf 5888
#define MOD_TRANSFER_AGING_TIMERf 5889
#define MONITOR_0f 5890
#define MONITOR_1f 5891
#define MONITOR_2f 5892
#define MONITOR_3f 5893
#define MONITOR_ENf 5894
#define MON_CUT_THROUGHf 5895
#define MON_ECC_CORRUPTf 5896
#define MON_ECC_ENABLEf 5897
#define MON_EN_COR_ERR_RPTf 5898
#define MORE_THAN_3_CELL_FLAGf 5899
#define MOR_IGNORE_EARLY_ACK_LIMITf 5900
#define MPLSv_BFD_ENABLEf 5901
#define MPLSv_CLASS_IDf 5902
#define MPLSv_DATA_0f 5903
#define MPLSv_DECAP_USE_EXP_FOR_INNERf 5904
#define MPLSv_DECAP_USE_EXP_FOR_PRIf 5905
#define MPLSv_DECAP_USE_TTLf 5906
#define MPLSv_DO_NOT_CHANGE_PAYLOAD_DSCPf 5907
#define MPLSv_DROP_DATA_ENABLEf 5908
#define MPLSv_ECMP_PTRf 5909
#define MPLSv_EXP_MAPPING_PTRf 5910
#define MPLSv_EXP_TO_IP_ECN_MAPPING_PTRf 5911
#define MPLSv_FLEX_CTR_ACTION_SELf 5912
#define MPLSv_FLEX_CTR_OBJECTf 5913
#define MPLSv_INT_CN_TO_EXP_MAPPING_PTRf 5914
#define MPLSv_INT_CN_TO_EXP_PRIORITYf 5915
#define MPLSv_IP_ECN_TO_EXP_MAPPING_PTRf 5916
#define MPLSv_IP_ECN_TO_EXP_PRIORITYf 5917
#define MPLSv_KEY_0f 5918
#define MPLSv_L3_IIFf 5919
#define MPLSv_LOOPBACK_PROFILE_IDXf 5920
#define MPLSv_MAC_DA_PROFILE_INDEXf 5921
#define MPLSv_MPLS_ACTION_IF_BOSf 5922
#define MPLSv_MPLS_ACTION_IF_NOT_BOSf 5923
#define MPLSv_MPLS_EXPf 5924
#define MPLSv_MPLS_EXP_MAPPING_PTRf 5925
#define MPLSv_MPLS_EXP_SELECTf 5926
#define MPLSv_MPLS_LABELf 5927
#define MPLSv_MPLS_LABEL_ACTIONf 5928
#define MPLSv_MPLS_TTLf 5929
#define MPLSv_NEW_CFIf 5930
#define MPLSv_NEW_PRIf 5931
#define MPLSv_NEXT_HOP_INDEXf 5932
#define MPLSv_PORT_NUMf 5933
#define MPLSv_RESERVED_0f 5934
#define MPLSv_RESERVED_KEY_PADDINGf 5935
#define MPLSv_Tf 5936
#define MPLSv_TGIDf 5937
#define MPLSv_V4_ENABLEf 5938
#define MPLSv_V6_ENABLEf 5939
#define MPLS_ENf 5940
#define MPLS_ENABLEf 5941
#define MPLS_ENTRY_0f 5942
#define MPLS_ENTRY_1f 5943
#define MPLS_ENTRY_2f 5944
#define MPLS_ENTRY_3f 5945
#define MPLS_ENTRY_4f 5946
#define MPLS_ENTRY_5f 5947
#define MPLS_ENTRY_6f 5948
#define MPLS_ENTRY_7f 5949
#define MPLS_EXPf 5950
#define MPLS_EXP_0f 5951
#define MPLS_EXP_1f 5952
#define MPLS_EXP_2f 5953
#define MPLS_EXP_3f 5954
#define MPLS_EXP_4f 5955
#define MPLS_EXP_5f 5956
#define MPLS_EXP_6f 5957
#define MPLS_EXP_7f 5958
#define MPLS_EXP_MAPPING_2_ECC_CORRUPT_Af 5959
#define MPLS_EXP_MAPPING_2_ECC_CORRUPT_Bf 5960
#define MPLS_EXP_MAPPING_PTR_0f 5961
#define MPLS_EXP_MAPPING_PTR_1f 5962
#define MPLS_EXP_MAPPING_PTR_2f 5963
#define MPLS_EXP_MAPPING_PTR_3f 5964
#define MPLS_EXP_MAPPING_PTR_4f 5965
#define MPLS_EXP_MAPPING_PTR_5f 5966
#define MPLS_EXP_MAPPING_PTR_6f 5967
#define MPLS_EXP_MAPPING_PTR_7f 5968
#define MPLS_EXP_SELECT_0f 5969
#define MPLS_EXP_SELECT_1f 5970
#define MPLS_EXP_SELECT_2f 5971
#define MPLS_EXP_SELECT_3f 5972
#define MPLS_EXP_SELECT_4f 5973
#define MPLS_EXP_SELECT_5f 5974
#define MPLS_EXP_SELECT_6f 5975
#define MPLS_EXP_SELECT_7f 5976
#define MPLS_FLEX_CTR_ACTION_0f 5977
#define MPLS_FLEX_CTR_ACTION_1f 5978
#define MPLS_GAL_EXPOSED_TO_CPUf 5979
#define MPLS_ILLEGAL_RSVD_LABEL_TO_CPUf 5980
#define MPLS_INVALID_ACTIONf 5981
#define MPLS_INVALID_PAYLOADf 5982
#define MPLS_L3_PAYLOAD_BITMAP_Af 5983
#define MPLS_L3_PAYLOAD_BITMAP_Bf 5984
#define MPLS_LABEL_0f 5985
#define MPLS_LABEL_1f 5986
#define MPLS_LABEL_2f 5987
#define MPLS_LABEL_3f 5988
#define MPLS_LABEL_4f 5989
#define MPLS_LABEL_5f 5990
#define MPLS_LABEL_6f 5991
#define MPLS_LABEL_7f 5992
#define MPLS_LABEL_MISSf 5993
#define MPLS_OFFSETf 5994
#define MPLS_OUTER_BITMAP_Af 5995
#define MPLS_OUTER_BITMAP_Bf 5996
#define MPLS_OUTER_BITMAP_EXTENDED_Af 5997
#define MPLS_OUTER_BITMAP_EXTENDED_Bf 5998
#define MPLS_PUSH_ACTION_0f 5999
#define MPLS_PUSH_ACTION_1f 6000
#define MPLS_PUSH_ACTION_2f 6001
#define MPLS_PUSH_ACTION_3f 6002
#define MPLS_PUSH_ACTION_4f 6003
#define MPLS_PUSH_ACTION_5f 6004
#define MPLS_PUSH_ACTION_6f 6005
#define MPLS_PUSH_ACTION_7f 6006
#define MPLS_RAL_EXPOSED_TO_CPUf 6007
#define MPLS_SEQ_NUM_FAIL_TOCPUf 6008
#define MPLS_TERMINATION_ALLOWEDf 6009
#define MPLS_TTL_0f 6010
#define MPLS_TTL_1f 6011
#define MPLS_TTL_2f 6012
#define MPLS_TTL_3f 6013
#define MPLS_TTL_4f 6014
#define MPLS_TTL_5f 6015
#define MPLS_TTL_6f 6016
#define MPLS_TTL_7f 6017
#define MPLS_TTL_CHECK_FAILf 6018
#define MPLS_TUNNEL_INDEXf 6019
#define MPLS_UNKNOWN_ACH_TYPE_TO_CPUf 6020
#define MPLS_UNKNOWN_ACH_VERSION_TOCPUf 6021
#define MPLS_UNUSED_0f 6022
#define MPLS_UNUSED_1f 6023
#define MPLS_UNUSED_2f 6024
#define MPLS_UNUSED_3f 6025
#define MPLS_UNUSED_4f 6026
#define MPLS_UNUSED_5f 6027
#define MPLS_UNUSED_6f 6028
#define MPLS_UNUSED_7f 6029
#define MRDT_ENABLEf 6030
#define MSB_VLANf 6031
#define MSEC_CLK_CYCLE_TICK_COUNTf 6032
#define MSG_DONEf 6033
#define MSG_STARTf 6034
#define MSPI_DONEf 6035
#define MSPI_HALT_SET_TRANSACTION_DONEf 6036
#define MSTRf 6037
#define MS_PIMSM_HDRf 6038
#define MTP0f 6039
#define MTP1f 6040
#define MTP2f 6041
#define MTP3f 6042
#define MTP_COSf 6043
#define MTP_CPU_COSf 6044
#define MTP_INDEX0f 6045
#define MTP_INDEX1f 6046
#define MTP_INDEX2f 6047
#define MTP_INDEX3f 6048
#define MTP_INDEX_0f 6049
#define MTP_INDEX_1f 6050
#define MTP_INDEX_2f 6051
#define MTP_INDEX_3f 6052
#define MTRO_INT_ENf 6053
#define MTRO_INT_SETf 6054
#define MTRO_INT_STATf 6055
#define MTU_ENABLEf 6056
#define MTU_SIZEf 6057
#define MTU_VIOLATION_D_SRC_PORT_NUMf 6058
#define MTU_VIOLATION_INTR_ENf 6059
#define MTU_VIOLATION_INTR_OVRf 6060
#define MTU_VIOLATION_INTR_STATf 6061
#define MULTIPLEf 6062
#define MULTIPLE_ERRf 6063
#define MULTIPLE_ERR_BNK_0f 6064
#define MULTIPLE_ERR_BNK_1f 6065
#define MULTIPLE_ERR_DETECTEDf 6066
#define MULTIPLE_ERR_DETECTED_HOST_MEMf 6067
#define MULTIPLE_ERR_DETECTED_IN_HOSTRD_MEMf 6068
#define MULTIPLE_ERR_DETECTED_IN_REPLY_MEMf 6069
#define MULTIPLE_ERR_DETECTED_IN_REQ_MEMf 6070
#define MULTIPLE_ERR_IN_CMD_MEMf 6071
#define MULTIPLE_ERR_IN_DATA_MEMf 6072
#define MULTIPLE_ERR_IN_LLIST_MEMf 6073
#define MULTIPLE_ERR_IN_RESP_MEMf 6074
#define MULTIPLE_MIRROR_DESTINATIONS_BASEf 6075
#define MULTIPLE_MIRROR_DESTINATIONS_ENABLEf 6076
#define MULTIPLE_MIRROR_DESTINATIONS_WIDTHf 6077
#define MULTIPLE_SBUS_CMD_SPACINGf 6078
#define MULTIPLE_SBUS_CMD_SPACING_MSB_BITSf 6079
#define MULTIWIDE_MODEf 6080
#define MY_MODIDf 6081
#define MY_STATION_HITf 6082
#define MY_STATION_HIT_MASKf 6083
#define MY_STATION_TCAM_DATA_ONLY_ECC_ENf 6084
#define MY_STATION_TCAM_DATA_ONLY_EN_COR_ERR_RPTf 6085
#define M_ENABLEf 6086
#define M_INIT_CEN_ROSCf 6087
#define M_INIT_POW_WDOGf 6088
#define M_INIT_PVT_MNTRf 6089
#define NACKf 6090
#define NACK_FATALf 6091
#define NDIV_FRAC_MODE_SELf 6092
#define NDIV_INTf 6093
#define NDIV_Pf 6094
#define NDIV_Qf 6095
#define NDIV_RELOCKf 6096
#define ND_PKT_DROPf 6097
#define ND_PKT_TO_CPUf 6098
#define NEWQPf 6099
#define NEW_CFIf 6100
#define NEW_CFI_0f 6101
#define NEW_CFI_1f 6102
#define NEW_CFI_2f 6103
#define NEW_CFI_3f 6104
#define NEW_CFI_4f 6105
#define NEW_CFI_5f 6106
#define NEW_CFI_6f 6107
#define NEW_CFI_7f 6108
#define NEW_CNGf 6109
#define NEW_DOT1Pf 6110
#define NEW_INT_PRIORITYf 6111
#define NEW_OUTER_CFIf 6112
#define NEW_OUTER_DOT1Pf 6113
#define NEW_OUTER_VLANf 6114
#define NEW_PRIf 6115
#define NEW_PRI_0f 6116
#define NEW_PRI_1f 6117
#define NEW_PRI_2f 6118
#define NEW_PRI_3f 6119
#define NEW_PRI_4f 6120
#define NEW_PRI_5f 6121
#define NEW_PRI_6f 6122
#define NEW_PRI_7f 6123
#define NEXTPTRf 6124
#define NEXT_BLKf 6125
#define NEXT_CB_PTRf 6126
#define NEXT_HOP_IDXf 6127
#define NEXT_HOP_INDEXf 6128
#define NEXT_HOP_INDEX_0f 6129
#define NEXT_HOP_INDEX_1f 6130
#define NEXT_HOP_INDEX_2f 6131
#define NEXT_HOP_INDEX_3f 6132
#define NH_OFFSETf 6133
#define NIC_SMB_ADDR0f 6134
#define NIC_SMB_ADDR1f 6135
#define NIC_SMB_ADDR2f 6136
#define NIC_SMB_ADDR3f 6137
#define NIP_L3ERR_TOCPUf 6138
#define NODEf 6139
#define NONRESPONSIVE_GREEN_DROP_THDf 6140
#define NONRESPONSIVE_RED_DROP_THDf 6141
#define NONRESPONSIVE_YELLOW_DROP_THDf 6142
#define NONSTATICMOVE_TOCPUf 6143
#define NONUCAST_TRUNK_BLOCK_MASKf 6144
#define NON_IP_DEFAULT_ECNf 6145
#define NON_REPAIRABLE_ADDRESSf 6146
#define NON_REPAIRABLE_INTERRUPTf 6147
#define NON_RESPONSIVE_DEFAULT_INT_CNf 6148
#define NON_SBUSf 6149
#define NON_UC_EM_MTP_INDEX0f 6150
#define NON_UC_EM_MTP_INDEX1f 6151
#define NON_UC_EM_MTP_INDEX2f 6152
#define NON_UC_EM_MTP_INDEX3f 6153
#define NON_UC_TRUNK_HASH_DST_ENABLEf 6154
#define NON_UC_TRUNK_HASH_MOD_PORT_ENABLEf 6155
#define NON_UC_TRUNK_HASH_SRC_ENABLEf 6156
#define NON_UC_TRUNK_HASH_USE_RTAG7f 6157
#define NORMALIZE_L2f 6158
#define NORMALIZE_L3_L4f 6159
#define NO_DEMAND_LEVELf 6160
#define NO_PTR_PIPE0f 6161
#define NO_PTR_PIPE1f 6162
#define NO_PTR_PIPE2f 6163
#define NO_PTR_PIPE3f 6164
#define NO_PTR_PIPE4f 6165
#define NO_PTR_PIPE5f 6166
#define NO_PTR_PIPE6f 6167
#define NO_PTR_PIPE7f 6168
#define NO_REPLGRP_MEMBERf 6169
#define NO_SOM_FOR_CRC_LLFCf 6170
#define NO_SOP_FOR_CRC_HGf 6171
#define NTP_TC_ENABLEf 6172
#define NULL_REQ_MODEf 6173
#define NULL_REQ_THf 6174
#define NUMf 6175
#define NUMBER_OF_FREE_ENTRIESf 6176
#define NUMB_OF_COMMANDSf 6177
#define NUM_ALMOST_FULL_BANKf 6178
#define NUM_CE_PER_PIPEf 6179
#define NUM_CLK_PER_MOP_CELLf 6180
#define NUM_COMMANDSf 6181
#define NUM_EB_CREDITSf 6182
#define NUM_EDB_CREDITSf 6183
#define NUM_LANESf 6184
#define NUM_LANES_MODIFIERf 6185
#define NUM_OF_25M_CLKSf 6186
#define NUM_RO_DEVf 6187
#define NUM_SUSCEPTIBLE_BANKf 6188
#define NUM_TXPKTBUF_CELL_USEDf 6189
#define NXT_PTRf 6190
#define OBJECT_SELf 6191
#define OBM0_ECC_ERRf 6192
#define OBM1_ECC_ERRf 6193
#define OBM2_ECC_ERRf 6194
#define OBM3_ECC_ERRf 6195
#define OBM_ECC_ERRf 6196
#define OBM_MONITOR_CONFIG_ERRORf 6197
#define OBM_RESETf 6198
#define OBSERVATION_TIMESTAMPf 6199
#define OB_PRIORITYf 6200
#define OCFIf 6201
#define OFFSETf 6202
#define OFFSET0_OB_PRIORITYf 6203
#define OFFSET10_OB_PRIORITYf 6204
#define OFFSET11_OB_PRIORITYf 6205
#define OFFSET12_OB_PRIORITYf 6206
#define OFFSET13_OB_PRIORITYf 6207
#define OFFSET14_OB_PRIORITYf 6208
#define OFFSET15_OB_PRIORITYf 6209
#define OFFSET1_OB_PRIORITYf 6210
#define OFFSET2_OB_PRIORITYf 6211
#define OFFSET3_OB_PRIORITYf 6212
#define OFFSET4_OB_PRIORITYf 6213
#define OFFSET5_OB_PRIORITYf 6214
#define OFFSET6_OB_PRIORITYf 6215
#define OFFSET7_OB_PRIORITYf 6216
#define OFFSET8_OB_PRIORITYf 6217
#define OFFSET9_OB_PRIORITYf 6218
#define OFFSET_DLB_ECMPf 6219
#define OFFSET_ECMPf 6220
#define OFFSET_ECMP_RANDOM_LBf 6221
#define OFFSET_ENTROPY_LABELf 6222
#define OFFSET_L2_ECMPf 6223
#define OFFSET_LBID_OR_ENTROPY_LABELf 6224
#define OFFSET_MPLS_ECMPf 6225
#define OFFSET_PLFSf 6226
#define OFFSET_RH_ECMPf 6227
#define OFFSET_TABLE_DATAf 6228
#define OFFSET_TRUNKf 6229
#define OFFSET_TRUNK_NONUCf 6230
#define OFFSET_TRUNK_RANDOM_LBf 6231
#define OFFSET_TRUNK_UCf 6232
#define OFFSET_WECMPf 6233
#define ONE_BIT_ERR_RPT_ENf 6234
#define ONE_SECOND_TIMERf 6235
#define ONE_SHOT_MODEf 6236
#define ONE_TO_FIVE_CELL_100G_SPACINGf 6237
#define ONE_TO_FIVE_CELL_200G_SPACINGf 6238
#define ONE_TO_FIVE_CELL_400G_SPACINGf 6239
#define ONE_TO_FIVE_CELL_50G_SPACINGf 6240
#define ONE_TO_THREE_CELL_CPU_SPACINGf 6241
#define OOB_IO_HYS_EN_CTRLf 6242
#define OOB_IO_IND_CTRLf 6243
#define OOB_IO_SRC_CTRLf 6244
#define OPAQUE1f 6245
#define OPAQUE2f 6246
#define OPAQUE_B1f 6247
#define OPAQUE_B2f 6248
#define OPAQUE_B3f 6249
#define OPAQUE_FIELD_1f 6250
#define OPAQUE_FIELD_2f 6251
#define OPAQUE_FIELD_3f 6252
#define OPAQUE_TAG_TYPEf 6253
#define OPAQUE_TAG_TYPE_MASKf 6254
#define OPCODEf 6255
#define OPCODE_DATAf 6256
#define OPCODE_OR_ADDR_OR_DATAf 6257
#define OPERATIONf 6258
#define OPRIf 6259
#define OPRI_CFI_SELf 6260
#define OPRI_MAPPING_PTRf 6261
#define OPRI_OCFI_MAPPING_PROFILEf 6262
#define OPRI_OCFI_SELf 6263
#define OPTIMAL_CANDIDATEf 6264
#define OPTIMAL_ECMP_MEMBERf 6265
#define OPTIMAL_ECMP_MEMBER_IS_ALTERNATEf 6266
#define OP_BLOCKf 6267
#define OP_CODEf 6268
#define OQS_BLOCK_OVERFLOWf 6269
#define OQS_BLOCK_UNDERFLOWf 6270
#define OQS_FIFO_NUMf 6271
#define OQS_INT_ENf 6272
#define OQS_INT_SETf 6273
#define OQS_INT_STATf 6274
#define ORDERED_SETf 6275
#define OSC_0_SELf 6276
#define OSC_1_SELf 6277
#define OSC_CNT_DONEf 6278
#define OSC_CNT_RSTBf 6279
#define OSC_CNT_STARTf 6280
#define OSC_CNT_VALUEf 6281
#define OSC_ENABLEf 6282
#define OSC_OUTf 6283
#define OSC_PW_ENf 6284
#define OSC_SELf 6285
#define OSTS_TIMER_DISABLEf 6286
#define OTP_ADJUST_VOLTAGEf 6287
#define OTP_AVS_DISABLEf 6288
#define OTP_AVS_SRAM_MON_N_PROCESSf 6289
#define OTP_AVS_SRAM_MON_P_PROCESSf 6290
#define OTP_AVS_SRAM_MON_VALIDf 6291
#define OTP_BOND_OVR_LOADf 6292
#define OTP_CONFIGf 6293
#define OTP_ECCP_INf 6294
#define OTP_ECCP_OUTf 6295
#define OTP_ECC_CORRECTEDf 6296
#define OTP_ECC_CORRUPTf 6297
#define OTP_ECC_DISABLEf 6298
#define OTP_ECC_ERROR_ADDRf 6299
#define OTP_ECC_ERROR_EVf 6300
#define OTP_ECC_UNCORRECTABLEf 6301
#define OTP_VTRAP_ENABLEf 6302
#define OTP_VTRAP_TRIM_CODEf 6303
#define OUTER_ECNf 6304
#define OUTER_IFA_BASE_FOUNDf 6305
#define OUTER_IFA_BASE_FOUND_MASKf 6306
#define OUTER_IP_TYPEf 6307
#define OUTER_IP_TYPE_MASKf 6308
#define OUTER_TPID_ENABLEf 6309
#define OUTER_TPID_INDEXf 6310
#define OUTER_TPID_SELf 6311
#define OUTER_TPID_VERIFYf 6312
#define OUTER_VLAN_ACTIONSf 6313
#define OUTER_VLAN_TAGf 6314
#define OUTER_VLAN_TAG_ENABLEf 6315
#define OUTPUT_PORT_RX_ENABLEf 6316
#define OUTPUT_THRESHOLD_BYPASSf 6317
#define OUTSTANDING_CREDITSf 6318
#define OUTSTANDING_MMU_REQUESTSf 6319
#define OUTSTANDING_PORT_REQUESTSf 6320
#define OUT_ENABLEf 6321
#define OVERFLOW_INTR_ENf 6322
#define OVERFLOW_INTR_OVRf 6323
#define OVERFLOW_INTR_STATf 6324
#define OVERFLOW_THDf 6325
#define OVERRIDEf 6326
#define OVERRIDE_AVSf 6327
#define OVERRIDE_AVS_VALUEf 6328
#define OVIDf 6329
#define OVRD_EXT_MDIO_MSTR_CNTRLf 6330
#define OVRF_STATUSf 6331
#define PACING_DELAYf 6332
#define PACKET_ARRIVALSf 6333
#define PACKET_DROP_COUNTf 6334
#define PACKET_HIGHWAY_BYPASSf 6335
#define PACKET_IFG_BYTESf 6336
#define PACKET_SHAPINGf 6337
#define PAD_ENf 6338
#define PAD_MODEf 6339
#define PAD_RESf 6340
#define PAD_THRESHOLDf 6341
#define PARALLEL_FC_ENf 6342
#define PARITYf 6343
#define PARITY0f 6344
#define PARITY1f 6345
#define PARITY2f 6346
#define PARITY3f 6347
#define PARITY_0f 6348
#define PARITY_1f 6349
#define PARITY_ENf 6350
#define PARITY_ERR_TOCPUf 6351
#define PARITY_P0f 6352
#define PARITY_P1f 6353
#define PARITY_P2f 6354
#define PARITY_P3f 6355
#define PARITY_P4f 6356
#define PARITY_P5f 6357
#define PARITY_P6f 6358
#define PARITY_P7f 6359
#define PARSE_SCTPf 6360
#define PASSf 6361
#define PASS_CONTROL_FRAMESf 6362
#define PAUSEf 6363
#define PAUSE_ENABLEf 6364
#define PAUSE_PFC_BKPf 6365
#define PAUSE_REFRESH_ENf 6366
#define PAUSE_REFRESH_TIMERf 6367
#define PAUSE_XOFF_TIMERf 6368
#define PAXB_AXI_MASTER_RRESP_DECERR_INTR_ENf 6369
#define PAXB_AXI_MASTER_RRESP_DECERR_INTR_STATUSf 6370
#define PAXB_AXI_MASTER_RRESP_SLVERR_INTR_ENf 6371
#define PAXB_AXI_MASTER_RRESP_SLVERR_INTR_STATUSf 6372
#define PAXB_RDYf 6373
#define PAXB_RST_Nf 6374
#define PCIEf 6375
#define PCIE_CMPL_TIMEOUT_INTR_ENf 6376
#define PCIE_CMPL_TIMEOUT_INTR_STATUSf 6377
#define PCIE_ECRC_ERR_INTR_ENf 6378
#define PCIE_ECRC_ERR_INTR_STATUSf 6379
#define PCIE_ERR_ATTN_INTR_ENf 6380
#define PCIE_ERR_ATTN_INTR_STATUSf 6381
#define PCIE_IN_WAKE_B_INTR_ENf 6382
#define PCIE_IN_WAKE_B_INTR_STATUSf 6383
#define PCIE_OVERFLOW_UNDERFLOW_INTR_ENf 6384
#define PCIE_OVERFLOW_UNDERFLOW_INTR_STATUSf 6385
#define PCIE_PHY_PIPE_RESETMDIO_Nf 6386
#define PCIE_RC_MODE_PERST_Bf 6387
#define PCIE_REFCLK_OUT_ENf 6388
#define PCIE_SLAVEMODE_CHIP_RST_Nf 6389
#define PCIE_SLAVEMODE_IPROC_RST_Nf 6390
#define PCIE_SLAVE_RESETf 6391
#define PCM_HALF_VDDf 6392
#define PCM_HVT_NMOSf 6393
#define PCM_HVT_PMOSf 6394
#define PCM_LVT_NMOSf 6395
#define PCM_LVT_PMOSf 6396
#define PCM_SVT_NLDMOSf 6397
#define PCM_SVT_NMOSf 6398
#define PCM_SVT_PLDMOSf 6399
#define PCM_SVT_PMOSf 6400
#define PCM_ULVT_NMOSf 6401
#define PCM_ULVT_PMOSf 6402
#define PDIVf 6403
#define PEC_ERRf 6404
#define PEEK_DEPTHf 6405
#define PENALTY_100G_MIN_SPACINGf 6406
#define PENALTY_200G_MIN_SPACINGf 6407
#define PENALTY_400G_MIN_SPACINGf 6408
#define PENALTY_50G_MIN_SPACINGf 6409
#define PEND_CLOCKSf 6410
#define PEND_READ_RESP_COUNTf 6411
#define PEND_WRITE_RESP_COUNTf 6412
#define PERIODIC_SLAVE_STRETCHf 6413
#define PERIOD_MAXf 6414
#define PERST_Bf 6415
#define PFCPRI0_PGf 6416
#define PFCPRI1_PGf 6417
#define PFCPRI2_PGf 6418
#define PFCPRI3_PGf 6419
#define PFCPRI4_PGf 6420
#define PFCPRI5_PGf 6421
#define PFCPRI6_PGf 6422
#define PFCPRI7_PGf 6423
#define PFCPRI_MMUQ_BMPf 6424
#define PFC_ETH_TYPEf 6425
#define PFC_MACDAf 6426
#define PFC_MACDA_HIf 6427
#define PFC_MACDA_LOf 6428
#define PFC_MON_ACTIVE_STATE_ECC_CORRUPTf 6429
#define PFC_MON_ECC_ENABLEf 6430
#define PFC_MON_ECC_ERRf 6431
#define PFC_MON_EN_COR_ERR_RPTf 6432
#define PFC_MON_WORKING_STATE_ECC_CORRUPTf 6433
#define PFC_OPCODEf 6434
#define PFC_PG_ENABLEf 6435
#define PFC_PRIORITY_INT_MASKf 6436
#define PFC_PRIORITY_INT_SETf 6437
#define PFC_PRIORITY_ISRf 6438
#define PFC_PRIORITY_ISR0f 6439
#define PFC_PRIORITY_ISR1f 6440
#define PFC_PRIORITY_ISR2f 6441
#define PFC_PRIORITY_ISR3f 6442
#define PFC_PRIORITY_ISR4f 6443
#define PFC_PRIORITY_ISR5f 6444
#define PFC_PRIORITY_ISR6f 6445
#define PFC_PRIORITY_ISR7f 6446
#define PFC_REFRESH_ENf 6447
#define PFC_REFRESH_TIMERf 6448
#define PFC_STATS_ENf 6449
#define PFC_XOFF_BMPf 6450
#define PFC_XOFF_TIMERf 6451
#define PFIFO_CNTf 6452
#define PFM_RULE_APPLYf 6453
#define PGf 6454
#define PG0_BST_HDRM_PROFILE_SELf 6455
#define PG0_BST_SHARED_PROFILE_SELf 6456
#define PG0_BST_STAT_HDRMf 6457
#define PG0_HDRM_COUNTf 6458
#define PG0_HDRM_LIMITf 6459
#define PG0_HPIDf 6460
#define PG0_MIN_COUNTf 6461
#define PG0_MIN_LIMITf 6462
#define PG0_RESET_FLOORf 6463
#define PG0_RESET_OFFSETf 6464
#define PG0_SHARED_COUNTf 6465
#define PG0_SHARED_DYNAMICf 6466
#define PG0_SHARED_LIMITf 6467
#define PG0_SPIDf 6468
#define PG0_USE_PORTSP_MINf 6469
#define PG1_BST_HDRM_PROFILE_SELf 6470
#define PG1_BST_SHARED_PROFILE_SELf 6471
#define PG1_BST_STAT_HDRMf 6472
#define PG1_HDRM_COUNTf 6473
#define PG1_HDRM_LIMITf 6474
#define PG1_HPIDf 6475
#define PG1_MIN_COUNTf 6476
#define PG1_MIN_LIMITf 6477
#define PG1_RESET_FLOORf 6478
#define PG1_RESET_OFFSETf 6479
#define PG1_SHARED_COUNTf 6480
#define PG1_SHARED_DYNAMICf 6481
#define PG1_SHARED_LIMITf 6482
#define PG1_SPIDf 6483
#define PG1_USE_PORTSP_MINf 6484
#define PG2_BST_HDRM_PROFILE_SELf 6485
#define PG2_BST_SHARED_PROFILE_SELf 6486
#define PG2_BST_STAT_HDRMf 6487
#define PG2_HDRM_COUNTf 6488
#define PG2_HDRM_LIMITf 6489
#define PG2_HPIDf 6490
#define PG2_MIN_COUNTf 6491
#define PG2_MIN_LIMITf 6492
#define PG2_RESET_FLOORf 6493
#define PG2_RESET_OFFSETf 6494
#define PG2_SHARED_COUNTf 6495
#define PG2_SHARED_DYNAMICf 6496
#define PG2_SHARED_LIMITf 6497
#define PG2_SPIDf 6498
#define PG2_USE_PORTSP_MINf 6499
#define PG3_BST_HDRM_PROFILE_SELf 6500
#define PG3_BST_SHARED_PROFILE_SELf 6501
#define PG3_BST_STAT_HDRMf 6502
#define PG3_HDRM_COUNTf 6503
#define PG3_HDRM_LIMITf 6504
#define PG3_HPIDf 6505
#define PG3_MIN_COUNTf 6506
#define PG3_MIN_LIMITf 6507
#define PG3_RESET_FLOORf 6508
#define PG3_RESET_OFFSETf 6509
#define PG3_SHARED_COUNTf 6510
#define PG3_SHARED_DYNAMICf 6511
#define PG3_SHARED_LIMITf 6512
#define PG3_SPIDf 6513
#define PG3_USE_PORTSP_MINf 6514
#define PG4_BST_HDRM_PROFILE_SELf 6515
#define PG4_BST_SHARED_PROFILE_SELf 6516
#define PG4_BST_STAT_HDRMf 6517
#define PG4_HDRM_COUNTf 6518
#define PG4_HDRM_LIMITf 6519
#define PG4_HPIDf 6520
#define PG4_MIN_COUNTf 6521
#define PG4_MIN_LIMITf 6522
#define PG4_RESET_FLOORf 6523
#define PG4_RESET_OFFSETf 6524
#define PG4_SHARED_COUNTf 6525
#define PG4_SHARED_DYNAMICf 6526
#define PG4_SHARED_LIMITf 6527
#define PG4_SPIDf 6528
#define PG4_USE_PORTSP_MINf 6529
#define PG5_BST_HDRM_PROFILE_SELf 6530
#define PG5_BST_SHARED_PROFILE_SELf 6531
#define PG5_BST_STAT_HDRMf 6532
#define PG5_HDRM_COUNTf 6533
#define PG5_HDRM_LIMITf 6534
#define PG5_HPIDf 6535
#define PG5_MIN_COUNTf 6536
#define PG5_MIN_LIMITf 6537
#define PG5_RESET_FLOORf 6538
#define PG5_RESET_OFFSETf 6539
#define PG5_SHARED_COUNTf 6540
#define PG5_SHARED_DYNAMICf 6541
#define PG5_SHARED_LIMITf 6542
#define PG5_SPIDf 6543
#define PG5_USE_PORTSP_MINf 6544
#define PG6_BST_HDRM_PROFILE_SELf 6545
#define PG6_BST_SHARED_PROFILE_SELf 6546
#define PG6_BST_STAT_HDRMf 6547
#define PG6_HDRM_COUNTf 6548
#define PG6_HDRM_LIMITf 6549
#define PG6_HPIDf 6550
#define PG6_MIN_COUNTf 6551
#define PG6_MIN_LIMITf 6552
#define PG6_RESET_FLOORf 6553
#define PG6_RESET_OFFSETf 6554
#define PG6_SHARED_COUNTf 6555
#define PG6_SHARED_DYNAMICf 6556
#define PG6_SHARED_LIMITf 6557
#define PG6_SPIDf 6558
#define PG6_USE_PORTSP_MINf 6559
#define PG7_BST_HDRM_PROFILE_SELf 6560
#define PG7_BST_SHARED_PROFILE_SELf 6561
#define PG7_BST_STAT_HDRMf 6562
#define PG7_HDRM_COUNTf 6563
#define PG7_HDRM_LIMITf 6564
#define PG7_HPIDf 6565
#define PG7_MIN_COUNTf 6566
#define PG7_MIN_LIMITf 6567
#define PG7_RESET_FLOORf 6568
#define PG7_RESET_OFFSETf 6569
#define PG7_SHARED_COUNTf 6570
#define PG7_SHARED_DYNAMICf 6571
#define PG7_SHARED_LIMITf 6572
#define PG7_SPIDf 6573
#define PG7_USE_PORTSP_MINf 6574
#define PG_HDRM_TRIGGERf 6575
#define PG_HDRM_TRIGGER_STATUSf 6576
#define PG_IS_LOSSLESSf 6577
#define PG_LIMIT_STATEf 6578
#define PG_PROFILE_SELf 6579
#define PG_SHARED_TRIGGERf 6580
#define PG_SHARED_TRIGGER_STATUSf 6581
#define PG_XOFF_FCf 6582
#define PHASE_GEN_ENABLEf 6583
#define PHB_FROM_ETAGf 6584
#define PHEAD_CNTf 6585
#define PHY_IDf 6586
#define PHY_PORT_NUMf 6587
#define PHY_RD_DATAf 6588
#define PHY_WR_DATAf 6589
#define PICK_INFOf 6590
#define PIO_MEMDMA_1BIT_ECCERRf 6591
#define PIO_MEMDMA_2BIT_ECCERRf 6592
#define PIPE0_COUNTER_OVERFLOWf 6593
#define PIPE0_COUNTER_OVERFLOW_STATf 6594
#define PIPE0_COUNTER_UNDERFLOWf 6595
#define PIPE0_COUNTER_UNDERFLOW_STATf 6596
#define PIPE1_COUNTER_OVERFLOWf 6597
#define PIPE1_COUNTER_OVERFLOW_STATf 6598
#define PIPE1_COUNTER_UNDERFLOWf 6599
#define PIPE1_COUNTER_UNDERFLOW_STATf 6600
#define PIPE2_COUNTER_OVERFLOWf 6601
#define PIPE2_COUNTER_OVERFLOW_STATf 6602
#define PIPE2_COUNTER_UNDERFLOWf 6603
#define PIPE2_COUNTER_UNDERFLOW_STATf 6604
#define PIPE3_COUNTER_OVERFLOWf 6605
#define PIPE3_COUNTER_OVERFLOW_STATf 6606
#define PIPE3_COUNTER_UNDERFLOWf 6607
#define PIPE3_COUNTER_UNDERFLOW_STATf 6608
#define PIPE4_COUNTER_OVERFLOWf 6609
#define PIPE4_COUNTER_OVERFLOW_STATf 6610
#define PIPE4_COUNTER_UNDERFLOWf 6611
#define PIPE4_COUNTER_UNDERFLOW_STATf 6612
#define PIPE5_COUNTER_OVERFLOWf 6613
#define PIPE5_COUNTER_OVERFLOW_STATf 6614
#define PIPE5_COUNTER_UNDERFLOWf 6615
#define PIPE5_COUNTER_UNDERFLOW_STATf 6616
#define PIPE6_COUNTER_OVERFLOWf 6617
#define PIPE6_COUNTER_OVERFLOW_STATf 6618
#define PIPE6_COUNTER_UNDERFLOWf 6619
#define PIPE6_COUNTER_UNDERFLOW_STATf 6620
#define PIPE7_COUNTER_OVERFLOWf 6621
#define PIPE7_COUNTER_OVERFLOW_STATf 6622
#define PIPE7_COUNTER_UNDERFLOWf 6623
#define PIPE7_COUNTER_UNDERFLOW_STATf 6624
#define PIPE_IDf 6625
#define PIPE_NUMf 6626
#define PIPE_SELECTf 6627
#define PIPE_STAGEf 6628
#define PKT0f 6629
#define PKT1f 6630
#define PKT2f 6631
#define PKT3f 6632
#define PKT4f 6633
#define PKT5f 6634
#define PKT6f 6635
#define PKT7f 6636
#define PKTDMA_CH0_1BIT_ECCERRf 6637
#define PKTDMA_CH0_2BIT_ECCERRf 6638
#define PKTDMA_CH1_1BIT_ECCERRf 6639
#define PKTDMA_CH1_2BIT_ECCERRf 6640
#define PKTDMA_CH2_1BIT_ECCERRf 6641
#define PKTDMA_CH2_2BIT_ECCERRf 6642
#define PKTDMA_CH3_1BIT_ECCERRf 6643
#define PKTDMA_CH3_2BIT_ECCERRf 6644
#define PKTDMA_CH4_1BIT_ECCERRf 6645
#define PKTDMA_CH4_2BIT_ECCERRf 6646
#define PKTDMA_CH5_1BIT_ECCERRf 6647
#define PKTDMA_CH5_2BIT_ECCERRf 6648
#define PKTDMA_CH6_1BIT_ECCERRf 6649
#define PKTDMA_CH6_2BIT_ECCERRf 6650
#define PKTDMA_CH7_1BIT_ECCERRf 6651
#define PKTDMA_CH7_2BIT_ECCERRf 6652
#define PKTDMA_ENDIANESSf 6653
#define PKTQ_FAP_OVERFLOWf 6654
#define PKTQ_FAP_UNDERFLOWf 6655
#define PKTS_BYTESf 6656
#define PKTWRRD_ADDR_DECODE_ERRf 6657
#define PKTWR_ECC_ERRf 6658
#define PKT_BUFFER_0_UNCORRECTED_ECC_ERRf 6659
#define PKT_BUFFER_1_UNCORRECTED_ECC_ERRf 6660
#define PKT_BUFFER_2_UNCORRECTED_ECC_ERRf 6661
#define PKT_BUFFER_3_UNCORRECTED_ECC_ERRf 6662
#define PKT_BUF_ECC_ENf 6663
#define PKT_BUF_ECC_FORCE_ERRf 6664
#define PKT_BUF_EN_COR_ERR_RPTf 6665
#define PKT_CASTf 6666
#define PKT_CNTf 6667
#define PKT_CNTR_OVERFLOW_IDf 6668
#define PKT_CNTR_OVERFLOW_INTR_ENf 6669
#define PKT_CNTR_OVERFLOW_INTR_OVRf 6670
#define PKT_CNTR_OVERFLOW_INTR_STATf 6671
#define PKT_CNTR_UNDERFLOW_IDf 6672
#define PKT_CNTR_UNDERFLOW_INTR_ENf 6673
#define PKT_CNTR_UNDERFLOW_INTR_OVRf 6674
#define PKT_CNTR_UNDERFLOW_INTR_STATf 6675
#define PKT_COUNTf 6676
#define PKT_CREDITS_FOR_100Gf 6677
#define PKT_CREDITS_FOR_200Gf 6678
#define PKT_CREDITS_FOR_400Gf 6679
#define PKT_CREDITS_FOR_50Gf 6680
#define PKT_CREDIT_CNTf 6681
#define PKT_CREDIT_COUNTf 6682
#define PKT_DROP_COUNTf 6683
#define PKT_FIFO_MEM_OVERFLOW_PIPE0f 6684
#define PKT_FIFO_MEM_OVERFLOW_PIPE1f 6685
#define PKT_FIFO_MEM_OVERFLOW_PIPE2f 6686
#define PKT_FIFO_MEM_OVERFLOW_PIPE3f 6687
#define PKT_FIFO_MEM_OVERFLOW_PIPE4f 6688
#define PKT_FIFO_MEM_OVERFLOW_PIPE5f 6689
#define PKT_FIFO_MEM_OVERFLOW_PIPE6f 6690
#define PKT_FIFO_MEM_OVERFLOW_PIPE7f 6691
#define PKT_FRAME_ERROR_D_SRC_PORT_NUMf 6692
#define PKT_FRAME_ERROR_INTR_ENf 6693
#define PKT_FRAME_ERROR_INTR_OVRf 6694
#define PKT_FRAME_ERROR_INTR_STATf 6695
#define PKT_LENf 6696
#define PKT_LENGTHf 6697
#define PKT_LEN_BYTESf 6698
#define PKT_LEN_CELLSf 6699
#define PKT_PREFETCH_FIFO_OVERFLOW_PIPE0f 6700
#define PKT_PREFETCH_FIFO_OVERFLOW_PIPE1f 6701
#define PKT_PREFETCH_FIFO_OVERFLOW_PIPE2f 6702
#define PKT_PREFETCH_FIFO_OVERFLOW_PIPE3f 6703
#define PKT_PREFETCH_FIFO_OVERFLOW_PIPE4f 6704
#define PKT_PREFETCH_FIFO_OVERFLOW_PIPE5f 6705
#define PKT_PREFETCH_FIFO_OVERFLOW_PIPE6f 6706
#define PKT_PREFETCH_FIFO_OVERFLOW_PIPE7f 6707
#define PKT_RESOLUTIONf 6708
#define PKT_RESOLUTION_MASKf 6709
#define PKT_TYPEf 6710
#define PKT_TYPE_ERROR_D_SRC_PORT_NUMf 6711
#define PKT_TYPE_ERROR_INTR_ENf 6712
#define PKT_TYPE_ERROR_INTR_OVRf 6713
#define PKT_TYPE_ERROR_INTR_STATf 6714
#define PKT_TYPE_ERROR_L2_OR_L3_BMPf 6715
#define PKT_TYPE_ERROR_MIRROR_CTCf 6716
#define PKT_TYPE_ERROR_UNICAST_PKT_TYPEf 6717
#define PKT_TYPE_ERROR_UNICAST_PKT_VALIDf 6718
#define PKT_TYPE_OTHER_ENf 6719
#define PLL0_LOCK_STATUSf 6720
#define PLL0_UNLOCKf 6721
#define PLL_RESERVEDf 6722
#define PLL_RSVD_20f 6723
#define PM0f 6724
#define PM0_ECC_ENf 6725
#define PM0_ENf 6726
#define PM0_PA_RST_Lf 6727
#define PM0_PUSH_CNT_FIFO_MAX_USED_ENTRIESf 6728
#define PM0_PUSH_CNT_FIFO_OVERFLOWf 6729
#define PM1f 6730
#define PM1_ECC_ENf 6731
#define PM1_ENf 6732
#define PM1_PA_RST_Lf 6733
#define PM1_PUSH_CNT_FIFO_MAX_USED_ENTRIESf 6734
#define PM1_PUSH_CNT_FIFO_OVERFLOWf 6735
#define PM2f 6736
#define PM2_ECC_ENf 6737
#define PM2_ENf 6738
#define PM2_PA_RST_Lf 6739
#define PM2_PUSH_CNT_FIFO_MAX_USED_ENTRIESf 6740
#define PM2_PUSH_CNT_FIFO_OVERFLOWf 6741
#define PM3f 6742
#define PM3_ECC_ENf 6743
#define PM3_ENf 6744
#define PM3_PA_RST_Lf 6745
#define PM3_PUSH_CNT_FIFO_MAX_USED_ENTRIESf 6746
#define PM3_PUSH_CNT_FIFO_OVERFLOWf 6747
#define PMB_ADDRf 6748
#define PMD_INTRf 6749
#define PMD_LOCKf 6750
#define PMD_OSR_MODEf 6751
#define PMD_PAM4_MODEf 6752
#define PMU_STATUSf 6753
#define PM_GRP_0_BKP_RCVRD_CLK_LOCKf 6754
#define PM_GRP_0_PRI_RCVRD_CLK_LOCKf 6755
#define PM_GRP_1_BKP_RCVRD_CLK_LOCKf 6756
#define PM_GRP_1_PRI_RCVRD_CLK_LOCKf 6757
#define PM_GRP_2_BKP_RCVRD_CLK_LOCKf 6758
#define PM_GRP_2_PRI_RCVRD_CLK_LOCKf 6759
#define PM_GRP_3_BKP_RCVRD_CLK_LOCKf 6760
#define PM_GRP_3_PRI_RCVRD_CLK_LOCKf 6761
#define PM_GRP_4_BKP_RCVRD_CLK_LOCKf 6762
#define PM_GRP_4_PRI_RCVRD_CLK_LOCKf 6763
#define PM_GRP_5_BKP_RCVRD_CLK_LOCKf 6764
#define PM_GRP_5_PRI_RCVRD_CLK_LOCKf 6765
#define PM_GRP_6_BKP_RCVRD_CLK_LOCKf 6766
#define PM_GRP_6_PRI_RCVRD_CLK_LOCKf 6767
#define PM_GRP_7_BKP_RCVRD_CLK_LOCKf 6768
#define PM_GRP_7_PRI_RCVRD_CLK_LOCKf 6769
#define PM_TYPEf 6770
#define POINTERf 6771
#define POLICYf 6772
#define POLICY_DATAf 6773
#define POLICY_ECC_ENf 6774
#define POLICY_TABLE_1BIT_ERROR_REPORTf 6775
#define PONf 6776
#define POOLf 6777
#define POOL_0f 6778
#define POOL_1f 6779
#define POOL_2f 6780
#define POOL_3f 6781
#define POOL_BASEf 6782
#define POOL_CINDEXf 6783
#define POOL_COLOR_LIMIT_ENABLEf 6784
#define POOL_COUNTER_OVERFLOWf 6785
#define POOL_COUNTER_OVERFLOW_STATf 6786
#define POOL_COUNTER_UNDERFLOWf 6787
#define POOL_COUNTER_UNDERFLOW_STATf 6788
#define POOL_CTRf 6789
#define POOL_HI_CONG_LIMITf 6790
#define POOL_LOW_CONG_LIMITf 6791
#define POOL_NUMf 6792
#define PORT0f 6793
#define PORT0_BUBBLE_MOP_DISABLEf 6794
#define PORT0_CA_PEEK_DEPTHf 6795
#define PORT0_CT_DISABLEf 6796
#define PORT0_CT_THRESHOLDf 6797
#define PORT0_LINKDOWN_CLEARf 6798
#define PORT0_LINKSTATUSf 6799
#define PORT0_LIVE_PORT_STATUSf 6800
#define PORT0_MAX_USAGEf 6801
#define PORT0_PORT_STATUS_LHf 6802
#define PORT0_PORT_STATUS_LLf 6803
#define PORT0_RESETf 6804
#define PORT1f 6805
#define PORT1_BUBBLE_MOP_DISABLEf 6806
#define PORT1_CA_PEEK_DEPTHf 6807
#define PORT1_CT_DISABLEf 6808
#define PORT1_CT_THRESHOLDf 6809
#define PORT1_LINKDOWN_CLEARf 6810
#define PORT1_LINKSTATUSf 6811
#define PORT1_LIVE_PORT_STATUSf 6812
#define PORT1_MAX_USAGEf 6813
#define PORT1_PORT_STATUS_LHf 6814
#define PORT1_PORT_STATUS_LLf 6815
#define PORT1_RESETf 6816
#define PORT2f 6817
#define PORT2_BUBBLE_MOP_DISABLEf 6818
#define PORT2_CA_PEEK_DEPTHf 6819
#define PORT2_CT_DISABLEf 6820
#define PORT2_CT_THRESHOLDf 6821
#define PORT2_LINKDOWN_CLEARf 6822
#define PORT2_LINKSTATUSf 6823
#define PORT2_LIVE_PORT_STATUSf 6824
#define PORT2_MAX_USAGEf 6825
#define PORT2_PORT_STATUS_LHf 6826
#define PORT2_PORT_STATUS_LLf 6827
#define PORT2_RESETf 6828
#define PORT3f 6829
#define PORT3_BUBBLE_MOP_DISABLEf 6830
#define PORT3_CA_PEEK_DEPTHf 6831
#define PORT3_CT_DISABLEf 6832
#define PORT3_CT_THRESHOLDf 6833
#define PORT3_LINKDOWN_CLEARf 6834
#define PORT3_LINKSTATUSf 6835
#define PORT3_LIVE_PORT_STATUSf 6836
#define PORT3_MAX_USAGEf 6837
#define PORT3_PORT_STATUS_LHf 6838
#define PORT3_PORT_STATUS_LLf 6839
#define PORT3_RESETf 6840
#define PORT4f 6841
#define PORT5f 6842
#define PORT6f 6843
#define PORT7f 6844
#define PORTDEFICIT_BACKOFF_LIMITf 6845
#define PORTDEFICIT_SAMPLE_LIMITf 6846
#define PORTDEFICIT_SAMPLE_PERIODf 6847
#define PORTSf 6848
#define PORTSP0_BST_SHARED_PROFILE_SELf 6849
#define PORTSP0_MIN_COUNTf 6850
#define PORTSP0_MIN_LIMITf 6851
#define PORTSP0_RESUME_LIMITf 6852
#define PORTSP0_SHARED_COUNTf 6853
#define PORTSP0_SHARED_LIMITf 6854
#define PORTSP1_BST_SHARED_PROFILE_SELf 6855
#define PORTSP1_MIN_COUNTf 6856
#define PORTSP1_MIN_LIMITf 6857
#define PORTSP1_RESUME_LIMITf 6858
#define PORTSP1_SHARED_COUNTf 6859
#define PORTSP1_SHARED_LIMITf 6860
#define PORTSP2_BST_SHARED_PROFILE_SELf 6861
#define PORTSP2_MIN_COUNTf 6862
#define PORTSP2_MIN_LIMITf 6863
#define PORTSP2_RESUME_LIMITf 6864
#define PORTSP2_SHARED_COUNTf 6865
#define PORTSP2_SHARED_LIMITf 6866
#define PORTSP3_BST_SHARED_PROFILE_SELf 6867
#define PORTSP3_MIN_COUNTf 6868
#define PORTSP3_MIN_LIMITf 6869
#define PORTSP3_RESUME_LIMITf 6870
#define PORTSP3_SHARED_COUNTf 6871
#define PORTSP3_SHARED_LIMITf 6872
#define PORTSP_BST_INIT_DONEf 6873
#define PORTSP_CONFIG_INIT_DONEf 6874
#define PORTSP_COUNTER_INIT_DONEf 6875
#define PORTSP_LIMIT_STATEf 6876
#define PORTSP_SHARED_TRIGGERf 6877
#define PORTSP_SHARED_TRIGGER_STATUSf 6878
#define PORTS_HIf 6879
#define PORT_ASSIGNMENT_MODEf 6880
#define PORT_AVG_QUALITY_MEASURE_ECC_ENf 6881
#define PORT_AVG_QUALITY_MEASURE_EN_COR_ERR_RPTf 6882
#define PORT_BITMAPf 6883
#define PORT_BITMAP_P0f 6884
#define PORT_BITMAP_P1f 6885
#define PORT_BITMAP_P2f 6886
#define PORT_BITMAP_P3f 6887
#define PORT_BITMAP_P4f 6888
#define PORT_BITMAP_P5f 6889
#define PORT_BITMAP_P6f 6890
#define PORT_BITMAP_P7f 6891
#define PORT_BITMAP_PROFILEf 6892
#define PORT_BITMAP_PROFILE_PTRf 6893
#define PORT_BLOCK_ENf 6894
#define PORT_BRIDGEf 6895
#define PORT_DCN_ENABLEf 6896
#define PORT_DIS_TAGf 6897
#define PORT_DIS_UNTAGf 6898
#define PORT_EEE_POWERDOWN_ENf 6899
#define PORT_ENDIANNESSf 6900
#define PORT_FCf 6901
#define PORT_FC_ENf 6902
#define PORT_FNf 6903
#define PORT_IPBM_INDEXf 6904
#define PORT_LAGGING_STATUSf 6905
#define PORT_LAG_FAILOVER_SETf 6906
#define PORT_LOADING_THRESHOLDf 6907
#define PORT_LOADING_THRESHOLD_SCALING_FACTORf 6908
#define PORT_LOADING_WEIGHTf 6909
#define PORT_MAPf 6910
#define PORT_MAP_ALTERNATEf 6911
#define PORT_MEMBER_ASSIGNMENTf 6912
#define PORT_META_DATAf 6913
#define PORT_METER_MAP_PARITY_ENf 6914
#define PORT_NUMf 6915
#define PORT_NUM_MASKf 6916
#define PORT_OPERATIONf 6917
#define PORT_PACKET_RED_DROPf 6918
#define PORT_PACKET_YELLOW_DROPf 6919
#define PORT_PG_HDRM_BST_INIT_DONEf 6920
#define PORT_PG_HDRM_CONFIG_INIT_DONEf 6921
#define PORT_PG_HDRM_COUNTER_INIT_DONEf 6922
#define PORT_PG_MIN_CONFIG_INIT_DONEf 6923
#define PORT_PG_MIN_COUNTER_INIT_DONEf 6924
#define PORT_PG_MIN_SCR_CNT_G0f 6925
#define PORT_PG_RESUME_CONFIG_INIT_DONEf 6926
#define PORT_PG_SHARED_BST_INIT_DONEf 6927
#define PORT_PG_SHARED_CONFIG_INIT_DONEf 6928
#define PORT_PG_SHARED_COUNTER_INIT_DONEf 6929
#define PORT_PG_SHARED_SCR_CNT_G0f 6930
#define PORT_PRIf 6931
#define PORT_PROFILEf 6932
#define PORT_QUALITY_MAPPING_ECC_ENf 6933
#define PORT_QUALITY_MAPPING_EN_COR_ERR_RPTf 6934
#define PORT_QUALITY_MAPPING_PROFILE_PTRf 6935
#define PORT_REASSIGNMENTSf 6936
#define PORT_RESETf 6937
#define PORT_SELf 6938
#define PORT_SPEEDf 6939
#define PORT_SUSPENDf 6940
#define PORT_TABLE_ECC_ENf 6941
#define PORT_TABLE_EN_COR_ERR_RPTf 6942
#define PORT_TYPEf 6943
#define PORT_VIDf 6944
#define PORT_WRED_PACKET_RED_DROPf 6945
#define PORT_WRED_PACKET_YELLOW_DROPf 6946
#define PORT_XOFFf 6947
#define PORT_XONf 6948
#define POST_BYP_GLITCHFREE_ENf 6949
#define POST_EXTRACTOR_MUX_0_SELf 6950
#define POST_EXTRACTOR_MUX_10_SELf 6951
#define POST_EXTRACTOR_MUX_11_SELf 6952
#define POST_EXTRACTOR_MUX_12_SELf 6953
#define POST_EXTRACTOR_MUX_13_SELf 6954
#define POST_EXTRACTOR_MUX_14_SELf 6955
#define POST_EXTRACTOR_MUX_15_SELf 6956
#define POST_EXTRACTOR_MUX_1_SELf 6957
#define POST_EXTRACTOR_MUX_2_SELf 6958
#define POST_EXTRACTOR_MUX_3_SELf 6959
#define POST_EXTRACTOR_MUX_4_SELf 6960
#define POST_EXTRACTOR_MUX_5_SELf 6961
#define POST_EXTRACTOR_MUX_6_SELf 6962
#define POST_EXTRACTOR_MUX_7_SELf 6963
#define POST_EXTRACTOR_MUX_8_SELf 6964
#define POST_EXTRACTOR_MUX_9_SELf 6965
#define POST_HOLD_ALLf 6966
#define POST_RESETBf 6967
#define POST_RST_HOLD_SELf 6968
#define POWERDOWNf 6969
#define PPD0_VC_LABEL_OVERLAYf 6970
#define PPSCH0_ZERO_CELL_PICKf 6971
#define PPSCH0_ZERO_CELL_PICK_STATf 6972
#define PPSCH1_ZERO_CELL_PICKf 6973
#define PPSCH1_ZERO_CELL_PICK_STATf 6974
#define PPT_0f 6975
#define PPT_1f 6976
#define PP_BYPASS_MODEf 6977
#define PP_PLL_LOCKf 6978
#define PRB_SELf 6979
#define PREAMBLEf 6980
#define PREFETCH_CNT_100Gf 6981
#define PREFETCH_CNT_10Gf 6982
#define PREFETCH_CNT_200Gf 6983
#define PREFETCH_CNT_25Gf 6984
#define PREFETCH_CNT_400Gf 6985
#define PREFETCH_CNT_40Gf 6986
#define PREFETCH_CNT_50Gf 6987
#define PREFIXf 6988
#define PREFIX_COUNT_COUNTER_HASH_MASKf 6989
#define PREFIX_COUNT_COUNTER_HASH_SHIFTf 6990
#define PREFIX_COUNT_OR_MASKf 6991
#define PREFIX_COUNT_PORT_SELECTf 6992
#define PREFIX_COUNT_SHIFTf 6993
#define PRETCT_SAF_CELLS_IN_ITM_CNTRf 6994
#define PREV_COMP_CNTf 6995
#define PRE_TCT_SAF_FLAG_STATUSf 6996
#define PRIf 6997
#define PRI0_TMRf 6998
#define PRI1_TMRf 6999
#define PRI2_TMRf 7000
#define PRI3_TMRf 7001
#define PRI4_TMRf 7002
#define PRI5_TMRf 7003
#define PRI6_TMRf 7004
#define PRI7_TMRf 7005
#define PRIMARY_GROUP_SIZEf 7006
#define PRIMARY_PATH_THRESHOLDf 7007
#define PRIMEf 7008
#define PRIORITY_1f 7009
#define PRIORITY_10f 7010
#define PRIORITY_11f 7011
#define PRIORITY_12f 7012
#define PRIORITY_13f 7013
#define PRIORITY_14f 7014
#define PRIORITY_15f 7015
#define PRIORITY_16f 7016
#define PRIORITY_17f 7017
#define PRIORITY_18f 7018
#define PRIORITY_19f 7019
#define PRIORITY_2f 7020
#define PRIORITY_20f 7021
#define PRIORITY_21f 7022
#define PRIORITY_22f 7023
#define PRIORITY_23f 7024
#define PRIORITY_24f 7025
#define PRIORITY_25f 7026
#define PRIORITY_26f 7027
#define PRIORITY_27f 7028
#define PRIORITY_28f 7029
#define PRIORITY_29f 7030
#define PRIORITY_3f 7031
#define PRIORITY_30f 7032
#define PRIORITY_31f 7033
#define PRIORITY_32f 7034
#define PRIORITY_33f 7035
#define PRIORITY_34f 7036
#define PRIORITY_35f 7037
#define PRIORITY_36f 7038
#define PRIORITY_37f 7039
#define PRIORITY_38f 7040
#define PRIORITY_39f 7041
#define PRIORITY_4f 7042
#define PRIORITY_40f 7043
#define PRIORITY_41f 7044
#define PRIORITY_42f 7045
#define PRIORITY_43f 7046
#define PRIORITY_44f 7047
#define PRIORITY_45f 7048
#define PRIORITY_46f 7049
#define PRIORITY_47f 7050
#define PRIORITY_48f 7051
#define PRIORITY_5f 7052
#define PRIORITY_6f 7053
#define PRIORITY_7f 7054
#define PRIORITY_8f 7055
#define PRIORITY_9f 7056
#define PRIORITY_GROUPf 7057
#define PRIORITY_GROUP_MATCH_ENf 7058
#define PRIORITY_SELECTf 7059
#define PRIQ_BST_IDf 7060
#define PRIQ_BST_TRIGGEREDf 7061
#define PRI_CNGf 7062
#define PRI_CNG_ECC_ENf 7063
#define PRI_IGNORE_XOFFf 7064
#define PROBABILITY0f 7065
#define PROBABILITY1f 7066
#define PROBABILITY2f 7067
#define PROBABILITY3f 7068
#define PROBE_MARKER1f 7069
#define PROBE_MARKER1_ENf 7070
#define PROBE_MARKER2f 7071
#define PROBE_MARKER2_ENf 7072
#define PROCESSOR0_ENDIANESSf 7073
#define PROCESSOR1_ENDIANESSf 7074
#define PROFILE_INDEXf 7075
#define PROFILE_SELf 7076
#define PROFILE_SET_1f 7077
#define PROFILE_SET_2f 7078
#define PROGRAM_ENDf 7079
#define PROG_SMTH_ADD_SUBf 7080
#define PROG_TX_CRCf 7081
#define PROMISCOUS_MODEf 7082
#define PROTECTION_SWITCHING_SETf 7083
#define PROTECTION_SWITCHING_SET_ENABLEf 7084
#define PROTOCOLf 7085
#define PROTOCOL_IDf 7086
#define PROTOCOL_LAYERf 7087
#define PROTOCOL_PKT_INDEXf 7088
#define PROT_NHI_TABLE_1f 7089
#define PROT_NHI_TABLE_1_ECC_ENf 7090
#define PROT_OFFSETf 7091
#define PRTf 7092
#define PRT_ENABLEf 7093
#define PSAMPv_OBSERVATION_IDf 7094
#define PSAMPv_PSAMP_HEADER_DAf 7095
#define PSAMPv_PSAMP_HEADER_DA_SAf 7096
#define PSAMPv_PSAMP_HEADER_ETYPEf 7097
#define PSAMPv_PSAMP_HEADER_ETYPE_V4_UDPf 7098
#define PSAMPv_PSAMP_HEADER_SAf 7099
#define PSAMPv_PSAMP_HEADER_UDPf 7100
#define PSAMPv_PSAMP_HEADER_V4f 7101
#define PSAMPv_PSAMP_HEADER_VLAN_TAGf 7102
#define PSAMPv_SWITCH_IDf 7103
#define PSAMPv_TEMPLATE_IDf 7104
#define PSAMP_V6v_OBSERVATION_IDf 7105
#define PSAMP_V6v_PSAMP_HEADER_DAf 7106
#define PSAMP_V6v_PSAMP_HEADER_DA_SAf 7107
#define PSAMP_V6v_PSAMP_HEADER_ETYPEf 7108
#define PSAMP_V6v_PSAMP_HEADER_SAf 7109
#define PSAMP_V6v_PSAMP_HEADER_UDPf 7110
#define PSAMP_V6v_PSAMP_HEADER_V6f 7111
#define PSAMP_V6v_PSAMP_HEADER_V6_UDPf 7112
#define PSAMP_V6v_PSAMP_HEADER_VLAN_TAGf 7113
#define PSAMP_V6v_SWITCH_IDf 7114
#define PSAMP_V6v_TEMPLATE_IDf 7115
#define PTAIL_CNTf 7116
#define PTR_0f 7117
#define PTR_1f 7118
#define PTR_2f 7119
#define PTR_3f 7120
#define PTR_4f 7121
#define PTR_5f 7122
#define PTR_6f 7123
#define PTR_BMPf 7124
#define PTR_COPYTO_CPU_MASKf 7125
#define PTR_COPYTO_CPU_MASK_1f 7126
#define PTR_COPYTO_CPU_MASK_2f 7127
#define PTR_IN_USE_COUNTf 7128
#define PTR_IN_USE_HWMf 7129
#define PTSCH_INT_ENf 7130
#define PTSCH_INT_SETf 7131
#define PTSCH_INT_STATf 7132
#define PT_HWY_ECC_ENf 7133
#define PT_HWY_EN_COR_ERR_RPTf 7134
#define PT_HWY_FORCE_ERRf 7135
#define PURGEf 7136
#define PURGE_CELLf 7137
#define PURGE_MMUQ_BMPf 7138
#define PVLAN_ENABLEf 7139
#define PVLAN_PRIf 7140
#define PVLAN_PVIDf 7141
#define PVLAN_RPEf 7142
#define PVLAN_UNTAGf 7143
#define PVLAN_VID_MISMATCH_TOCPUf 7144
#define PVTMON_0_MAX_INTR_MASKf 7145
#define PVTMON_0_MAX_INTR_STATUSf 7146
#define PVTMON_0_MIN_INTR_MASKf 7147
#define PVTMON_0_MIN_INTR_STATUSf 7148
#define PVTMON_10_MAX_INTR_MASKf 7149
#define PVTMON_10_MAX_INTR_STATUSf 7150
#define PVTMON_10_MIN_INTR_MASKf 7151
#define PVTMON_10_MIN_INTR_STATUSf 7152
#define PVTMON_11_MAX_INTR_MASKf 7153
#define PVTMON_11_MAX_INTR_STATUSf 7154
#define PVTMON_11_MIN_INTR_MASKf 7155
#define PVTMON_11_MIN_INTR_STATUSf 7156
#define PVTMON_12_MAX_INTR_MASKf 7157
#define PVTMON_12_MAX_INTR_STATUSf 7158
#define PVTMON_12_MIN_INTR_MASKf 7159
#define PVTMON_12_MIN_INTR_STATUSf 7160
#define PVTMON_13_MAX_INTR_MASKf 7161
#define PVTMON_13_MAX_INTR_STATUSf 7162
#define PVTMON_13_MIN_INTR_MASKf 7163
#define PVTMON_13_MIN_INTR_STATUSf 7164
#define PVTMON_14_MAX_INTR_MASKf 7165
#define PVTMON_14_MAX_INTR_STATUSf 7166
#define PVTMON_14_MIN_INTR_MASKf 7167
#define PVTMON_14_MIN_INTR_STATUSf 7168
#define PVTMON_15_MAX_INTR_MASKf 7169
#define PVTMON_15_MAX_INTR_STATUSf 7170
#define PVTMON_15_MIN_INTR_MASKf 7171
#define PVTMON_15_MIN_INTR_STATUSf 7172
#define PVTMON_1_MAX_INTR_MASKf 7173
#define PVTMON_1_MAX_INTR_STATUSf 7174
#define PVTMON_1_MIN_INTR_MASKf 7175
#define PVTMON_1_MIN_INTR_STATUSf 7176
#define PVTMON_2_MAX_INTR_MASKf 7177
#define PVTMON_2_MAX_INTR_STATUSf 7178
#define PVTMON_2_MIN_INTR_MASKf 7179
#define PVTMON_2_MIN_INTR_STATUSf 7180
#define PVTMON_3_MAX_INTR_MASKf 7181
#define PVTMON_3_MAX_INTR_STATUSf 7182
#define PVTMON_3_MIN_INTR_MASKf 7183
#define PVTMON_3_MIN_INTR_STATUSf 7184
#define PVTMON_4_MAX_INTR_MASKf 7185
#define PVTMON_4_MAX_INTR_STATUSf 7186
#define PVTMON_4_MIN_INTR_MASKf 7187
#define PVTMON_4_MIN_INTR_STATUSf 7188
#define PVTMON_5_MAX_INTR_MASKf 7189
#define PVTMON_5_MAX_INTR_STATUSf 7190
#define PVTMON_5_MIN_INTR_MASKf 7191
#define PVTMON_5_MIN_INTR_STATUSf 7192
#define PVTMON_6_MAX_INTR_MASKf 7193
#define PVTMON_6_MAX_INTR_STATUSf 7194
#define PVTMON_6_MIN_INTR_MASKf 7195
#define PVTMON_6_MIN_INTR_STATUSf 7196
#define PVTMON_7_MAX_INTR_MASKf 7197
#define PVTMON_7_MAX_INTR_STATUSf 7198
#define PVTMON_7_MIN_INTR_MASKf 7199
#define PVTMON_7_MIN_INTR_STATUSf 7200
#define PVTMON_8_MAX_INTR_MASKf 7201
#define PVTMON_8_MAX_INTR_STATUSf 7202
#define PVTMON_8_MIN_INTR_MASKf 7203
#define PVTMON_8_MIN_INTR_STATUSf 7204
#define PVTMON_9_MAX_INTR_MASKf 7205
#define PVTMON_9_MAX_INTR_STATUSf 7206
#define PVTMON_9_MIN_INTR_MASKf 7207
#define PVTMON_9_MIN_INTR_STATUSf 7208
#define PVTMON_CTRLf 7209
#define PVTMON_HIGHTEMP_STATUSf 7210
#define PVTMON_HIGHTEMP_STAT_CLEARf 7211
#define PVTMON_OVERTEMP_RESET_INTR_CLEARf 7212
#define PVTMON_SW_RESETBf 7213
#define PVTMON_TEMPERATURE_HIGH_THRESHOLDf 7214
#define PVTMON_TEMPERATURE_LOW_THRESHOLDf 7215
#define PVTMON_TEMP_HIGH_THRESHOLD_INTR_ENABLEf 7216
#define PVTMON_TEMP_LOW_THRESHOLD_INTR_ENABLEf 7217
#define PVT_DATAf 7218
#define PVT_MNTR_PWRDN_DEFAULTf 7219
#define PWACH_TOCPUf 7220
#define PWD_ALERT_SELf 7221
#define PWD_ENf 7222
#define PWD_INTR_CLEARf 7223
#define PWD_TM_ENf 7224
#define PWD_TST_STROBEf 7225
#define PWM_OFFSET_DISABLEf 7226
#define PWM_RATEf 7227
#define PWRDNBf 7228
#define PWRDWNf 7229
#define PWRDWN_CMLf 7230
#define PWRDWN_CML_LCf 7231
#define PWRON_PLL_LDO_AON_ONf 7232
#define QBUSf 7233
#define QDRP_RESETf 7234
#define QGROUP_VALIDf 7235
#define QMIN_USEDf 7236
#define QOS_PROFILE_IDf 7237
#define QRED_RESETf 7238
#define QSCH_INT_ENf 7239
#define QSCH_INT_SETf 7240
#define QSCH_INT_STATf 7241
#define QSPI_CLK_SELf 7242
#define QUAD0_DP0_THREAD_BASE_PORT_NUMf 7243
#define QUAD0_DP1_THREAD_BASE_PORT_NUMf 7244
#define QUAD0_DP2_THREAD_BASE_PORT_NUMf 7245
#define QUAD0_DP3_THREAD_BASE_PORT_NUMf 7246
#define QUAD0_EP_DP0_THREAD_BASE_PORT_NUMf 7247
#define QUAD0_EP_DP1_THREAD_BASE_PORT_NUMf 7248
#define QUAD0_EP_DP2_THREAD_BASE_PORT_NUMf 7249
#define QUAD0_EP_DP3_THREAD_BASE_PORT_NUMf 7250
#define QUAD0_EP_T0_THREAD_BASE_PORT_NUMf 7251
#define QUAD0_EP_T0_THREAD_NUMf 7252
#define QUAD0_EP_T1_THREAD_BASE_PORT_NUMf 7253
#define QUAD0_EP_T1_THREAD_NUMf 7254
#define QUAD0_T0_THREAD_BASE_PORT_NUMf 7255
#define QUAD0_T0_THREAD_NUMf 7256
#define QUAD0_T1_THREAD_BASE_PORT_NUMf 7257
#define QUAD0_T1_THREAD_NUMf 7258
#define QUAD0_THREAD_SWIZZLEf 7259
#define QUAD1_DP0_THREAD_BASE_PORT_NUMf 7260
#define QUAD1_DP1_THREAD_BASE_PORT_NUMf 7261
#define QUAD1_DP2_THREAD_BASE_PORT_NUMf 7262
#define QUAD1_DP3_THREAD_BASE_PORT_NUMf 7263
#define QUAD1_EP_DP0_THREAD_BASE_PORT_NUMf 7264
#define QUAD1_EP_DP1_THREAD_BASE_PORT_NUMf 7265
#define QUAD1_EP_DP2_THREAD_BASE_PORT_NUMf 7266
#define QUAD1_EP_DP3_THREAD_BASE_PORT_NUMf 7267
#define QUAD1_EP_T0_THREAD_BASE_PORT_NUMf 7268
#define QUAD1_EP_T0_THREAD_NUMf 7269
#define QUAD1_EP_T1_THREAD_BASE_PORT_NUMf 7270
#define QUAD1_EP_T1_THREAD_NUMf 7271
#define QUAD1_T0_THREAD_BASE_PORT_NUMf 7272
#define QUAD1_T0_THREAD_NUMf 7273
#define QUAD1_T1_THREAD_BASE_PORT_NUMf 7274
#define QUAD1_T1_THREAD_NUMf 7275
#define QUAD1_THREAD_SWIZZLEf 7276
#define QUAD2_DP0_THREAD_BASE_PORT_NUMf 7277
#define QUAD2_DP1_THREAD_BASE_PORT_NUMf 7278
#define QUAD2_DP2_THREAD_BASE_PORT_NUMf 7279
#define QUAD2_DP3_THREAD_BASE_PORT_NUMf 7280
#define QUAD2_EP_DP0_THREAD_BASE_PORT_NUMf 7281
#define QUAD2_EP_DP1_THREAD_BASE_PORT_NUMf 7282
#define QUAD2_EP_DP2_THREAD_BASE_PORT_NUMf 7283
#define QUAD2_EP_DP3_THREAD_BASE_PORT_NUMf 7284
#define QUAD2_EP_T0_THREAD_BASE_PORT_NUMf 7285
#define QUAD2_EP_T0_THREAD_NUMf 7286
#define QUAD2_EP_T1_THREAD_BASE_PORT_NUMf 7287
#define QUAD2_EP_T1_THREAD_NUMf 7288
#define QUAD2_T0_THREAD_BASE_PORT_NUMf 7289
#define QUAD2_T0_THREAD_NUMf 7290
#define QUAD2_T1_THREAD_BASE_PORT_NUMf 7291
#define QUAD2_T1_THREAD_NUMf 7292
#define QUAD2_THREAD_SWIZZLEf 7293
#define QUAD3_DP0_THREAD_BASE_PORT_NUMf 7294
#define QUAD3_DP1_THREAD_BASE_PORT_NUMf 7295
#define QUAD3_DP2_THREAD_BASE_PORT_NUMf 7296
#define QUAD3_DP3_THREAD_BASE_PORT_NUMf 7297
#define QUAD3_EP_DP0_THREAD_BASE_PORT_NUMf 7298
#define QUAD3_EP_DP1_THREAD_BASE_PORT_NUMf 7299
#define QUAD3_EP_DP2_THREAD_BASE_PORT_NUMf 7300
#define QUAD3_EP_DP3_THREAD_BASE_PORT_NUMf 7301
#define QUAD3_EP_T0_THREAD_BASE_PORT_NUMf 7302
#define QUAD3_EP_T0_THREAD_NUMf 7303
#define QUAD3_EP_T1_THREAD_BASE_PORT_NUMf 7304
#define QUAD3_EP_T1_THREAD_NUMf 7305
#define QUAD3_T0_THREAD_BASE_PORT_NUMf 7306
#define QUAD3_T0_THREAD_NUMf 7307
#define QUAD3_T1_THREAD_BASE_PORT_NUMf 7308
#define QUAD3_T1_THREAD_NUMf 7309
#define QUAD3_THREAD_SWIZZLEf 7310
#define QUANTIZED_AVG_QUALITY_MEASURE_ECC_ENf 7311
#define QUANTIZED_AVG_QUALITY_MEASURE_EN_COR_ERR_RPTf 7312
#define QUANTIZED_ITM_0_PORT_QSIZEf 7313
#define QUANTIZED_ITM_1_PORT_QSIZEf 7314
#define QUANTIZED_PORT_LOADINGf 7315
#define QUANTIZED_TOTAL_PORT_QSIZEf 7316
#define QUANTIZE_CONTROL_ECC_ENf 7317
#define QUANTIZE_CONTROL_EN_COR_ERR_RPTf 7318
#define QUEUEf 7319
#define QUEUE_BUFFER_USAGEf 7320
#define QUEUE_ENTRIES_FULL_INTR_ENf 7321
#define QUEUE_ENTRIES_FULL_INTR_OVRf 7322
#define QUEUE_ENTRIES_FULL_INTR_STATf 7323
#define QUEUE_WATERMARK_USAGEf 7324
#define QYEL_RESETf 7325
#define Q_BYTE_TOTAL_DROPf 7326
#define Q_PACKET_TOTAL_DROPf 7327
#define Q_PROFILE_SELf 7328
#define Q_SPIDf 7329
#define Q_WRED_PACKET_TOTAL_DROPf 7330
#define RANDOM_OFFSET_CONFIGf 7331
#define RANDOM_SLAVE_STRETCHf 7332
#define RANGE_HIf 7333
#define RANGE_LOf 7334
#define RANKf 7335
#define RATE_ENf 7336
#define RATE_LIMIT_ENABLEf 7337
#define RATIO_HZ_0P25f 7338
#define RATIO_HZ_0P5f 7339
#define RATIO_HZ_1P0f 7340
#define RATIO_VT_0P25f 7341
#define RATIO_VT_0P5f 7342
#define RATIO_VT_1P0f 7343
#define RCPU_INTERUPT_ENABLEf 7344
#define RCPU_INTERUPT_STATUSf 7345
#define RC_PERST_Bf 7346
#define RDSCLKf 7347
#define RD_BYTE_COUNTf 7348
#define RD_POINTERf 7349
#define RD_PTRf 7350
#define READ_ACK_TIMEf 7351
#define READ_DATAf 7352
#define READ_DATA_MASKf 7353
#define READ_IDf 7354
#define READ_PIPE_THREAD1f 7355
#define READ_SWIZZLEf 7356
#define REASONSf 7357
#define RECOVER_AM_IDLESf 7358
#define REDIRECT_SETf 7359
#define RED_RESUMEf 7360
#define RED_RESUME_LIMITf 7361
#define RED_SHARED_LIMITf 7362
#define RED_SP0f 7363
#define RED_SP1f 7364
#define RED_SP2f 7365
#define RED_SP3f 7366
#define REFADJ_MAX0f 7367
#define REFADJ_MAX1f 7368
#define REFADJ_MIN0f 7369
#define REFADJ_MIN1f 7370
#define REFCLK_DIV2f 7371
#define REFCLK_DIV4f 7372
#define REFCLK_GATING_DISf 7373
#define REFCLK_SOURCE_SELf 7374
#define REFCLK_TERM_SELf 7375
#define REFCMOSf 7376
#define REFIN_ENf 7377
#define REFOUT_ENf 7378
#define REFRESHf 7379
#define REFRESHCOUNTf 7380
#define REFRESH_BYTESf 7381
#define REFRESH_CYCLE_PERIODf 7382
#define REFRESH_DISABLEf 7383
#define REFRESH_ERRf 7384
#define REFRESH_INDEXf 7385
#define REFRESH_JITTER_SELECTf 7386
#define REFRESH_MODEf 7387
#define REFRESH_SPACINGf 7388
#define REFRESH_TO_SBUS_RATIOf 7389
#define REFSELf 7390
#define REF_ALT_OFFSf 7391
#define REGBASEf 7392
#define REGINDEXf 7393
#define REGISTERf 7394
#define REGULAR_100G_MIN_SPACINGf 7395
#define REGULAR_200G_MIN_SPACINGf 7396
#define REGULAR_400G_MIN_SPACINGf 7397
#define REGULAR_50G_MIN_SPACINGf 7398
#define REG_HARD_RST_Bf 7399
#define RELEASE_ALL_CREDITSf 7400
#define RELEASE_CELLf 7401
#define RELOADf 7402
#define RELOAD_UNALIGNED_ERRf 7403
#define REMAP_DATAf 7404
#define REMAP_TABLE_A_INDEXf 7405
#define REMAP_TABLE_B_INDEXf 7406
#define REMARK_CFIf 7407
#define REMARK_DOT1Pf 7408
#define REMARK_OUTER_DOT1Pf 7409
#define REMARK_OUTER_DSCPf 7410
#define REMOTE_CPU_ENf 7411
#define REMOTE_DELAY_LINE_DEPTHf 7412
#define REMOTE_FAULTf 7413
#define REMOTE_FAULT_DISABLEf 7414
#define REMOTE_FAULT_LIVE_STATUSf 7415
#define REMOTE_FAULT_STATUSf 7416
#define REMOVE_FAILOVER_LPBKf 7417
#define REMOVE_HG_HDR_SRC_PORTf 7418
#define REPLACE_ENABLE_BITMAPf 7419
#define REPLY_MEM_TMf 7420
#define REPL_GROUP_INFO_TBLf 7421
#define REPL_HEAD_TBLf 7422
#define REPL_LIST_POINTERf 7423
#define REPL_LIST_TBLf 7424
#define REPORT_ELEPHANTSf 7425
#define REPORT_EVICTIONSf 7426
#define REP_WORDSf 7427
#define REQUESTf 7428
#define REQUEST_VECTORf 7429
#define REQUEST_VECTOR_MASKf 7430
#define REQUEST_VECTOR_VALUEf 7431
#define REQ_CNTf 7432
#define REQ_MEM_TMf 7433
#define REQ_SINGLEf 7434
#define REQ_WORDSf 7435
#define RESCALCOMPf 7436
#define RESCAL_CTRLf 7437
#define RESCAL_CTRL_DFSf 7438
#define RESCAL_STATEf 7439
#define RESERVEf 7440
#define RESERVEDf 7441
#define RESERVED0f 7442
#define RESERVED1f 7443
#define RESERVED10f 7444
#define RESERVED11f 7445
#define RESERVED2f 7446
#define RESERVED3f 7447
#define RESERVED4f 7448
#define RESERVED5f 7449
#define RESERVED6f 7450
#define RESERVED7f 7451
#define RESERVED8f 7452
#define RESERVED9f 7453
#define RESERVED_0f 7454
#define RESERVED_1f 7455
#define RESERVED_15_12f 7456
#define RESERVED_1_MASKf 7457
#define RESERVED_2f 7458
#define RESERVED_242_188f 7459
#define RESERVED_242_235f 7460
#define RESERVED_255f 7461
#define RESERVED_2_1f 7462
#define RESERVED_2_MASKf 7463
#define RESERVED_3f 7464
#define RESERVED_3_MASKf 7465
#define RESERVED_4f 7466
#define RESERVED_494_440f 7467
#define RESERVED_494_482f 7468
#define RESERVED_5f 7469
#define RESERVED_5_MASKf 7470
#define RESERVED_6f 7471
#define RESERVED_6_MASKf 7472
#define RESERVED_7BITSf 7473
#define RESERVED_9f 7474
#define RESERVED_BITf 7475
#define RESERVED_BITSf 7476
#define RESERVED_DATAf 7477
#define RESERVED_FIELDf 7478
#define RESERVED_FOR_ECOf 7479
#define RESERVED_MASKf 7480
#define RESERVED_ROW13f 7481
#define RESERVED_ROW14f 7482
#define RESERVED_ROW15f 7483
#define RESETf 7484
#define RESETBf 7485
#define RESET_ALLf 7486
#define RESET_DESC_READ_SM_IDLEf 7487
#define RESET_DESC_RESP_COL_SM_IDLEf 7488
#define RESET_DESC_STATUS_WR_SM_IDLEf 7489
#define RESET_ENABLEf 7490
#define RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWNf 7491
#define RESET_MAX_USAGE_PER_EPOCHf 7492
#define RESET_MEM_RDWR_SM_IDLEf 7493
#define RESET_MPLS_ENABLEf 7494
#define RESET_MY_STATION_LOOKUP_RESULTf 7495
#define RESET_Nf 7496
#define RESET_OFFSETf 7497
#define RESET_OFFSET_REDf 7498
#define RESET_OFFSET_YELLOWf 7499
#define RESET_OUTSTANDING_CNTf 7500
#define RESET_SBUSf 7501
#define RESET_WRED_ENGINEf 7502
#define RESIDUAL_ECC_ENf 7503
#define RESIDUAL_ENf 7504
#define RESIDUE_EMPTY_PORT0f 7505
#define RESIDUE_EMPTY_PORT1f 7506
#define RESIDUE_EMPTY_PORT2f 7507
#define RESIDUE_EMPTY_PORT3f 7508
#define RESPONSE_CONTIGUOUS_WRITEf 7509
#define RESPONSE_ENDIANESSf 7510
#define RESPONSE_WRITE_DISABLEf 7511
#define RESPONSIVEf 7512
#define RESPONSIVE_CHANGE_PACKET_EXPf 7513
#define RESPONSIVE_DEFAULTf 7514
#define RESPONSIVE_DEFAULT_INT_CNf 7515
#define RESPONSIVE_DROPf 7516
#define RESPONSIVE_EXPf 7517
#define RESPONSIVE_GREEN_DROP_THDf 7518
#define RESPONSIVE_INCREMENT_ECN_COUNTERf 7519
#define RESPONSIVE_INT_CNf 7520
#define RESPONSIVE_INT_CN_VALIDf 7521
#define RESPONSIVE_RED_DROP_THDf 7522
#define RESPONSIVE_YELLOW_DROP_THDf 7523
#define RESP_MEM_TMf 7524
#define RESTARTf 7525
#define RESULT_ECCP_IN0f 7526
#define RESULT_ECC_CORRECTEDf 7527
#define RESULT_ECC_CORRUPTf 7528
#define RESULT_ECC_ERROR_ADDRf 7529
#define RESULT_ECC_ERROR_EVf 7530
#define RESULT_ECC_UNCORRECTABLEf 7531
#define RESULT_P_MODE_DISABLE_ECC_MEMf 7532
#define RESUME_LIMITf 7533
#define RESUME_LIMIT_REDf 7534
#define RESUME_LIMIT_YELLOWf 7535
#define RESUME_OFFSETf 7536
#define RESURRECTf 7537
#define RES_ENf 7538
#define REV_IDf 7539
#define REV_LETTERf 7540
#define REV_NUMf 7541
#define REV_NUMBERf 7542
#define RF_RBT_CTRLf 7543
#define RF_WBT_CTRLf 7544
#define RIGHT_BANK_HASH_ROTRf 7545
#define RIGHT_BANK_HASH_SELf 7546
#define RING_MAPf 7547
#define RING_NUM_SBUS_ID_0f 7548
#define RING_NUM_SBUS_ID_1f 7549
#define RING_NUM_SBUS_ID_10f 7550
#define RING_NUM_SBUS_ID_100f 7551
#define RING_NUM_SBUS_ID_101f 7552
#define RING_NUM_SBUS_ID_102f 7553
#define RING_NUM_SBUS_ID_103f 7554
#define RING_NUM_SBUS_ID_104f 7555
#define RING_NUM_SBUS_ID_105f 7556
#define RING_NUM_SBUS_ID_106f 7557
#define RING_NUM_SBUS_ID_107f 7558
#define RING_NUM_SBUS_ID_108f 7559
#define RING_NUM_SBUS_ID_109f 7560
#define RING_NUM_SBUS_ID_11f 7561
#define RING_NUM_SBUS_ID_110f 7562
#define RING_NUM_SBUS_ID_111f 7563
#define RING_NUM_SBUS_ID_112f 7564
#define RING_NUM_SBUS_ID_113f 7565
#define RING_NUM_SBUS_ID_114f 7566
#define RING_NUM_SBUS_ID_115f 7567
#define RING_NUM_SBUS_ID_116f 7568
#define RING_NUM_SBUS_ID_117f 7569
#define RING_NUM_SBUS_ID_118f 7570
#define RING_NUM_SBUS_ID_119f 7571
#define RING_NUM_SBUS_ID_12f 7572
#define RING_NUM_SBUS_ID_120f 7573
#define RING_NUM_SBUS_ID_121f 7574
#define RING_NUM_SBUS_ID_122f 7575
#define RING_NUM_SBUS_ID_123f 7576
#define RING_NUM_SBUS_ID_124f 7577
#define RING_NUM_SBUS_ID_125f 7578
#define RING_NUM_SBUS_ID_126f 7579
#define RING_NUM_SBUS_ID_127f 7580
#define RING_NUM_SBUS_ID_13f 7581
#define RING_NUM_SBUS_ID_14f 7582
#define RING_NUM_SBUS_ID_15f 7583
#define RING_NUM_SBUS_ID_16f 7584
#define RING_NUM_SBUS_ID_17f 7585
#define RING_NUM_SBUS_ID_18f 7586
#define RING_NUM_SBUS_ID_19f 7587
#define RING_NUM_SBUS_ID_2f 7588
#define RING_NUM_SBUS_ID_20f 7589
#define RING_NUM_SBUS_ID_21f 7590
#define RING_NUM_SBUS_ID_22f 7591
#define RING_NUM_SBUS_ID_23f 7592
#define RING_NUM_SBUS_ID_24f 7593
#define RING_NUM_SBUS_ID_25f 7594
#define RING_NUM_SBUS_ID_26f 7595
#define RING_NUM_SBUS_ID_27f 7596
#define RING_NUM_SBUS_ID_28f 7597
#define RING_NUM_SBUS_ID_29f 7598
#define RING_NUM_SBUS_ID_3f 7599
#define RING_NUM_SBUS_ID_30f 7600
#define RING_NUM_SBUS_ID_31f 7601
#define RING_NUM_SBUS_ID_32f 7602
#define RING_NUM_SBUS_ID_33f 7603
#define RING_NUM_SBUS_ID_34f 7604
#define RING_NUM_SBUS_ID_35f 7605
#define RING_NUM_SBUS_ID_36f 7606
#define RING_NUM_SBUS_ID_37f 7607
#define RING_NUM_SBUS_ID_38f 7608
#define RING_NUM_SBUS_ID_39f 7609
#define RING_NUM_SBUS_ID_4f 7610
#define RING_NUM_SBUS_ID_40f 7611
#define RING_NUM_SBUS_ID_41f 7612
#define RING_NUM_SBUS_ID_42f 7613
#define RING_NUM_SBUS_ID_43f 7614
#define RING_NUM_SBUS_ID_44f 7615
#define RING_NUM_SBUS_ID_45f 7616
#define RING_NUM_SBUS_ID_46f 7617
#define RING_NUM_SBUS_ID_47f 7618
#define RING_NUM_SBUS_ID_48f 7619
#define RING_NUM_SBUS_ID_49f 7620
#define RING_NUM_SBUS_ID_5f 7621
#define RING_NUM_SBUS_ID_50f 7622
#define RING_NUM_SBUS_ID_51f 7623
#define RING_NUM_SBUS_ID_52f 7624
#define RING_NUM_SBUS_ID_53f 7625
#define RING_NUM_SBUS_ID_54f 7626
#define RING_NUM_SBUS_ID_55f 7627
#define RING_NUM_SBUS_ID_56f 7628
#define RING_NUM_SBUS_ID_57f 7629
#define RING_NUM_SBUS_ID_58f 7630
#define RING_NUM_SBUS_ID_59f 7631
#define RING_NUM_SBUS_ID_6f 7632
#define RING_NUM_SBUS_ID_60f 7633
#define RING_NUM_SBUS_ID_61f 7634
#define RING_NUM_SBUS_ID_62f 7635
#define RING_NUM_SBUS_ID_63f 7636
#define RING_NUM_SBUS_ID_64f 7637
#define RING_NUM_SBUS_ID_65f 7638
#define RING_NUM_SBUS_ID_66f 7639
#define RING_NUM_SBUS_ID_67f 7640
#define RING_NUM_SBUS_ID_68f 7641
#define RING_NUM_SBUS_ID_69f 7642
#define RING_NUM_SBUS_ID_7f 7643
#define RING_NUM_SBUS_ID_70f 7644
#define RING_NUM_SBUS_ID_71f 7645
#define RING_NUM_SBUS_ID_72f 7646
#define RING_NUM_SBUS_ID_73f 7647
#define RING_NUM_SBUS_ID_74f 7648
#define RING_NUM_SBUS_ID_75f 7649
#define RING_NUM_SBUS_ID_76f 7650
#define RING_NUM_SBUS_ID_77f 7651
#define RING_NUM_SBUS_ID_78f 7652
#define RING_NUM_SBUS_ID_79f 7653
#define RING_NUM_SBUS_ID_8f 7654
#define RING_NUM_SBUS_ID_80f 7655
#define RING_NUM_SBUS_ID_81f 7656
#define RING_NUM_SBUS_ID_82f 7657
#define RING_NUM_SBUS_ID_83f 7658
#define RING_NUM_SBUS_ID_84f 7659
#define RING_NUM_SBUS_ID_85f 7660
#define RING_NUM_SBUS_ID_86f 7661
#define RING_NUM_SBUS_ID_87f 7662
#define RING_NUM_SBUS_ID_88f 7663
#define RING_NUM_SBUS_ID_89f 7664
#define RING_NUM_SBUS_ID_9f 7665
#define RING_NUM_SBUS_ID_90f 7666
#define RING_NUM_SBUS_ID_91f 7667
#define RING_NUM_SBUS_ID_92f 7668
#define RING_NUM_SBUS_ID_93f 7669
#define RING_NUM_SBUS_ID_94f 7670
#define RING_NUM_SBUS_ID_95f 7671
#define RING_NUM_SBUS_ID_96f 7672
#define RING_NUM_SBUS_ID_97f 7673
#define RING_NUM_SBUS_ID_98f 7674
#define RING_NUM_SBUS_ID_99f 7675
#define RLD_STS_UPD_DISf 7676
#define RL_CREDIT_OVERFLOWf 7677
#define RL_CREDIT_UNDERFLOWf 7678
#define RL_DISABLEf 7679
#define RL_INT_ENf 7680
#define RL_INT_SETf 7681
#define RL_INT_STATf 7682
#define RL_THDf 7683
#define RMNG_REPSf 7684
#define ROBUST_HASH_ENf 7685
#define ROBUST_HASH_INSTANCE_SELECTf 7686
#define ROFSf 7687
#define ROSC_THR1_INTR_CLEARf 7688
#define ROSC_THR2_INTR_CLEARf 7689
#define ROUTED_PKTf 7690
#define RO_EN_LVT11f 7691
#define RO_EN_LVT8f 7692
#define RO_EN_SVT11f 7693
#define RO_EN_SVT8f 7694
#define RO_EN_ULVT11f 7695
#define RO_EN_ULVT8f 7696
#define RO_LVT_CMOSf 7697
#define RO_LVT_NMOSf 7698
#define RO_LVT_PMOSf 7699
#define RO_NOT_USEDf 7700
#define RO_SRAM_NMOSf 7701
#define RO_SRAM_PMOSf 7702
#define RO_SVT_CMOSf 7703
#define RO_SVT_CMOS_CPP64f 7704
#define RO_SVT_CMOS_CPP76f 7705
#define RO_SVT_NMOSf 7706
#define RO_SVT_NMOS_CPP64f 7707
#define RO_SVT_PMOSf 7708
#define RO_SVT_PMOS_CPP64f 7709
#define RO_ULVT_CMOSf 7710
#define RO_ULVT_CMOS_M2f 7711
#define RO_ULVT_CMOS_M3f 7712
#define RO_ULVT_CMOS_M4f 7713
#define RO_ULVT_NMOSf 7714
#define RO_ULVT_PMOSf 7715
#define RPEf 7716
#define RPE_1BIT_ECCERRf 7717
#define RPE_2BIT_ECCERRf 7718
#define RPE_CLK_ENf 7719
#define RPE_IPINTF_WRR_WEIGHTf 7720
#define RPE_PIO_MEMDMA_PKT_DROPf 7721
#define RPE_PIO_MEMDMA_PKT_DROP_CLRf 7722
#define RPE_SCHAN_SBUSDMA_PKT_DROPf 7723
#define RPE_SCHAN_SBUSDMA_PKT_DROP_CLRf 7724
#define RPE_SCHAN_SBUSDMA_SBUS_WRR_WEIGHTf 7725
#define RQEFF_OVRF_INT_ENf 7726
#define RQEFF_OVRF_INT_SETf 7727
#define RQEFF_OVRF_INT_STATf 7728
#define RQEFF_UNDF_INT_ENf 7729
#define RQEFF_UNDF_INT_SETf 7730
#define RQEFF_UNDF_INT_STATf 7731
#define RQE_CELL0_INFOf 7732
#define RQE_CELL1_INFOf 7733
#define RQE_CELL2_INFOf 7734
#define RQE_CELL3_INFOf 7735
#define RQE_CELL4_INFOf 7736
#define RQE_CELL5_INFOf 7737
#define RQE_CELL6_INFOf 7738
#define RQE_CELL7_INFOf 7739
#define RQE_CELL8_INFOf 7740
#define RQE_CELL9_INFOf 7741
#define RQE_CELL_FREE_LISTf 7742
#define RQE_CELL_LINK_LISTf 7743
#define RQE_CELL_QUEUEf 7744
#define RQE_CPU_COSf 7745
#define RQE_FIFOf 7746
#define RQE_FIFO_OVERFLOWf 7747
#define RQE_FIFO_OVERFLOW_STATf 7748
#define RQE_INFOTBL_FL_ERRf 7749
#define RQE_INFO_IDXf 7750
#define RQE_INFO_INDXf 7751
#define RQE_INFO_TABLEf 7752
#define RQE_INT_ENf 7753
#define RQE_INT_SETf 7754
#define RQE_INT_STATf 7755
#define RQE_PFF_OVRF_INT_ENf 7756
#define RQE_PFF_OVRF_INT_SETf 7757
#define RQE_PFF_OVRF_INT_STATf 7758
#define RQE_PFF_UNDF_INT_ENf 7759
#define RQE_PFF_UNDF_INT_SETf 7760
#define RQE_PFF_UNDF_INT_STATf 7761
#define RQE_PIPELINE_FCFIFOf 7762
#define RQE_PKTQ_FREE_LISTf 7763
#define RQE_PKTQ_LINK_LISTf 7764
#define RQE_PKT_INFOf 7765
#define RQE_PKT_QUEUEf 7766
#define RQE_PORT_TO_DEVICE_PORT_MAPPINGf 7767
#define RQE_QUEUEf 7768
#define RQE_Q_NUMf 7769
#define RQE_REPL_PORT_AGG_MAPf 7770
#define RQE_SELECTEDf 7771
#define RSELf 7772
#define RSFEC_SYMBOL_ERROR_MIB_DATAf 7773
#define RSPANv_ADD_GSHf 7774
#define RSPANv_RESERVEDf 7775
#define RSPANv_RSPAN_VLAN_TAGf 7776
#define RSPANv_UNTAG_PAYLOADf 7777
#define RSTB_HWf 7778
#define RSVf 7779
#define RSV0f 7780
#define RSV1f 7781
#define RSVDf 7782
#define RSVD0f 7783
#define RSVD1f 7784
#define RSVD2f 7785
#define RSVD3f 7786
#define RSVD3_1f 7787
#define RSVD4f 7788
#define RSVD_0f 7789
#define RSVD_1f 7790
#define RSVD_2f 7791
#define RSVD_3f 7792
#define RSVD_4f 7793
#define RSVD_5f 7794
#define RS_FEC_CWM_NIBBLE_MATCH_COUNTf 7795
#define RS_FEC_SYMBOL_ERROR_COUNT_THRESHOLDf 7796
#define RS_FEC_SYMBOL_ERROR_WINDOW_MODEf 7797
#define RS_FEC_SYNC_HEADER_MODEf 7798
#define RS_SOFT_RESETf 7799
#define RTAGf 7800
#define RTAG7_FLOW_BASED_HASHf 7801
#define RTAG7_FLOW_BASED_HASH_ECC_ENf 7802
#define RTAG7_PORT_BASED_HASHf 7803
#define RTAG7_PORT_BASED_HASH_ECC_ENf 7804
#define RTAG7_PORT_LBNf 7805
#define RTS0_MHOST0f 7806
#define RTS0_MHOST1f 7807
#define RTS1_MHOST0f 7808
#define RTS1_MHOST1f 7809
#define RUNf 7810
#define RUNT_THRESHOLDf 7811
#define RXBUF_THRESHOLDf 7812
#define RXRAMf 7813
#define RX_ANY_STARTf 7814
#define RX_CDC_DOUBLE_BIT_ERRf 7815
#define RX_CDC_ECC_CTRL_ENf 7816
#define RX_CDC_FORCE_DOUBLE_BIT_ERRf 7817
#define RX_CDC_FORCE_SINGLE_BIT_ERRf 7818
#define RX_CDC_MEM_CTRL_TMf 7819
#define RX_CDC_SINGLE_BIT_ERRf 7820
#define RX_DUAL_CYCLE_TDM_ENf 7821
#define RX_ENf 7822
#define RX_FLEX_TDM_ENABLEf 7823
#define RX_FLOWCONTROL_REQ_FULLf 7824
#define RX_LLFC_ENf 7825
#define RX_LLFC_FC_OBJ_LOGICALf 7826
#define RX_LLFC_FC_OBJ_PHYSICALf 7827
#define RX_LLFC_MSG_TYPE_LOGICALf 7828
#define RX_LLFC_MSG_TYPE_PHYSICALf 7829
#define RX_MAX_SIZEf 7830
#define RX_MPP0_1588_STEP_DELAY_FRAC_NS_0f 7831
#define RX_MPP0_1588_STEP_DELAY_FRAC_NS_1f 7832
#define RX_MPP0_1588_STEP_DELAY_FRAC_NS_2f 7833
#define RX_MPP0_1588_STEP_DELAY_FRAC_NS_3f 7834
#define RX_MPP0_1588_STEP_DELAY_INT_NS_0f 7835
#define RX_MPP0_1588_STEP_DELAY_INT_NS_1f 7836
#define RX_MPP0_1588_STEP_DELAY_INT_NS_2f 7837
#define RX_MPP0_1588_STEP_DELAY_INT_NS_3f 7838
#define RX_MPP0_1588_VL_0f 7839
#define RX_MPP0_1588_VL_1f 7840
#define RX_MPP0_1588_VL_2f 7841
#define RX_MPP0_1588_VL_3f 7842
#define RX_MPP1_1588_STEP_DELAY_FRAC_NS_0f 7843
#define RX_MPP1_1588_STEP_DELAY_FRAC_NS_1f 7844
#define RX_MPP1_1588_STEP_DELAY_FRAC_NS_2f 7845
#define RX_MPP1_1588_STEP_DELAY_FRAC_NS_3f 7846
#define RX_MPP1_1588_STEP_DELAY_INT_NS_0f 7847
#define RX_MPP1_1588_STEP_DELAY_INT_NS_1f 7848
#define RX_MPP1_1588_STEP_DELAY_INT_NS_2f 7849
#define RX_MPP1_1588_STEP_DELAY_INT_NS_3f 7850
#define RX_MPP1_1588_VL_0f 7851
#define RX_MPP1_1588_VL_1f 7852
#define RX_MPP1_1588_VL_2f 7853
#define RX_MPP1_1588_VL_3f 7854
#define RX_MSG_OVERFLOWf 7855
#define RX_NON_LINEAR_QUAD_TDM_ENf 7856
#define RX_PASS_CTRLf 7857
#define RX_PASS_PAUSEf 7858
#define RX_PASS_PFCf 7859
#define RX_PAUSE_ENf 7860
#define RX_PFC_ENf 7861
#define RX_PKT_BUF_1BIT_ECCERRf 7862
#define RX_PKT_BUF_2BIT_ECCERRf 7863
#define RX_PKT_OVERFLOWf 7864
#define RX_PORT_ENf 7865
#define RX_SAf 7866
#define RX_TIMER_BYTE_ADJUSTf 7867
#define RX_TIMER_BYTE_ADJUST_ENf 7868
#define RX_TS_DELAY_REQ_DROPf 7869
#define RX_TS_DELAY_REQ_TO_CPUf 7870
#define RX_TS_DELAY_RESP_DROPf 7871
#define RX_TS_DELAY_RESP_TO_CPUf 7872
#define RX_TS_FOLLOW_UP_DROPf 7873
#define RX_TS_FOLLOW_UP_TO_CPUf 7874
#define RX_TS_MSG_TYPE_11_DROPf 7875
#define RX_TS_MSG_TYPE_11_TO_CPUf 7876
#define RX_TS_MSG_TYPE_12_DROPf 7877
#define RX_TS_MSG_TYPE_12_TO_CPUf 7878
#define RX_TS_MSG_TYPE_13_DROPf 7879
#define RX_TS_MSG_TYPE_13_TO_CPUf 7880
#define RX_TS_MSG_TYPE_14_DROPf 7881
#define RX_TS_MSG_TYPE_14_TO_CPUf 7882
#define RX_TS_MSG_TYPE_15_DROPf 7883
#define RX_TS_MSG_TYPE_15_TO_CPUf 7884
#define RX_TS_MSG_TYPE_4_DROPf 7885
#define RX_TS_MSG_TYPE_4_TO_CPUf 7886
#define RX_TS_MSG_TYPE_5_DROPf 7887
#define RX_TS_MSG_TYPE_5_TO_CPUf 7888
#define RX_TS_MSG_TYPE_6_DROPf 7889
#define RX_TS_MSG_TYPE_6_TO_CPUf 7890
#define RX_TS_MSG_TYPE_7_DROPf 7891
#define RX_TS_MSG_TYPE_7_TO_CPUf 7892
#define RX_TS_PDELAY_REQ_DROPf 7893
#define RX_TS_PDELAY_REQ_TO_CPUf 7894
#define RX_TS_PDELAY_RESP_DROPf 7895
#define RX_TS_PDELAY_RESP_FOLLOW_UP_DROPf 7896
#define RX_TS_PDELAY_RESP_FOLLOW_UP_TO_CPUf 7897
#define RX_TS_PDELAY_RESP_TO_CPUf 7898
#define RX_TS_SYNC_DROPf 7899
#define RX_TS_SYNC_TO_CPUf 7900
#define S0f 7901
#define S1f 7902
#define S2f 7903
#define S3f 7904
#define S4f 7905
#define S5f 7906
#define S6f 7907
#define S7f 7908
#define SAf 7909
#define SAF_CELLS_IN_EB_CNTRf 7910
#define SAF_CELL_TAGf 7911
#define SAF_DIS_EX1f 7912
#define SAF_PKTS_IN_EB_CNTRf 7913
#define SAMPLESf 7914
#define SAMPLE_COUNTf 7915
#define SAMPLE_POOLf 7916
#define SAMPLE_POOL_SNAPSHOTf 7917
#define SAMPLE_THRESHOLDf 7918
#define SAMPLE_WINDOWf 7919
#define SAMPLING_PERIODf 7920
#define SAMPLING_WND_START_TIMEf 7921
#define SATURATE_ENABLEf 7922
#define SA_HIf 7923
#define SA_LOf 7924
#define SA_UPDATE_ENABLEf 7925
#define SBUSACK_ERRORf 7926
#define SBUSACK_NACKf 7927
#define SBUSACK_TIMEOUTf 7928
#define SBUSACK_WRONG_BEATCOUNTf 7929
#define SBUSACK_WRONG_OPCODEf 7930
#define SBUSDMA_ACTIVEf 7931
#define SBUSDMA_CH0_1BIT_ECCERRf 7932
#define SBUSDMA_CH0_2BIT_ECCERRf 7933
#define SBUSDMA_CH0_DONEf 7934
#define SBUSDMA_CH1_1BIT_ECCERRf 7935
#define SBUSDMA_CH1_2BIT_ECCERRf 7936
#define SBUSDMA_CH1_DONEf 7937
#define SBUSDMA_CH2_1BIT_ECCERRf 7938
#define SBUSDMA_CH2_2BIT_ECCERRf 7939
#define SBUSDMA_CH2_DONEf 7940
#define SBUSDMA_CH3_1BIT_ECCERRf 7941
#define SBUSDMA_CH3_2BIT_ECCERRf 7942
#define SBUSDMA_CH3_DONEf 7943
#define SBUSDMA_CH4_1BIT_ECCERRf 7944
#define SBUSDMA_CH4_2BIT_ECCERRf 7945
#define SBUSDMA_CH4_DONEf 7946
#define SBUSDMA_CH5_1BIT_ECCERRf 7947
#define SBUSDMA_CH5_2BIT_ECCERRf 7948
#define SBUSDMA_CH5_DONEf 7949
#define SBUSDMA_CH6_1BIT_ECCERRf 7950
#define SBUSDMA_CH6_2BIT_ECCERRf 7951
#define SBUSDMA_CH6_DONEf 7952
#define SBUSDMA_CH7_1BIT_ECCERRf 7953
#define SBUSDMA_CH7_2BIT_ECCERRf 7954
#define SBUSDMA_CH7_DONEf 7955
#define SBUS_ARB_BLOCK_CNTf 7956
#define SBUS_BCAST_BLOCK_IDf 7957
#define SBUS_CHAIN_LASTf 7958
#define SBUS_OPPORTUNISTICf 7959
#define SBUS_SPACINGf 7960
#define SBUS_SPLIT_ERR_CHK_OVERRIDEf 7961
#define SCALEf 7962
#define SCB_INT_ENf 7963
#define SCB_INT_SETf 7964
#define SCB_INT_STATf 7965
#define SCC_COUNTf 7966
#define SCHAN_CH0_OP_DONEf 7967
#define SCHAN_CH1_OP_DONEf 7968
#define SCHAN_CH2_OP_DONEf 7969
#define SCHAN_CH3_OP_DONEf 7970
#define SCHAN_CH4_OP_DONEf 7971
#define SCHAN_CH5_OP_DONEf 7972
#define SCHAN_CH6_OP_DONEf 7973
#define SCHAN_CH7_OP_DONEf 7974
#define SCHAN_CH8_OP_DONEf 7975
#define SCHAN_CH9_OP_DONEf 7976
#define SCHAN_ERRORf 7977
#define SCHAN_FIFO_0_1BIT_ECCERRf 7978
#define SCHAN_FIFO_0_2BIT_ECCERRf 7979
#define SCHAN_FIFO_0_CH0_DONEf 7980
#define SCHAN_FIFO_0_CH1_DONEf 7981
#define SCHAN_FIFO_0_MEMWR_WRR_WEIGHTf 7982
#define SCHAN_FIFO_1_1BIT_ECCERRf 7983
#define SCHAN_FIFO_1_2BIT_ECCERRf 7984
#define SCHAN_FIFO_1_CH0_DONEf 7985
#define SCHAN_FIFO_1_CH1_DONEf 7986
#define SCHAN_FIFO_1_MEMWR_WRR_WEIGHTf 7987
#define SCHAN_SBUSDMA_1BIT_ECCERRf 7988
#define SCHAN_SBUSDMA_2BIT_ECCERRf 7989
#define SCH_Q_NUM_0f 7990
#define SCH_Q_NUM_1f 7991
#define SCH_Q_NUM_10f 7992
#define SCH_Q_NUM_11f 7993
#define SCH_Q_NUM_2f 7994
#define SCH_Q_NUM_3f 7995
#define SCH_Q_NUM_4f 7996
#define SCH_Q_NUM_5f 7997
#define SCH_Q_NUM_6f 7998
#define SCH_Q_NUM_7f 7999
#define SCH_Q_NUM_8f 8000
#define SCH_Q_NUM_9f 8001
#define SCRATCHf 8002
#define SCR_MODEf 8003
#define SC_RBT_CTRLf 8004
#define SC_WBT_CTRLf 8005
#define SEARCH_MASKf 8006
#define SEEDf 8007
#define SEED_1f 8008
#define SEED_2f 8009
#define SEED_HIf 8010
#define SEED_LOf 8011
#define SELf 8012
#define SELECTf 8013
#define SELECTOR_0_ENf 8014
#define SELECTOR_1_ENf 8015
#define SELECTOR_2_ENf 8016
#define SELECTOR_3_ENf 8017
#define SELECTOR_4_ENf 8018
#define SELECTOR_5_ENf 8019
#define SELECTOR_6_ENf 8020
#define SELECTOR_7_ENf 8021
#define SELECTOR_FOR_BIT_0f 8022
#define SELECTOR_FOR_BIT_1f 8023
#define SELECTOR_FOR_BIT_2f 8024
#define SELECTOR_FOR_BIT_3f 8025
#define SELECTOR_FOR_BIT_4f 8026
#define SELECTOR_FOR_BIT_5f 8027
#define SELECTOR_FOR_BIT_6f 8028
#define SELECTOR_FOR_BIT_7f 8029
#define SELECT_CURRENT_USED_ENTRIESf 8030
#define SELECT_SP_MPLS_EXP_MAPPING_2f 8031
#define SEL_1f 8032
#define SEL_2f 8033
#define SEL_INT_PHYf 8034
#define SEND_DONEf 8035
#define SENSOR_IDXf 8036
#define SEQUENCER_INITf 8037
#define SEQUENCE_IDf 8038
#define SEQ_MASK_CEN_ROSCf 8039
#define SEQ_MASK_PVT_MNTRf 8040
#define SEQ_NUMf 8041
#define SERVICE_COMPLETEf 8042
#define SER_CHECK_FAILf 8043
#define SER_ENf 8044
#define SER_FIFO_NON_EMPTYf 8045
#define SER_PKT_DROP_ENf 8046
#define SER_STICKY_BIT_CLEARf 8047
#define SET_PROT_STATUSf 8048
#define SFLOWv_SFLOW_HEADER_DAf 8049
#define SFLOWv_SFLOW_HEADER_DA_SAf 8050
#define SFLOWv_SFLOW_HEADER_ETYPEf 8051
#define SFLOWv_SFLOW_HEADER_ETYPE_V4_UDPf 8052
#define SFLOWv_SFLOW_HEADER_SAf 8053
#define SFLOWv_SFLOW_HEADER_UDPf 8054
#define SFLOWv_SFLOW_HEADER_V4f 8055
#define SFLOWv_SFLOW_HEADER_VLAN_TAGf 8056
#define SFLOW_ING_DATA_SOURCEf 8057
#define SFLOW_ING_FLEX_DATA_SOURCEf 8058
#define SFLOW_SETf 8059
#define SFLOW_SET_ENABLEf 8060
#define SFLOW_V6v_SFLOW_HEADER_DAf 8061
#define SFLOW_V6v_SFLOW_HEADER_DA_SAf 8062
#define SFLOW_V6v_SFLOW_HEADER_ETYPEf 8063
#define SFLOW_V6v_SFLOW_HEADER_SAf 8064
#define SFLOW_V6v_SFLOW_HEADER_UDPf 8065
#define SFLOW_V6v_SFLOW_HEADER_V6f 8066
#define SFLOW_V6v_SFLOW_HEADER_V6_UDPf 8067
#define SFLOW_V6v_SFLOW_HEADER_VLAN_TAGf 8068
#define SGf 8069
#define SGN_DETf 8070
#define SHADOW_POOLf 8071
#define SHARED_ALPHAf 8072
#define SHARED_COUNTf 8073
#define SHARED_COUNT_0f 8074
#define SHARED_COUNT_1f 8075
#define SHARED_COUNT_2f 8076
#define SHARED_COUNT_3f 8077
#define SHARED_COUNT_DROP_STATEf 8078
#define SHARED_COUNT_DROP_STATE_0f 8079
#define SHARED_COUNT_DROP_STATE_1f 8080
#define SHARED_COUNT_DROP_STATE_2f 8081
#define SHARED_COUNT_DROP_STATE_3f 8082
#define SHARED_COUNT_MONf 8083
#define SHARED_COUNT_MON_0f 8084
#define SHARED_COUNT_MON_1f 8085
#define SHARED_COUNT_MON_2f 8086
#define SHARED_COUNT_MON_3f 8087
#define SHARED_FRAG_ID_ENABLEf 8088
#define SHARED_LIMITf 8089
#define SHARED_LIMIT_OFFSET_REDf 8090
#define SHARED_LIMIT_OFFSET_YELLOWf 8091
#define SHARED_LIMIT_PCT_REDf 8092
#define SHARED_LIMIT_PCT_YELLOWf 8093
#define SHARED_LIMIT_REDf 8094
#define SHARED_LIMIT_YELLOWf 8095
#define SHARED_RESUMEf 8096
#define SHARED_TABLE_IPMC_SIZEf 8097
#define SHARED_TABLE_L2MC_SIZEf 8098
#define SHIFT_1f 8099
#define SHIFT_2f 8100
#define SIGNATUREf 8101
#define SIG_DETf 8102
#define SINGLE_BIT_ECCERRf 8103
#define SINGLE_BIT_ERRf 8104
#define SINGLE_BIT_ERR_BNK_0f 8105
#define SINGLE_BIT_ERR_BNK_1f 8106
#define SINGLE_BIT_ERR_DETECTEDf 8107
#define SINGLE_BIT_ERR_DETECTED_HOST_MEMf 8108
#define SINGLE_BIT_ERR_DETECTED_IN_HOSTRD_MEMf 8109
#define SINGLE_BIT_ERR_DETECTED_IN_REPLY_MEMf 8110
#define SINGLE_BIT_ERR_DETECTED_IN_REQ_MEMf 8111
#define SINGLE_BIT_ERR_IN_CMD_MEMf 8112
#define SINGLE_BIT_ERR_IN_DATA_MEMf 8113
#define SINGLE_BIT_ERR_IN_LLIST_MEMf 8114
#define SINGLE_BIT_ERR_IN_RESP_MEMf 8115
#define SIPf 8116
#define SIP_0f 8117
#define SIP_1f 8118
#define SIP_IPV4f 8119
#define SIP_IPV6f 8120
#define SIP_IPV6_B0f 8121
#define SIP_IPV6_B1f 8122
#define SIP_IPV6_B2f 8123
#define SIP_IPV6_B3f 8124
#define SIX_CELL_100G_SPACINGf 8125
#define SIX_CELL_200G_SPACINGf 8126
#define SIX_CELL_400G_SPACINGf 8127
#define SIX_CELL_50G_SPACINGf 8128
#define SIX_CELL_CPU_SPACINGf 8129
#define SIZE0_SEL_0f 8130
#define SIZE0_SEL_1f 8131
#define SIZE0_SEL_2f 8132
#define SIZE0_SEL_3f 8133
#define SIZE0_SEL_FULLf 8134
#define SKIPf 8135
#define SKIP_STARTf 8136
#define SLAVE_ABORTf 8137
#define SLAVE_PECf 8138
#define SLAVE_RD_EVENT_ENf 8139
#define SLAVE_RD_STATUSf 8140
#define SLAVE_RX_EVENTf 8141
#define SLAVE_RX_EVENT_ENf 8142
#define SLAVE_RX_FIFO_FLUSHf 8143
#define SLAVE_RX_FIFO_FULLf 8144
#define SLAVE_RX_FIFO_FULL_ENf 8145
#define SLAVE_RX_FIFO_THRESHOLDf 8146
#define SLAVE_RX_PKT_COUNTf 8147
#define SLAVE_RX_THRESHOLD_HITf 8148
#define SLAVE_RX_THRESHOLD_HIT_ENf 8149
#define SLAVE_SMBUS_RD_DATAf 8150
#define SLAVE_SMBUS_WR_DATAf 8151
#define SLAVE_START_BUSYf 8152
#define SLAVE_START_BUSY_COMMANDf 8153
#define SLAVE_START_BUSY_ENf 8154
#define SLAVE_STATUSf 8155
#define SLAVE_TX_FIFO_FLUSHf 8156
#define SLAVE_TX_UNDERRUN_ENf 8157
#define SLAVE_WR_STATUSf 8158
#define SLEEPDEEPf 8159
#define SLEEPHOLDACKf 8160
#define SLEEPHOLDREQNf 8161
#define SLEEPINGf 8162
#define SLICE0_DATA_READ_AXIIDf 8163
#define SLICE0_DATA_READ_WRR_WEIGHTf 8164
#define SLICE0_DATA_WRITE_WRR_WEIGHTf 8165
#define SLICE0_DESC_READ_AXIIDf 8166
#define SLICE0_DESC_READ_WRR_WEIGHTf 8167
#define SLICE0_DESC_WRITE_WRR_WEIGHTf 8168
#define SLICE0_ECC_CHECK_ENf 8169
#define SLICE0_MAX_BUFLIMITf 8170
#define SLICE0_MEMWR_WRR_WEIGHTf 8171
#define SLICE0_MIN_BUFLIMITf 8172
#define SLICE0_THRESHOLDf 8173
#define SLICE0_WRR_WEIGHTf 8174
#define SLICE1_0_PAIRINGf 8175
#define SLICE1_DATA_READ_AXIIDf 8176
#define SLICE1_DATA_READ_WRR_WEIGHTf 8177
#define SLICE1_DATA_WRITE_WRR_WEIGHTf 8178
#define SLICE1_DESC_READ_AXIIDf 8179
#define SLICE1_DESC_READ_WRR_WEIGHTf 8180
#define SLICE1_DESC_WRITE_WRR_WEIGHTf 8181
#define SLICE1_ECC_CHECK_ENf 8182
#define SLICE1_MAX_BUFLIMITf 8183
#define SLICE1_MEMWR_WRR_WEIGHTf 8184
#define SLICE1_MIN_BUFLIMITf 8185
#define SLICE1_THRESHOLDf 8186
#define SLICE1_WRR_WEIGHTf 8187
#define SLICE2_DATA_READ_AXIIDf 8188
#define SLICE2_DATA_READ_WRR_WEIGHTf 8189
#define SLICE2_DATA_WRITE_WRR_WEIGHTf 8190
#define SLICE2_DESC_READ_AXIIDf 8191
#define SLICE2_DESC_READ_WRR_WEIGHTf 8192
#define SLICE2_DESC_WRITE_WRR_WEIGHTf 8193
#define SLICE2_ECC_CHECK_ENf 8194
#define SLICE2_MAX_BUFLIMITf 8195
#define SLICE2_MEMWR_WRR_WEIGHTf 8196
#define SLICE2_MIN_BUFLIMITf 8197
#define SLICE2_THRESHOLDf 8198
#define SLICE2_WRR_WEIGHTf 8199
#define SLICE3_2_PAIRINGf 8200
#define SLICE3_DATA_READ_AXIIDf 8201
#define SLICE3_DATA_READ_WRR_WEIGHTf 8202
#define SLICE3_DATA_WRITE_WRR_WEIGHTf 8203
#define SLICE3_DESC_READ_AXIIDf 8204
#define SLICE3_DESC_READ_WRR_WEIGHTf 8205
#define SLICE3_DESC_WRITE_WRR_WEIGHTf 8206
#define SLICE3_ECC_CHECK_ENf 8207
#define SLICE3_MAX_BUFLIMITf 8208
#define SLICE3_MIN_BUFLIMITf 8209
#define SLICE3_THRESHOLDf 8210
#define SLICE3_WRR_WEIGHTf 8211
#define SLICE_0f 8212
#define SLICE_0_DOUBLE_WIDE_KEY_SELECTf 8213
#define SLICE_0_DOUBLE_WIDE_MODEf 8214
#define SLICE_0_F1f 8215
#define SLICE_0_F2f 8216
#define SLICE_0_F3f 8217
#define SLICE_0_F4f 8218
#define SLICE_0_F6f 8219
#define SLICE_0_F7f 8220
#define SLICE_0_F8f 8221
#define SLICE_0_IPV6_KEY_MODEf 8222
#define SLICE_0_IP_FIELD_SELECTf 8223
#define SLICE_0_MODEf 8224
#define SLICE_0_S_TYPE_SELf 8225
#define SLICE_0_TMf 8226
#define SLICE_1f 8227
#define SLICE_1_DOUBLE_WIDE_KEY_SELECTf 8228
#define SLICE_1_DOUBLE_WIDE_MODEf 8229
#define SLICE_1_F1f 8230
#define SLICE_1_F2f 8231
#define SLICE_1_F3f 8232
#define SLICE_1_F4f 8233
#define SLICE_1_F6f 8234
#define SLICE_1_F7f 8235
#define SLICE_1_F8f 8236
#define SLICE_1_IPV6_KEY_MODEf 8237
#define SLICE_1_IP_FIELD_SELECTf 8238
#define SLICE_1_MODEf 8239
#define SLICE_1_S_TYPE_SELf 8240
#define SLICE_1_TMf 8241
#define SLICE_2f 8242
#define SLICE_2_DOUBLE_WIDE_KEY_SELECTf 8243
#define SLICE_2_DOUBLE_WIDE_MODEf 8244
#define SLICE_2_F1f 8245
#define SLICE_2_F2f 8246
#define SLICE_2_F3f 8247
#define SLICE_2_F4f 8248
#define SLICE_2_F6f 8249
#define SLICE_2_F7f 8250
#define SLICE_2_F8f 8251
#define SLICE_2_IPV6_KEY_MODEf 8252
#define SLICE_2_IP_FIELD_SELECTf 8253
#define SLICE_2_MODEf 8254
#define SLICE_2_S_TYPE_SELf 8255
#define SLICE_2_TMf 8256
#define SLICE_3f 8257
#define SLICE_3_DOUBLE_WIDE_KEY_SELECTf 8258
#define SLICE_3_DOUBLE_WIDE_MODEf 8259
#define SLICE_3_F1f 8260
#define SLICE_3_F2f 8261
#define SLICE_3_F3f 8262
#define SLICE_3_F4f 8263
#define SLICE_3_F6f 8264
#define SLICE_3_F7f 8265
#define SLICE_3_F8f 8266
#define SLICE_3_IPV6_KEY_MODEf 8267
#define SLICE_3_IP_FIELD_SELECTf 8268
#define SLICE_3_MODEf 8269
#define SLICE_3_S_TYPE_SELf 8270
#define SLICE_3_TMf 8271
#define SLICE_ENABLE_SLICE_0f 8272
#define SLICE_ENABLE_SLICE_1f 8273
#define SLICE_ENABLE_SLICE_2f 8274
#define SLICE_ENABLE_SLICE_3f 8275
#define SLIM_COUNTER_SELECTf 8276
#define SLIM_COUNT_A3_A2_A1f 8277
#define SLOT0_PORT_NUMf 8278
#define SLOT1_PORT_NUMf 8279
#define SLOT2_PORT_NUMf 8280
#define SLOT3_PORT_NUMf 8281
#define SLOT_PIPELINE_0_UNCORRECTED_ECC_ERRf 8282
#define SLOT_PIPELINE_1_UNCORRECTED_ECC_ERRf 8283
#define SLOT_PIPELINE_2_UNCORRECTED_ECC_ERRf 8284
#define SLOT_PIPELINE_3_UNCORRECTED_ECC_ERRf 8285
#define SLOT_PIPELINE_ECC_ENf 8286
#define SLOT_PIPELINE_ECC_FORCE_ERRf 8287
#define SLOT_PIPELINE_EN_COR_ERR_RPTf 8288
#define SMBCLK_INf 8289
#define SMBCLK_OUT_ENf 8290
#define SMBDAT_INf 8291
#define SMBDAT_OUT_ENf 8292
#define SMBUS_IDLE_TIMEf 8293
#define SMBUS_PROTOCOLf 8294
#define SMB_ENf 8295
#define SM_RESETf 8296
#define SM_SELECTf 8297
#define SM_STATEf 8298
#define SM_STOP_AT_ERRORf 8299
#define SNAPSHOT_ENf 8300
#define SNAP_OTHER_DECODE_ENABLEf 8301
#define SOFTWARE_OVERRIDEf 8302
#define SOFT_RESETf 8303
#define SOFT_RESET_Nf 8304
#define SOPf 8305
#define SOP_DISCARD_MODEf 8306
#define SOP_EOP_ERRf 8307
#define SOP_EOP_ERR_PORT0f 8308
#define SOP_EOP_ERR_PORT1f 8309
#define SOP_EOP_ERR_PORT2f 8310
#define SOP_EOP_ERR_PORT3f 8311
#define SOP_EPARS_TO_EFPMOD_PT_HWY_FIFO_ECC_CORRUPTf 8312
#define SOP_EPARS_TO_EFPMOD_PT_HWY_FIFO_ECC_ENf 8313
#define SOP_EPARS_TO_EFPMOD_PT_HWY_FIFO_EN_COR_ERR_RPTf 8314
#define SOT_OCFI_ACTIONf 8315
#define SOT_OPRI_ACTIONf 8316
#define SOT_OTAG_ACTIONf 8317
#define SOT_POTAG_ACTIONf 8318
#define SOURCE_CLASSf 8319
#define SOURCE_CLASS_MASKf 8320
#define SOURCE_CLASS_MODEf 8321
#define SOURCE_FIELDf 8322
#define SOURCE_FIELD_MASKf 8323
#define SOURCE_IDf 8324
#define SOURCE_OVERFLOW_TYPEf 8325
#define SOURCE_PORT_NUMBERf 8326
#define SOURCE_PORT_NUMBER_MASKf 8327
#define SOURCE_TRUNK_MAP_ECC_ENf 8328
#define SOURCE_TRUNK_MAP_EN_COR_ERR_RPTf 8329
#define SPf 8330
#define SP0_BST_PORT_SHARED_COUNTf 8331
#define SP0_BST_PORT_SHARED_COUNT_MONf 8332
#define SP0_BST_PORT_SHARED_DROP_STATEf 8333
#define SP0_COLOR_LIMIT_ENABLEf 8334
#define SP0_DATAf 8335
#define SP0_RED_LIMITf 8336
#define SP0_SHARED_COUNTf 8337
#define SP0_SHARED_COUNT_MONf 8338
#define SP0_SHARED_LIMITf 8339
#define SP0_TOTAL_COUNTf 8340
#define SP0_YELLOW_LIMITf 8341
#define SP1_BST_PORT_SHARED_COUNTf 8342
#define SP1_BST_PORT_SHARED_COUNT_MONf 8343
#define SP1_BST_PORT_SHARED_DROP_STATEf 8344
#define SP1_COLOR_LIMIT_ENABLEf 8345
#define SP1_DATAf 8346
#define SP1_RED_LIMITf 8347
#define SP1_SHARED_COUNTf 8348
#define SP1_SHARED_COUNT_MONf 8349
#define SP1_SHARED_LIMITf 8350
#define SP1_TOTAL_COUNTf 8351
#define SP1_YELLOW_LIMITf 8352
#define SP2_BST_PORT_SHARED_COUNTf 8353
#define SP2_BST_PORT_SHARED_COUNT_MONf 8354
#define SP2_BST_PORT_SHARED_DROP_STATEf 8355
#define SP2_COLOR_LIMIT_ENABLEf 8356
#define SP2_DATAf 8357
#define SP2_RED_LIMITf 8358
#define SP2_SHARED_COUNTf 8359
#define SP2_SHARED_COUNT_MONf 8360
#define SP2_SHARED_LIMITf 8361
#define SP2_TOTAL_COUNTf 8362
#define SP2_YELLOW_LIMITf 8363
#define SP3_BST_PORT_SHARED_COUNTf 8364
#define SP3_BST_PORT_SHARED_COUNT_MONf 8365
#define SP3_BST_PORT_SHARED_DROP_STATEf 8366
#define SP3_COLOR_LIMIT_ENABLEf 8367
#define SP3_DATAf 8368
#define SP3_RED_LIMITf 8369
#define SP3_SHARED_COUNTf 8370
#define SP3_SHARED_COUNT_MONf 8371
#define SP3_SHARED_LIMITf 8372
#define SP3_TOTAL_COUNTf 8373
#define SP3_YELLOW_LIMITf 8374
#define SPANv_ADD_GSHf 8375
#define SPAPf 8376
#define SPAREf 8377
#define SPARE_HIGHf 8378
#define SPARE_LOWf 8379
#define SPBRf 8380
#define SPDX_RBT_CTRLf 8381
#define SPDX_WBT_CTRLf 8382
#define SPEf 8383
#define SPECIAL_DROP_COUNTf 8384
#define SPEED_BUCKET_IDf 8385
#define SPEED_ID_DATAf 8386
#define SPEED_MODEf 8387
#define SPIDf 8388
#define SPID_MISMATCHf 8389
#define SPID_OVERRIDEf 8390
#define SPIFf 8391
#define SPIFIEf 8392
#define SPLIT_DATA_P0f 8393
#define SPLIT_DATA_P1f 8394
#define SPLIT_DATA_P2f 8395
#define SPLIT_DATA_P3f 8396
#define SPLIT_DATA_P4f 8397
#define SPLIT_DATA_P5f 8398
#define SPLIT_DATA_P6f 8399
#define SPLIT_DATA_P7f 8400
#define SP_BST_TRIGGEREDf 8401
#define SP_L0f 8402
#define SP_L0_CHILDf 8403
#define SP_L0_PARENTf 8404
#define SP_L1f 8405
#define SP_RED_LIMITf 8406
#define SP_SHARED_CNTf 8407
#define SP_SHARED_LIMITf 8408
#define SP_SHARED_TRIGGERf 8409
#define SP_SHARED_TRIGGER_STATUSf 8410
#define SP_TREE_PORT0f 8411
#define SP_TREE_PORT1f 8412
#define SP_TREE_PORT10f 8413
#define SP_TREE_PORT100f 8414
#define SP_TREE_PORT101f 8415
#define SP_TREE_PORT102f 8416
#define SP_TREE_PORT103f 8417
#define SP_TREE_PORT104f 8418
#define SP_TREE_PORT105f 8419
#define SP_TREE_PORT106f 8420
#define SP_TREE_PORT107f 8421
#define SP_TREE_PORT108f 8422
#define SP_TREE_PORT109f 8423
#define SP_TREE_PORT11f 8424
#define SP_TREE_PORT110f 8425
#define SP_TREE_PORT111f 8426
#define SP_TREE_PORT112f 8427
#define SP_TREE_PORT113f 8428
#define SP_TREE_PORT114f 8429
#define SP_TREE_PORT115f 8430
#define SP_TREE_PORT116f 8431
#define SP_TREE_PORT117f 8432
#define SP_TREE_PORT118f 8433
#define SP_TREE_PORT119f 8434
#define SP_TREE_PORT12f 8435
#define SP_TREE_PORT120f 8436
#define SP_TREE_PORT121f 8437
#define SP_TREE_PORT122f 8438
#define SP_TREE_PORT123f 8439
#define SP_TREE_PORT124f 8440
#define SP_TREE_PORT125f 8441
#define SP_TREE_PORT126f 8442
#define SP_TREE_PORT127f 8443
#define SP_TREE_PORT128f 8444
#define SP_TREE_PORT129f 8445
#define SP_TREE_PORT13f 8446
#define SP_TREE_PORT130f 8447
#define SP_TREE_PORT131f 8448
#define SP_TREE_PORT132f 8449
#define SP_TREE_PORT133f 8450
#define SP_TREE_PORT134f 8451
#define SP_TREE_PORT135f 8452
#define SP_TREE_PORT136f 8453
#define SP_TREE_PORT137f 8454
#define SP_TREE_PORT138f 8455
#define SP_TREE_PORT139f 8456
#define SP_TREE_PORT14f 8457
#define SP_TREE_PORT140f 8458
#define SP_TREE_PORT141f 8459
#define SP_TREE_PORT142f 8460
#define SP_TREE_PORT143f 8461
#define SP_TREE_PORT144f 8462
#define SP_TREE_PORT145f 8463
#define SP_TREE_PORT146f 8464
#define SP_TREE_PORT147f 8465
#define SP_TREE_PORT148f 8466
#define SP_TREE_PORT149f 8467
#define SP_TREE_PORT15f 8468
#define SP_TREE_PORT150f 8469
#define SP_TREE_PORT151f 8470
#define SP_TREE_PORT152f 8471
#define SP_TREE_PORT153f 8472
#define SP_TREE_PORT154f 8473
#define SP_TREE_PORT155f 8474
#define SP_TREE_PORT156f 8475
#define SP_TREE_PORT157f 8476
#define SP_TREE_PORT158f 8477
#define SP_TREE_PORT159f 8478
#define SP_TREE_PORT16f 8479
#define SP_TREE_PORT160f 8480
#define SP_TREE_PORT161f 8481
#define SP_TREE_PORT162f 8482
#define SP_TREE_PORT163f 8483
#define SP_TREE_PORT164f 8484
#define SP_TREE_PORT165f 8485
#define SP_TREE_PORT166f 8486
#define SP_TREE_PORT167f 8487
#define SP_TREE_PORT168f 8488
#define SP_TREE_PORT169f 8489
#define SP_TREE_PORT17f 8490
#define SP_TREE_PORT170f 8491
#define SP_TREE_PORT171f 8492
#define SP_TREE_PORT172f 8493
#define SP_TREE_PORT173f 8494
#define SP_TREE_PORT174f 8495
#define SP_TREE_PORT175f 8496
#define SP_TREE_PORT176f 8497
#define SP_TREE_PORT177f 8498
#define SP_TREE_PORT178f 8499
#define SP_TREE_PORT179f 8500
#define SP_TREE_PORT18f 8501
#define SP_TREE_PORT180f 8502
#define SP_TREE_PORT181f 8503
#define SP_TREE_PORT182f 8504
#define SP_TREE_PORT183f 8505
#define SP_TREE_PORT184f 8506
#define SP_TREE_PORT185f 8507
#define SP_TREE_PORT186f 8508
#define SP_TREE_PORT187f 8509
#define SP_TREE_PORT188f 8510
#define SP_TREE_PORT189f 8511
#define SP_TREE_PORT19f 8512
#define SP_TREE_PORT190f 8513
#define SP_TREE_PORT191f 8514
#define SP_TREE_PORT192f 8515
#define SP_TREE_PORT193f 8516
#define SP_TREE_PORT194f 8517
#define SP_TREE_PORT195f 8518
#define SP_TREE_PORT196f 8519
#define SP_TREE_PORT197f 8520
#define SP_TREE_PORT198f 8521
#define SP_TREE_PORT199f 8522
#define SP_TREE_PORT2f 8523
#define SP_TREE_PORT20f 8524
#define SP_TREE_PORT200f 8525
#define SP_TREE_PORT201f 8526
#define SP_TREE_PORT202f 8527
#define SP_TREE_PORT203f 8528
#define SP_TREE_PORT204f 8529
#define SP_TREE_PORT205f 8530
#define SP_TREE_PORT206f 8531
#define SP_TREE_PORT207f 8532
#define SP_TREE_PORT208f 8533
#define SP_TREE_PORT209f 8534
#define SP_TREE_PORT21f 8535
#define SP_TREE_PORT210f 8536
#define SP_TREE_PORT211f 8537
#define SP_TREE_PORT212f 8538
#define SP_TREE_PORT213f 8539
#define SP_TREE_PORT214f 8540
#define SP_TREE_PORT215f 8541
#define SP_TREE_PORT216f 8542
#define SP_TREE_PORT217f 8543
#define SP_TREE_PORT218f 8544
#define SP_TREE_PORT219f 8545
#define SP_TREE_PORT22f 8546
#define SP_TREE_PORT220f 8547
#define SP_TREE_PORT221f 8548
#define SP_TREE_PORT222f 8549
#define SP_TREE_PORT223f 8550
#define SP_TREE_PORT224f 8551
#define SP_TREE_PORT225f 8552
#define SP_TREE_PORT226f 8553
#define SP_TREE_PORT227f 8554
#define SP_TREE_PORT228f 8555
#define SP_TREE_PORT229f 8556
#define SP_TREE_PORT23f 8557
#define SP_TREE_PORT230f 8558
#define SP_TREE_PORT231f 8559
#define SP_TREE_PORT232f 8560
#define SP_TREE_PORT233f 8561
#define SP_TREE_PORT234f 8562
#define SP_TREE_PORT235f 8563
#define SP_TREE_PORT236f 8564
#define SP_TREE_PORT237f 8565
#define SP_TREE_PORT238f 8566
#define SP_TREE_PORT239f 8567
#define SP_TREE_PORT24f 8568
#define SP_TREE_PORT240f 8569
#define SP_TREE_PORT241f 8570
#define SP_TREE_PORT242f 8571
#define SP_TREE_PORT243f 8572
#define SP_TREE_PORT244f 8573
#define SP_TREE_PORT245f 8574
#define SP_TREE_PORT246f 8575
#define SP_TREE_PORT247f 8576
#define SP_TREE_PORT248f 8577
#define SP_TREE_PORT249f 8578
#define SP_TREE_PORT25f 8579
#define SP_TREE_PORT250f 8580
#define SP_TREE_PORT251f 8581
#define SP_TREE_PORT252f 8582
#define SP_TREE_PORT253f 8583
#define SP_TREE_PORT254f 8584
#define SP_TREE_PORT255f 8585
#define SP_TREE_PORT256f 8586
#define SP_TREE_PORT257f 8587
#define SP_TREE_PORT258f 8588
#define SP_TREE_PORT259f 8589
#define SP_TREE_PORT26f 8590
#define SP_TREE_PORT260f 8591
#define SP_TREE_PORT261f 8592
#define SP_TREE_PORT262f 8593
#define SP_TREE_PORT263f 8594
#define SP_TREE_PORT264f 8595
#define SP_TREE_PORT265f 8596
#define SP_TREE_PORT266f 8597
#define SP_TREE_PORT267f 8598
#define SP_TREE_PORT268f 8599
#define SP_TREE_PORT269f 8600
#define SP_TREE_PORT27f 8601
#define SP_TREE_PORT270f 8602
#define SP_TREE_PORT271f 8603
#define SP_TREE_PORT28f 8604
#define SP_TREE_PORT29f 8605
#define SP_TREE_PORT3f 8606
#define SP_TREE_PORT30f 8607
#define SP_TREE_PORT31f 8608
#define SP_TREE_PORT32f 8609
#define SP_TREE_PORT33f 8610
#define SP_TREE_PORT34f 8611
#define SP_TREE_PORT35f 8612
#define SP_TREE_PORT36f 8613
#define SP_TREE_PORT37f 8614
#define SP_TREE_PORT38f 8615
#define SP_TREE_PORT39f 8616
#define SP_TREE_PORT4f 8617
#define SP_TREE_PORT40f 8618
#define SP_TREE_PORT41f 8619
#define SP_TREE_PORT42f 8620
#define SP_TREE_PORT43f 8621
#define SP_TREE_PORT44f 8622
#define SP_TREE_PORT45f 8623
#define SP_TREE_PORT46f 8624
#define SP_TREE_PORT47f 8625
#define SP_TREE_PORT48f 8626
#define SP_TREE_PORT49f 8627
#define SP_TREE_PORT5f 8628
#define SP_TREE_PORT50f 8629
#define SP_TREE_PORT51f 8630
#define SP_TREE_PORT52f 8631
#define SP_TREE_PORT53f 8632
#define SP_TREE_PORT54f 8633
#define SP_TREE_PORT55f 8634
#define SP_TREE_PORT56f 8635
#define SP_TREE_PORT57f 8636
#define SP_TREE_PORT58f 8637
#define SP_TREE_PORT59f 8638
#define SP_TREE_PORT6f 8639
#define SP_TREE_PORT60f 8640
#define SP_TREE_PORT61f 8641
#define SP_TREE_PORT62f 8642
#define SP_TREE_PORT63f 8643
#define SP_TREE_PORT64f 8644
#define SP_TREE_PORT65f 8645
#define SP_TREE_PORT66f 8646
#define SP_TREE_PORT67f 8647
#define SP_TREE_PORT68f 8648
#define SP_TREE_PORT69f 8649
#define SP_TREE_PORT7f 8650
#define SP_TREE_PORT70f 8651
#define SP_TREE_PORT71f 8652
#define SP_TREE_PORT72f 8653
#define SP_TREE_PORT73f 8654
#define SP_TREE_PORT74f 8655
#define SP_TREE_PORT75f 8656
#define SP_TREE_PORT76f 8657
#define SP_TREE_PORT77f 8658
#define SP_TREE_PORT78f 8659
#define SP_TREE_PORT79f 8660
#define SP_TREE_PORT8f 8661
#define SP_TREE_PORT80f 8662
#define SP_TREE_PORT81f 8663
#define SP_TREE_PORT82f 8664
#define SP_TREE_PORT83f 8665
#define SP_TREE_PORT84f 8666
#define SP_TREE_PORT85f 8667
#define SP_TREE_PORT86f 8668
#define SP_TREE_PORT87f 8669
#define SP_TREE_PORT88f 8670
#define SP_TREE_PORT89f 8671
#define SP_TREE_PORT9f 8672
#define SP_TREE_PORT90f 8673
#define SP_TREE_PORT91f 8674
#define SP_TREE_PORT92f 8675
#define SP_TREE_PORT93f 8676
#define SP_TREE_PORT94f 8677
#define SP_TREE_PORT95f 8678
#define SP_TREE_PORT96f 8679
#define SP_TREE_PORT97f 8680
#define SP_TREE_PORT98f 8681
#define SP_TREE_PORT99f 8682
#define SP_YELLOW_LIMITf 8683
#define SRAM_128K_CLK_ENf 8684
#define SRAM_128K_SOFT_RESETf 8685
#define SRAM_OSC_0_BURNINf 8686
#define SRAM_OSC_0_NENf 8687
#define SRAM_OSC_0_PENf 8688
#define SRAM_OSC_0_TRACKf 8689
#define SRAM_PDA_IN_DIAG_DECf 8690
#define SRAM_PDA_OUT_DIAG_DECf 8691
#define SRCROUTE_TOCPUf 8692
#define SRC_CONTAINER_A_SELf 8693
#define SRC_CONTAINER_B_SELf 8694
#define SRC_ENDIANESSf 8695
#define SRC_IDf 8696
#define SRC_PIPE_NUMf 8697
#define SRC_PIPE_NUM_MATCH_ENf 8698
#define SRC_PORTf 8699
#define SRC_PORT_DROP_COUNT_ENABLEf 8700
#define SRC_PORT_NUMf 8701
#define SRC_PORT_NUM_MATCH_ENf 8702
#define SRC_PORT_PACKET_TOTAL_DROPf 8703
#define SRC_PORT_VALIDf 8704
#define SRC_PP_PORTf 8705
#define SRC_PP_PORT_VALIDf 8706
#define SRC_REMOVAL_ENf 8707
#define SRC_REMOVAL_EN_FOR_REDIRECT_TO_NHIf 8708
#define SRC_TILE_NUMf 8709
#define SRF_TMf 8710
#define SRH_EXPECTED_FLAGSf 8711
#define SRH_EXPECTED_FLAGS_EXCEPTION_ACTION_DROPf 8712
#define SRH_EXPECTED_FLAGS_MASKf 8713
#define SRH_ROUTING_TYPEf 8714
#define SRH_ROUTING_TYPE_VALIDf 8715
#define SRH_VALIDATION_EXCEPTION_ACTION_DROPf 8716
#define SRP_FWD_ACTIONf 8717
#define SRP_PKT_TO_CPUf 8718
#define SRV6v_ACTIONf 8719
#define SRV6v_ACTION_OVERRIDEf 8720
#define SRV6v_DEST_ADDRf 8721
#define SRV6v_DOT1P_MAPPING_PTRf 8722
#define SRV6v_DOT1P_PRI_SELECTf 8723
#define SRV6v_DO_NOT_TERMINATE_INNER_L2f 8724
#define SRV6v_DSCPf 8725
#define SRV6v_DSCP_MAPPING_PTRf 8726
#define SRV6v_DSCP_SELf 8727
#define SRV6v_DSCP_UNUSEDf 8728
#define SRV6v_ECN_ENCAP_MAPPING_PTRf 8729
#define SRV6v_ENTRY_TYPEf 8730
#define SRV6v_ENTRY_TYPE_COPYf 8731
#define SRV6v_FLOW_LABELf 8732
#define SRV6v_FLOW_LABEL_SELf 8733
#define SRV6v_G_CHANGE_DOT1Pf 8734
#define SRV6v_G_CHANGE_DSCPf 8735
#define SRV6v_G_CHANGE_ECNf 8736
#define SRV6v_G_CHANGE_OUTER_CFIf 8737
#define SRV6v_G_DROPf 8738
#define SRV6v_G_NEW_DOT1Pf 8739
#define SRV6v_G_NEW_DSCPf 8740
#define SRV6v_G_NEW_DSCP_MASKf 8741
#define SRV6v_G_NEW_ECNf 8742
#define SRV6v_G_NEW_ECN_MASKf 8743
#define SRV6v_G_NEW_OUTER_CFIf 8744
#define SRV6v_L2f 8745
#define SRV6v_L3_IIF_VALIDf 8746
#define SRV6v_L3_V4f 8747
#define SRV6v_L3_V6f 8748
#define SRV6v_LB_PACKET_PROFILE_CHANGEf 8749
#define SRV6v_LB_PACKET_PROFILE_NEWf 8750
#define SRV6v_LB_PP_PORT_CHANGEf 8751
#define SRV6v_LB_PP_PORT_NEWf 8752
#define SRV6v_LB_SRC_PORT_CHANGEf 8753
#define SRV6v_LB_SRC_PORT_NEWf 8754
#define SRV6v_LB_TYPE_CHANGEf 8755
#define SRV6v_LB_TYPE_NEWf 8756
#define SRV6v_MACSAf 8757
#define SRV6v_NEW_CFIf 8758
#define SRV6v_NEW_OUTER_VIDf 8759
#define SRV6v_NEW_PRIf 8760
#define SRV6v_NEXT_SID_SELECTf 8761
#define SRV6v_NUM_SEGMENTSf 8762
#define SRV6v_OAM_COPY_TO_CPUf 8763
#define SRV6v_OAM_DROPf 8764
#define SRV6v_OUTER_TPID_INDEXf 8765
#define SRV6v_PSPf 8766
#define SRV6v_REPLACE_OUTER_TPIDf 8767
#define SRV6v_REPLACE_OUTER_VIDf 8768
#define SRV6v_RESERVED_242_206f 8769
#define SRV6v_RESERVED_494_482f 8770
#define SRV6v_RESERVED_ACTIONf 8771
#define SRV6v_SID_0_PREFIX_IDf 8772
#define SRV6v_SID_1_PREFIX_IDf 8773
#define SRV6v_SID_2_PREFIX_IDf 8774
#define SRV6v_SID_ACTIONf 8775
#define SRV6v_SID_LISTf 8776
#define SRV6v_SID_LIST_MODEf 8777
#define SRV6v_SIP_PREFIX_IDf 8778
#define SRV6v_SIP_SUFFIXf 8779
#define SRV6v_SRV6_FLAGSf 8780
#define SRV6v_SRV6_TAGf 8781
#define SRV6v_SRV6_UNUSED_1f 8782
#define SRV6v_SRV6_UPDATE_ACTIONf 8783
#define SRV6v_TTLf 8784
#define SRV6v_TUNNEL_TPID_INDEXf 8785
#define SRV6v_VLAN_ASSIGN_POLICYf 8786
#define SRV6_ENABLEf 8787
#define SRV6_FLAGS_DEFAULTf 8788
#define SRV6_FLAGS_PROTECTION_UPDATEf 8789
#define SRV6_FUNCTION_MASKf 8790
#define SRV6_LOCATOR_MASK_HIf 8791
#define SRV6_LOCATOR_MASK_LOf 8792
#define SRV6_MY_LOCAL_SID_1v_ACTIONf 8793
#define SRV6_MY_LOCAL_SID_1v_ACTION_OVERRIDEf 8794
#define SRV6_MY_LOCAL_SID_1v_ALLOWED_PORT_BITMAP_PROFILEf 8795
#define SRV6_MY_LOCAL_SID_1v_BFD_ENABLEf 8796
#define SRV6_MY_LOCAL_SID_1v_DATA_1f 8797
#define SRV6_MY_LOCAL_SID_1v_DONOT_CHANGE_INNER_HDR_DSCPf 8798
#define SRV6_MY_LOCAL_SID_1v_DO_NOT_TERMINATE_INNER_L2f 8799
#define SRV6_MY_LOCAL_SID_1v_FLEX_CTR_ACTIONf 8800
#define SRV6_MY_LOCAL_SID_1v_FLEX_CTR_OBJECTf 8801
#define SRV6_MY_LOCAL_SID_1v_KEY_0f 8802
#define SRV6_MY_LOCAL_SID_1v_KEY_1f 8803
#define SRV6_MY_LOCAL_SID_1v_L2f 8804
#define SRV6_MY_LOCAL_SID_1v_L3_IIFf 8805
#define SRV6_MY_LOCAL_SID_1v_L3_IIF_VALIDf 8806
#define SRV6_MY_LOCAL_SID_1v_L3_V4f 8807
#define SRV6_MY_LOCAL_SID_1v_L3_V6f 8808
#define SRV6_MY_LOCAL_SID_1v_NEXT_SID_SELECTf 8809
#define SRV6_MY_LOCAL_SID_1v_OAM_COPY_TO_CPUf 8810
#define SRV6_MY_LOCAL_SID_1v_OAM_DROPf 8811
#define SRV6_MY_LOCAL_SID_1v_PSPf 8812
#define SRV6_MY_LOCAL_SID_1v_RESERVEDf 8813
#define SRV6_MY_LOCAL_SID_1v_RESERVED_KEY_PADDINGf 8814
#define SRV6_MY_LOCAL_SID_1v_SID_ACTIONf 8815
#define SRV6_MY_LOCAL_SID_1v_SID_LOCATOR_LWRf 8816
#define SRV6_MY_LOCAL_SID_1v_SID_LOCATOR_UPRf 8817
#define SRV6_MY_LOCAL_SID_1v_TUNNEL_CLASS_IDf 8818
#define SRV6_MY_LOCAL_SID_1v_USE_OUTER_HDR_DSCPf 8819
#define SRV6_MY_LOCAL_SID_1v_USE_OUTER_HDR_TTLf 8820
#define SRV6_MY_LOCAL_SID_2v_ACTIONf 8821
#define SRV6_MY_LOCAL_SID_2v_DATA_0f 8822
#define SRV6_MY_LOCAL_SID_2v_DONOT_CHANGE_INNER_HDR_DSCPf 8823
#define SRV6_MY_LOCAL_SID_2v_KEY_0f 8824
#define SRV6_MY_LOCAL_SID_2v_L2f 8825
#define SRV6_MY_LOCAL_SID_2v_L3_IIF_VALIDf 8826
#define SRV6_MY_LOCAL_SID_2v_L3_V4f 8827
#define SRV6_MY_LOCAL_SID_2v_L3_V6f 8828
#define SRV6_MY_LOCAL_SID_2v_NEXT_SID_SELECTf 8829
#define SRV6_MY_LOCAL_SID_2v_OAM_COPY_TO_CPUf 8830
#define SRV6_MY_LOCAL_SID_2v_OAM_DROPf 8831
#define SRV6_MY_LOCAL_SID_2v_PSPf 8832
#define SRV6_MY_LOCAL_SID_2v_RESERVED_0f 8833
#define SRV6_MY_LOCAL_SID_2v_RESERVED_KEY_PADDINGf 8834
#define SRV6_MY_LOCAL_SID_2v_SID_ACTIONf 8835
#define SRV6_MY_LOCAL_SID_2v_SID_FUNCTIONf 8836
#define SRV6_MY_LOCAL_SID_2v_USE_OUTER_HDR_DSCPf 8837
#define SRV6_MY_LOCAL_SID_2v_USE_OUTER_HDR_TTLf 8838
#define SRV6_MY_LOCAL_SID_2v_VRFf 8839
#define SRV6_MY_LOCAL_SID_2v_VRF_VALIDf 8840
#define SRV6_PROC_ERROR_TOCPUf 8841
#define SRV6_TAG_DEFAULTf 8842
#define SRV6_TAG_SELECTf 8843
#define SRV6_VALIDATION_ERROR_TOCPUf 8844
#define SS_DATAf 8845
#define STACK_ERRORf 8846
#define STALL_TXf 8847
#define STARTf 8848
#define STARTING_ADDRESSf 8849
#define STARTTRANSDELAYf 8850
#define START_BITf 8851
#define START_BLOCK_OPf 8852
#define START_CELLf 8853
#define START_CFAP_INITf 8854
#define START_IDXf 8855
#define START_THRESHf 8856
#define START_TIMEf 8857
#define START_TRIGGER_TYPEf 8858
#define STATf 8859
#define STATEf 8860
#define STATICMOVE_TOCPUf 8861
#define STATUSf 8862
#define STATUS_SELf 8863
#define STAT_8_0f 8864
#define STAT_MODEf 8865
#define STAT_RESETf 8866
#define STAT_SELECTf 8867
#define STAT_UPDATEf 8868
#define STGf 8869
#define STG_CHECK_ENABLEf 8870
#define STKPTRf 8871
#define STNMOVE_ON_L2SRC_DISCf 8872
#define STOP_COOLOFFf 8873
#define STOP_DUE_TO_BUFFER_ACTIVITYf 8874
#define STOP_DUE_TO_EBFF_BACKUPf 8875
#define STOP_THRESHf 8876
#define STOP_TRIGGER_TYPEf 8877
#define STRAP_BISR_BYPASS_AUTOLOADf 8878
#define STRAP_BOOT_DEVf 8879
#define STRAP_DDR_TYPEf 8880
#define STRAP_IPROC_PCIE0_USER_FORCE_GENf 8881
#define STRAP_IPROC_PCIE0_USER_FORCE_LANEf 8882
#define STRAP_IPROC_PCIE0_USER_RC_MODEf 8883
#define STRAP_IPROC_PCIE_USER_DEVICE_IDf 8884
#define STRAP_NAND_PAGEf 8885
#define STRAP_NAND_TYPEf 8886
#define STRAP_PCIE_MODEf 8887
#define STRAP_USB3_PCIE_SELf 8888
#define STRENGTHf 8889
#define STRICT_PREAMBLEf 8890
#define STRICT_SFDf 8891
#define STRIP_CRCf 8892
#define STRIP_PAD_ENf 8893
#define STWT_ADDR_DECODE_ERRf 8894
#define SUB_SEL_DLB_ECMPf 8895
#define SUB_SEL_ECMPf 8896
#define SUB_SEL_ENTROPY_LABELf 8897
#define SUB_SEL_L2_ECMPf 8898
#define SUB_SEL_LBID_OR_ENTROPY_LABELf 8899
#define SUB_SEL_MPLS_ECMPf 8900
#define SUB_SEL_PLFSf 8901
#define SUB_SEL_RH_ECMPf 8902
#define SUB_SEL_TRUNKf 8903
#define SUB_SEL_TRUNK_NONUCf 8904
#define SUB_SEL_TRUNK_UCf 8905
#define SUB_SEL_WECMPf 8906
#define SUB_TUNNEL_TYPEf 8907
#define SUMMARY_ENDIANESSf 8908
#define SUMMARY_UPDATE_INTERVALf 8909
#define SUM_GOODf 8910
#define SUM_LINK_INTERRUPTION_STATUSf 8911
#define SUM_LOCAL_FAULT_STATUSf 8912
#define SUM_REMOTE_FAULT_STATUSf 8913
#define SUM_RX_CDC_DOUBLE_BIT_ERRf 8914
#define SUM_RX_CDC_SINGLE_BIT_ERRf 8915
#define SUM_RX_MSG_OVERFLOWf 8916
#define SUM_RX_PKT_OVERFLOWf 8917
#define SUM_TS_ENTRY_VALIDf 8918
#define SUM_TX_CDC_DOUBLE_BIT_ERRf 8919
#define SUM_TX_CDC_SINGLE_BIT_ERRf 8920
#define SUM_TX_LLFC_MSG_OVERFLOWf 8921
#define SUM_TX_PKT_OVERFLOWf 8922
#define SUM_TX_PKT_UNDERFLOWf 8923
#define SUM_TX_TS_FIFO_OVERFLOWf 8924
#define SURPLUS_CNTf 8925
#define SURPLUS_CNT_CLEARf 8926
#define SVL_ENABLEf 8927
#define SWD_ENABLEf 8928
#define SWITCHIDf 8929
#define SW_CFG_SELf 8930
#define SW_DO_MEASUREf 8931
#define SW_EOP_BUFFER_Bf 8932
#define SW_EOP_BUFFER_B_PARITY_FORCE_ERRf 8933
#define SW_LINK_STATUSf 8934
#define SW_LVM_OVERRIDEf 8935
#define SW_LVM_OVERRIDE_SELECTf 8936
#define SW_MDONE_INTR_CLEARf 8937
#define SW_OVERRIDE_PORT_MAPf 8938
#define SW_PORT_STATEf 8939
#define SW_PROGRAMMABLE_PERTSBf 8940
#define SW_RESETf 8941
#define SW_RESET_Nf 8942
#define SW_RST_ENf 8943
#define SW_SENSOR_IDXf 8944
#define SW_SEQ_RST_DONEf 8945
#define SW_SEQ_RST_TIMEOUT_DURATIONf 8946
#define SW_SEQ_RST_TIMEOUT_STATUSf 8947
#define SW_TAKEOVERf 8948
#define SYMBOL_INTERLEAVEf 8949
#define SYMERR_THRESHOLDf 8950
#define SYMERR_WINDOWf 8951
#define SYMMETRIC_HASH_IPV4_Af 8952
#define SYMMETRIC_HASH_IPV4_Bf 8953
#define SYMMETRIC_HASH_IPV6_Af 8954
#define SYMMETRIC_HASH_IPV6_Bf 8955
#define SYMMETRIC_HASH_SUPPRESS_UNIDIR_FIELDS_Af 8956
#define SYMMETRIC_HASH_SUPPRESS_UNIDIR_FIELDS_Bf 8957
#define SYM_ERRf 8958
#define SYNCE_IO_SEL_CTRLf 8959
#define SYNCE_IO_SRC_CTRLf 8960
#define SYSRESETREQf 8961
#define SYS_TICK_CALIBf 8962
#define SYS_TICK_CLKENf 8963
#define S_IP_ADDR_0f 8964
#define S_IP_ADDR_1f 8965
#define S_RSV_0f 8966
#define S_VALUEf 8967
#define S_VRFf 8968
#define Tf 8969
#define T0_SOP_IFP_TO_ISW_PT_HWY_FIFO_ECC_CORRUPTf 8970
#define T0_SOP_IFP_TO_ISW_PT_HWY_FIFO_ECC_ENf 8971
#define T0_SOP_IFP_TO_ISW_PT_HWY_FIFO_EN_COR_ERR_RPTf 8972
#define T0_SOP_IFWD1_TO_ISW_PT_HWY_FIFO_ECC_CORRUPTf 8973
#define T0_SOP_IFWD1_TO_ISW_PT_HWY_FIFO_ECC_ENf 8974
#define T0_SOP_IFWD1_TO_ISW_PT_HWY_FIFO_EN_COR_ERR_RPTf 8975
#define T0_SOP_IPARS_TO_ISW_PT_HWY_FIFO_ECC_CORRUPTf 8976
#define T0_SOP_IPARS_TO_ISW_PT_HWY_FIFO_ECC_ENf 8977
#define T0_SOP_IPARS_TO_ISW_PT_HWY_FIFO_EN_COR_ERR_RPTf 8978
#define T1_SOP_IFP_TO_ISW_PT_HWY_FIFO_ECC_CORRUPTf 8979
#define T1_SOP_IFP_TO_ISW_PT_HWY_FIFO_ECC_ENf 8980
#define T1_SOP_IFP_TO_ISW_PT_HWY_FIFO_EN_COR_ERR_RPTf 8981
#define T1_SOP_IFWD1_TO_ISW_PT_HWY_FIFO_ECC_CORRUPTf 8982
#define T1_SOP_IFWD1_TO_ISW_PT_HWY_FIFO_ECC_ENf 8983
#define T1_SOP_IFWD1_TO_ISW_PT_HWY_FIFO_EN_COR_ERR_RPTf 8984
#define T1_SOP_IPARS_TO_ISW_PT_HWY_FIFO_ECC_CORRUPTf 8985
#define T1_SOP_IPARS_TO_ISW_PT_HWY_FIFO_ECC_ENf 8986
#define T1_SOP_IPARS_TO_ISW_PT_HWY_FIFO_EN_COR_ERR_RPTf 8987
#define TABLE_FIELDSf 8988
#define TABLE_FIELDS_0f 8989
#define TABLE_FIELDS_1f 8990
#define TABLE_FIELDS_2f 8991
#define TABLE_FIELDS_3f 8992
#define TAG_ACTION_PROFILE_PTRf 8993
#define TAG_BANK0f 8994
#define TAG_BANK1f 8995
#define TAG_BANK2f 8996
#define TAG_BANK3f 8997
#define TAG_SIZEf 8998
#define TAIL_CB_EOP_BITMAPf 8999
#define TAIL_CB_OFFSETf 9000
#define TAIL_CB_PTRf 9001
#define TAIL_CQE_INFO0f 9002
#define TAIL_CQE_INFO1f 9003
#define TAIL_CQE_INFO2f 9004
#define TAIL_CQE_INFO3f 9005
#define TAIL_CQE_INFO4f 9006
#define TAIL_IS_Af 9007
#define TAIL_IS_Bf 9008
#define TAIL_IS_Cf 9009
#define TAIL_IS_Df 9010
#define TAIL_IS_Ef 9011
#define TAIL_PARTIAL_EOP_BMP_0f 9012
#define TAIL_PARTIAL_EOP_BMP_1f 9013
#define TAIL_PARTIAL_EOP_BMP_2f 9014
#define TAIL_PARTIAL_EOP_BMP_3f 9015
#define TAIL_PARTIAL_EOP_BMP_4f 9016
#define TAIL_PARTIAL_NOT_EMPTYf 9017
#define TAIL_PARTIAL_READ_POINTERf 9018
#define TAIL_PARTIAL_WRITE_POINTERf 9019
#define TAIL_PTRf 9020
#define TAIL_PTR0f 9021
#define TAIL_PTR1f 9022
#define TAIL_PTR2f 9023
#define TCAM_DROPf 9024
#define TCAM_ECCP_KEYf 9025
#define TCAM_ECCP_MASKf 9026
#define TCAM_ECC_KEYf 9027
#define TCAM_ECC_MASKf 9028
#define TCAM_PARITY_KEYf 9029
#define TCAM_PARITY_MASKf 9030
#define TCKf 9031
#define TCM_ECC_ENf 9032
#define TCM_FORCE_DOUBLE_BIT_ERRf 9033
#define TCM_FORCE_SINGLE_BIT_ERRf 9034
#define TCM_TMf 9035
#define TCP_FLAGS_CTRL0_SEQ0_ENABLEf 9036
#define TCP_FLAGS_FIN_URG_PSH_SEQ0_ENABLEf 9037
#define TCP_FLAGS_SYN_FIN_ENABLEf 9038
#define TCP_FLAGS_SYN_FRAG_ENABLEf 9039
#define TCP_FNf 9040
#define TCP_FN_ECC_ENf 9041
#define TCP_FN_SELf 9042
#define TCP_HDR_OFFSET_EQ1_ENABLEf 9043
#define TCP_HDR_PARTIAL_ENABLEf 9044
#define TCP_SPORT_EQ_DPORT_ENABLEf 9045
#define TCT_BUFFER_CELL_REDUCTION_CYCLESf 9046
#define TCT_BUFFER_CELL_REDUCTION_NUMBERf 9047
#define TCT_ENABLEf 9048
#define TCT_ON_TO_CT_OFFSETf 9049
#define TCT_ON_TO_TCT_FAIL_TRANSITION_CNTf 9050
#define TCT_SAME_PORT_SPEEDf 9051
#define TCT_UPDATE_AGING_TIMERf 9052
#define TC_XOR_CONTROLf 9053
#define TDC_DISABLE_DITHERINGf 9054
#define TDIf 9055
#define TDOf 9056
#define TECH_PROCESSf 9057
#define TEMPLATE_IDf 9058
#define TENANT_1v_DATA_0f 9059
#define TENANT_1v_KEY_0f 9060
#define TENANT_1v_RESERVED_0f 9061
#define TENANT_1v_RESERVED_KEY_PADDINGf 9062
#define TENANT_1v_VNIDf 9063
#define TENANT_1v_VRFf 9064
#define TENANT_2v_DATA_0f 9065
#define TENANT_2v_KEY_0f 9066
#define TENANT_2v_O_SIPf 9067
#define TENANT_2v_RESERVED_0f 9068
#define TENANT_2v_RESERVED_KEY_PADDINGf 9069
#define TENANT_2v_VNIDf 9070
#define TENANT_2v_VRFf 9071
#define TENANT_3v_DATA_0f 9072
#define TENANT_3v_KEY_0f 9073
#define TENANT_3v_KEY_1f 9074
#define TENANT_3v_O_SIP_LWRf 9075
#define TENANT_3v_O_SIP_UPRf 9076
#define TENANT_3v_RESERVED_0f 9077
#define TENANT_3v_RESERVED_KEY_PADDINGf 9078
#define TENANT_3v_VNIDf 9079
#define TENANT_3v_VRFf 9080
#define TERMINAL_COUNTER_VALUEf 9081
#define TERMINATE_GRE_SHIMf 9082
#define TERM_IPV4_1v_ALLOWED_PORT_BITMAP_PROFILE_PTRf 9083
#define TERM_IPV4_1v_BFD_ENABLEf 9084
#define TERM_IPV4_1v_DATA_0f 9085
#define TERM_IPV4_1v_DONOT_CHANGE_INNER_HDR_DSCPf 9086
#define TERM_IPV4_1v_DO_NOT_TERMINATE_INNER_L2f 9087
#define TERM_IPV4_1v_IINTFf 9088
#define TERM_IPV4_1v_KEY_0f 9089
#define TERM_IPV4_1v_L3_IIFf 9090
#define TERM_IPV4_1v_O_DIPf 9091
#define TERM_IPV4_1v_PAYLOAD_IPV4f 9092
#define TERM_IPV4_1v_PAYLOAD_IPV6f 9093
#define TERM_IPV4_1v_RESERVED_0f 9094
#define TERM_IPV4_1v_RESERVED_186_185f 9095
#define TERM_IPV4_1v_RESERVED_KEY_PADDINGf 9096
#define TERM_IPV4_1v_TUNNEL_CLASS_IDf 9097
#define TERM_IPV4_1v_USE_OUTER_HDR_DSCPf 9098
#define TERM_IPV4_1v_USE_OUTER_HDR_TTLf 9099
#define TERM_IPV4_1v_VERIFY_INNER_MACf 9100
#define TERM_IPV4_2v_ALLOWED_PORT_BITMAP_PROFILE_PTRf 9101
#define TERM_IPV4_2v_BFD_ENABLEf 9102
#define TERM_IPV4_2v_DATA_1f 9103
#define TERM_IPV4_2v_DONOT_CHANGE_INNER_HDR_DSCPf 9104
#define TERM_IPV4_2v_DO_NOT_TERMINATE_INNER_L2f 9105
#define TERM_IPV4_2v_IINTFf 9106
#define TERM_IPV4_2v_KEY_0f 9107
#define TERM_IPV4_2v_L3_IIFf 9108
#define TERM_IPV4_2v_O_DIPf 9109
#define TERM_IPV4_2v_O_SIPf 9110
#define TERM_IPV4_2v_PAYLOAD_IPV4f 9111
#define TERM_IPV4_2v_PAYLOAD_IPV6f 9112
#define TERM_IPV4_2v_RESERVED_0f 9113
#define TERM_IPV4_2v_RESERVED_1f 9114
#define TERM_IPV4_2v_RESERVED_186_185f 9115
#define TERM_IPV4_2v_RESERVED_KEY_PADDINGf 9116
#define TERM_IPV4_2v_TUNNEL_CLASS_IDf 9117
#define TERM_IPV4_2v_USE_OUTER_HDR_DSCPf 9118
#define TERM_IPV4_2v_USE_OUTER_HDR_TTLf 9119
#define TERM_IPV4_2v_VERIFY_INNER_MACf 9120
#define TERM_IPV6_1v_ALLOWED_PORT_BITMAP_PROFILE_PTRf 9121
#define TERM_IPV6_1v_BFD_ENABLEf 9122
#define TERM_IPV6_1v_DATA_0f 9123
#define TERM_IPV6_1v_DONOT_CHANGE_INNER_HDR_DSCPf 9124
#define TERM_IPV6_1v_DO_NOT_TERMINATE_INNER_L2f 9125
#define TERM_IPV6_1v_IINTFf 9126
#define TERM_IPV6_1v_KEY_0f 9127
#define TERM_IPV6_1v_KEY_1f 9128
#define TERM_IPV6_1v_L3_IIFf 9129
#define TERM_IPV6_1v_O_DIP_LWRf 9130
#define TERM_IPV6_1v_O_DIP_UPRf 9131
#define TERM_IPV6_1v_PAYLOAD_IPV4f 9132
#define TERM_IPV6_1v_PAYLOAD_IPV6f 9133
#define TERM_IPV6_1v_RESERVED_1f 9134
#define TERM_IPV6_1v_RESERVED_378_377f 9135
#define TERM_IPV6_1v_RESERVED_KEY_PADDING_1f 9136
#define TERM_IPV6_1v_TUNNEL_CLASS_IDf 9137
#define TERM_IPV6_1v_USE_OUTER_HDR_DSCPf 9138
#define TERM_IPV6_1v_USE_OUTER_HDR_TTLf 9139
#define TERM_IPV6_1v_VERIFY_INNER_MACf 9140
#define TERM_IPV6_2v_ALLOWED_PORT_BITMAP_PROFILE_PTRf 9141
#define TERM_IPV6_2v_BFD_ENABLEf 9142
#define TERM_IPV6_2v_DATA_0f 9143
#define TERM_IPV6_2v_DONOT_CHANGE_INNER_HDR_DSCPf 9144
#define TERM_IPV6_2v_DO_NOT_TERMINATE_INNER_L2f 9145
#define TERM_IPV6_2v_IINTFf 9146
#define TERM_IPV6_2v_KEY_0f 9147
#define TERM_IPV6_2v_KEY_1f 9148
#define TERM_IPV6_2v_KEY_2f 9149
#define TERM_IPV6_2v_L3_IIFf 9150
#define TERM_IPV6_2v_O_DIP_LWRf 9151
#define TERM_IPV6_2v_O_DIP_UPRf 9152
#define TERM_IPV6_2v_O_SIP_LWRf 9153
#define TERM_IPV6_2v_O_SIP_UPRf 9154
#define TERM_IPV6_2v_PAYLOAD_IPV4f 9155
#define TERM_IPV6_2v_PAYLOAD_IPV6f 9156
#define TERM_IPV6_2v_RESERVED_2f 9157
#define TERM_IPV6_2v_RESERVED_3f 9158
#define TERM_IPV6_2v_RESERVED_378_377f 9159
#define TERM_IPV6_2v_RESERVED_KEY_PADDING_2f 9160
#define TERM_IPV6_2v_TUNNEL_CLASS_IDf 9161
#define TERM_IPV6_2v_USE_OUTER_HDR_DSCPf 9162
#define TERM_IPV6_2v_USE_OUTER_HDR_TTLf 9163
#define TERM_IPV6_2v_VERIFY_INNER_MACf 9164
#define TESTBUF_ENf 9165
#define TESTBUF_LOWPWR_ENf 9166
#define TESTBUF_RESADJf 9167
#define TESTBUF_SELf 9168
#define TEST_ENABLEf 9169
#define TEST_INPUTf 9170
#define TEST_INTERVALf 9171
#define TEST_MODEf 9172
#define TEST_OUTPUTf 9173
#define TEST_SELf 9174
#define TGIDf 9175
#define TGID_MASKf 9176
#define TG_SIZEf 9177
#define THDI0_INT_INST_ENf 9178
#define THDI0_INT_INST_SETf 9179
#define THDI0_INT_INST_STATf 9180
#define THDI1_INT_INST_ENf 9181
#define THDI1_INT_INST_SETf 9182
#define THDI1_INT_INST_STATf 9183
#define THDI_INT_ENf 9184
#define THDI_INT_SETf 9185
#define THDI_INT_STATf 9186
#define THDI_MIN_COUNTf 9187
#define THDI_MIN_SIZEf 9188
#define THDI_NA_COUNTf 9189
#define THDI_NA_SIZEf 9190
#define THDI_SHARED_COUNTf 9191
#define THDI_SH_SIZEf 9192
#define THDI_TYPEf 9193
#define THDO0_INT_INST_ENf 9194
#define THDO0_INT_INST_SETf 9195
#define THDO0_INT_INST_STATf 9196
#define THDO1_INT_INST_ENf 9197
#define THDO1_INT_INST_SETf 9198
#define THDO1_INT_INST_STATf 9199
#define THDO_INT_ENf 9200
#define THDO_INT_SETf 9201
#define THDO_INT_STATf 9202
#define THDR0_INT_INST_ENf 9203
#define THDR0_INT_INST_SETf 9204
#define THDR0_INT_INST_STATf 9205
#define THDR1_INT_INST_ENf 9206
#define THDR1_INT_INST_SETf 9207
#define THDR1_INT_INST_STATf 9208
#define THDR_DROPf 9209
#define THDR_INT_ENf 9210
#define THDR_INT_SETf 9211
#define THDR_INT_STATf 9212
#define THD_SELf 9213
#define THIS_PORT_CAL_SLOT_BITMAPf 9214
#define THIS_PORT_NUMBERf 9215
#define THIS_PORT_SPEEDf 9216
#define THIS_SLOT_VALIDf 9217
#define THRESHOLDf 9218
#define THRESHOLD_BYTESf 9219
#define THRESHOLD_MAX0_STATUSf 9220
#define THRESHOLD_MAX0_STATUS_CLEARf 9221
#define THRESHOLD_MAX1_STATUSf 9222
#define THRESHOLD_MAX1_STATUS_CLEARf 9223
#define THRESHOLD_MIN0_STATUSf 9224
#define THRESHOLD_MIN0_STATUS_CLEARf 9225
#define THRESHOLD_MIN1_STATUSf 9226
#define THRESHOLD_MIN1_STATUS_CLEARf 9227
#define THRESHOLD_WARNING0_STATUSf 9228
#define THRESHOLD_WARNING0_STATUS_CLEARf 9229
#define THRESHOLD_WARNING1_STATUSf 9230
#define THRESHOLD_WARNING1_STATUS_CLEARf 9231
#define THRESH_HIf 9232
#define THRESH_LOf 9233
#define THROT_DENOMf 9234
#define THROT_NUMf 9235
#define THRSH_EN_LVT11f 9236
#define THRSH_EN_LVT8f 9237
#define THRSH_EN_SVT11f 9238
#define THRSH_EN_SVT8f 9239
#define THRSH_EN_ULVT11f 9240
#define THRSH_EN_ULVT8f 9241
#define TICK_UNIT_PFC0f 9242
#define TICK_UNIT_PFC1f 9243
#define TICK_UNIT_PFC2f 9244
#define TICK_UNIT_PFC3f 9245
#define TICK_UNIT_PFC4f 9246
#define TICK_UNIT_PFC5f 9247
#define TICK_UNIT_PFC6f 9248
#define TICK_UNIT_PFC7f 9249
#define TILE_NUMf 9250
#define TIMEOUTf 9251
#define TIMEOUT_COUNTf 9252
#define TIMEOUT_COUNT_MSB_BITSf 9253
#define TIMEOUT_CYCLESf 9254
#define TIMEOUT_VALf 9255
#define TIMERf 9256
#define TIMESTAMPf 9257
#define TIMESTAMPING_MODEf 9258
#define TIMESTAMP_CNT_ENf 9259
#define TIMESTAMP_PAGE_BITSf 9260
#define TIMESTAMP_SETf 9261
#define TIMESTAMP_SET_ENABLEf 9262
#define TIMESTAMP_TA_NSECf 9263
#define TIMESTAMP_TOD_NSECf 9264
#define TIMESTAMP_TOD_SECf 9265
#define TIME_DOMAIN_FIELDf 9266
#define TIME_DOMAIN_SELf 9267
#define TIME_STAMPf 9268
#define TIMING_THIGH_100KHZf 9269
#define TIMING_THIGH_400KHZf 9270
#define TIMING_TLOW_100KHZf 9271
#define TIMING_TLOW_400KHZf 9272
#define TLB_BIST_STATUSf 9273
#define TMf 9274
#define TM0f 9275
#define TM1f 9276
#define TMON_CHANNELS_MAX_RST_Lf 9277
#define TMON_CHANNELS_MIN_RST_Lf 9278
#define TMON_HW_RST_HIGHTEMP_CTRL_ENf 9279
#define TMON_INTR_HIGHTEMP_CTRL_ENf 9280
#define TMON_OVERTEMP_RESET_INTR_CLEARf 9281
#define TMON_PWRDNf 9282
#define TMON_THR_INTR_CLEARf 9283
#define TMSf 9284
#define TM_DATA_MEM0f 9285
#define TM_DATA_MEM1f 9286
#define TM_HOSTRD_MEMf 9287
#define TM_HOST_MEMf 9288
#define TM_LLIST_MEMf 9289
#define TM_MEM0f 9290
#define TM_MEM1f 9291
#define TOCPU_TRUNCATION_SIZEf 9292
#define TOO_LONGf 9293
#define TOPMGMT_RSTSEQ_ENf 9294
#define TOPMGMT_RSTSEQ_TIMEOUTf 9295
#define TOP_AVS_RST_Lf 9296
#define TOP_BS_PLL0_POST_RST_Lf 9297
#define TOP_BS_PLL0_RST_Lf 9298
#define TOP_BS_PLL1_POST_RST_Lf 9299
#define TOP_BS_PLL1_RST_Lf 9300
#define TOP_CORE_PLL_POST_RST_Lf 9301
#define TOP_CORE_PLL_RST_Lf 9302
#define TOP_EP_RST_Lf 9303
#define TOP_HALF_CHIP_MODEf 9304
#define TOP_HALF_CHIP_MODE_NUMf 9305
#define TOP_IPROC_PLL_POST_RST_Lf 9306
#define TOP_IPROC_PLL_RST_Lf 9307
#define TOP_IP_RST_Lf 9308
#define TOP_MMU_RST_Lf 9309
#define TOP_PM0_RST_Lf 9310
#define TOP_PM10_RST_Lf 9311
#define TOP_PM11_RST_Lf 9312
#define TOP_PM12_RST_Lf 9313
#define TOP_PM13_RST_Lf 9314
#define TOP_PM14_RST_Lf 9315
#define TOP_PM15_RST_Lf 9316
#define TOP_PM16_RST_Lf 9317
#define TOP_PM17_RST_Lf 9318
#define TOP_PM18_RST_Lf 9319
#define TOP_PM19_RST_Lf 9320
#define TOP_PM1_RST_Lf 9321
#define TOP_PM20_RST_Lf 9322
#define TOP_PM21_RST_Lf 9323
#define TOP_PM22_RST_Lf 9324
#define TOP_PM23_RST_Lf 9325
#define TOP_PM24_RST_Lf 9326
#define TOP_PM25_RST_Lf 9327
#define TOP_PM26_RST_Lf 9328
#define TOP_PM27_RST_Lf 9329
#define TOP_PM28_RST_Lf 9330
#define TOP_PM29_RST_Lf 9331
#define TOP_PM2_RST_Lf 9332
#define TOP_PM30_RST_Lf 9333
#define TOP_PM31_RST_Lf 9334
#define TOP_PM32_RST_Lf 9335
#define TOP_PM33_RST_Lf 9336
#define TOP_PM34_RST_Lf 9337
#define TOP_PM35_RST_Lf 9338
#define TOP_PM36_RST_Lf 9339
#define TOP_PM37_RST_Lf 9340
#define TOP_PM38_RST_Lf 9341
#define TOP_PM39_RST_Lf 9342
#define TOP_PM3_RST_Lf 9343
#define TOP_PM40_RST_Lf 9344
#define TOP_PM41_RST_Lf 9345
#define TOP_PM42_RST_Lf 9346
#define TOP_PM43_RST_Lf 9347
#define TOP_PM44_RST_Lf 9348
#define TOP_PM45_RST_Lf 9349
#define TOP_PM46_RST_Lf 9350
#define TOP_PM47_RST_Lf 9351
#define TOP_PM48_RST_Lf 9352
#define TOP_PM49_RST_Lf 9353
#define TOP_PM4_RST_Lf 9354
#define TOP_PM50_RST_Lf 9355
#define TOP_PM51_RST_Lf 9356
#define TOP_PM52_RST_Lf 9357
#define TOP_PM53_RST_Lf 9358
#define TOP_PM54_RST_Lf 9359
#define TOP_PM55_RST_Lf 9360
#define TOP_PM56_RST_Lf 9361
#define TOP_PM57_RST_Lf 9362
#define TOP_PM58_RST_Lf 9363
#define TOP_PM59_RST_Lf 9364
#define TOP_PM5_RST_Lf 9365
#define TOP_PM60_RST_Lf 9366
#define TOP_PM61_RST_Lf 9367
#define TOP_PM62_RST_Lf 9368
#define TOP_PM63_RST_Lf 9369
#define TOP_PM6_RST_Lf 9370
#define TOP_PM7_RST_Lf 9371
#define TOP_PM8_RST_Lf 9372
#define TOP_PM9_RST_Lf 9373
#define TOP_PM_MGMT_RST_Lf 9374
#define TOP_PP_PLL_POST_RST_Lf 9375
#define TOP_PP_PLL_RST_Lf 9376
#define TOP_TS_PLL_POST_RST_Lf 9377
#define TOP_TS_PLL_RST_Lf 9378
#define TOP_TS_RST_Lf 9379
#define TOQ_CELL_INFOf 9380
#define TOQ_CQEB_INT_ENf 9381
#define TOQ_CQEB_INT_SETf 9382
#define TOQ_CQEB_INT_STATf 9383
#define TOQ_CREDIT_OVERFLOWf 9384
#define TOQ_CREDIT_UNDERFLOWf 9385
#define TOQ_Q_INT_ENf 9386
#define TOQ_Q_INT_SETf 9387
#define TOQ_Q_INT_STATf 9388
#define TOS_FNf 9389
#define TOS_FN_ECC_ENf 9390
#define TOS_FN_SELf 9391
#define TOTALCOUNTf 9392
#define TOTALCOUNT_MONf 9393
#define TOTAL_BUFFER_COUNTf 9394
#define TOTAL_COUNTf 9395
#define TOTAL_PORT_QSIZE_THRESHOLDf 9396
#define TOTAL_PORT_QSIZE_THRESHOLD_SCALING_FACTORf 9397
#define TOTAL_QSIZE_WEIGHTf 9398
#define TPIDf 9399
#define TPID_SELf 9400
#define TP_MODE_ENf 9401
#define TRACE_TYPE_INCREMENTALf 9402
#define TRACE_TYPE_INCREMENTAL_VALIDf 9403
#define TRACKING_MODEf 9404
#define TRACK_MODEf 9405
#define TRAINING_ENf 9406
#define TRANSIT_DELAY_MODEf 9407
#define TRAN_TYPEf 9408
#define TRIGGER_DATAf 9409
#define TRIGGER_DATA_CONDITION_MASKf 9410
#define TRIGGER_DATA_START_TIMEf 9411
#define TRIGGER_DATA_START_VALUEf 9412
#define TRIGGER_DATA_STOP_VALUEf 9413
#define TRIGGER_ENABLEf 9414
#define TRSTf 9415
#define TRUNCATE_CPU_COPYf 9416
#define TRUNCATE_MIRROR_COPYf 9417
#define TRUNK_BITMAPf 9418
#define TRUNK_BITMAP_TABLEf 9419
#define TRUNK_MEMBER_0f 9420
#define TRUNK_MEMBER_1f 9421
#define TRUNK_MEMBER_10f 9422
#define TRUNK_MEMBER_11f 9423
#define TRUNK_MEMBER_12f 9424
#define TRUNK_MEMBER_13f 9425
#define TRUNK_MEMBER_14f 9426
#define TRUNK_MEMBER_15f 9427
#define TRUNK_MEMBER_16f 9428
#define TRUNK_MEMBER_17f 9429
#define TRUNK_MEMBER_18f 9430
#define TRUNK_MEMBER_19f 9431
#define TRUNK_MEMBER_2f 9432
#define TRUNK_MEMBER_20f 9433
#define TRUNK_MEMBER_21f 9434
#define TRUNK_MEMBER_22f 9435
#define TRUNK_MEMBER_23f 9436
#define TRUNK_MEMBER_24f 9437
#define TRUNK_MEMBER_25f 9438
#define TRUNK_MEMBER_26f 9439
#define TRUNK_MEMBER_27f 9440
#define TRUNK_MEMBER_28f 9441
#define TRUNK_MEMBER_29f 9442
#define TRUNK_MEMBER_3f 9443
#define TRUNK_MEMBER_30f 9444
#define TRUNK_MEMBER_31f 9445
#define TRUNK_MEMBER_32f 9446
#define TRUNK_MEMBER_33f 9447
#define TRUNK_MEMBER_34f 9448
#define TRUNK_MEMBER_35f 9449
#define TRUNK_MEMBER_36f 9450
#define TRUNK_MEMBER_37f 9451
#define TRUNK_MEMBER_38f 9452
#define TRUNK_MEMBER_39f 9453
#define TRUNK_MEMBER_4f 9454
#define TRUNK_MEMBER_40f 9455
#define TRUNK_MEMBER_41f 9456
#define TRUNK_MEMBER_42f 9457
#define TRUNK_MEMBER_43f 9458
#define TRUNK_MEMBER_44f 9459
#define TRUNK_MEMBER_45f 9460
#define TRUNK_MEMBER_46f 9461
#define TRUNK_MEMBER_47f 9462
#define TRUNK_MEMBER_48f 9463
#define TRUNK_MEMBER_49f 9464
#define TRUNK_MEMBER_5f 9465
#define TRUNK_MEMBER_50f 9466
#define TRUNK_MEMBER_51f 9467
#define TRUNK_MEMBER_52f 9468
#define TRUNK_MEMBER_53f 9469
#define TRUNK_MEMBER_54f 9470
#define TRUNK_MEMBER_55f 9471
#define TRUNK_MEMBER_56f 9472
#define TRUNK_MEMBER_57f 9473
#define TRUNK_MEMBER_58f 9474
#define TRUNK_MEMBER_59f 9475
#define TRUNK_MEMBER_6f 9476
#define TRUNK_MEMBER_60f 9477
#define TRUNK_MEMBER_61f 9478
#define TRUNK_MEMBER_62f 9479
#define TRUNK_MEMBER_63f 9480
#define TRUNK_MEMBER_7f 9481
#define TRUNK_MEMBER_8f 9482
#define TRUNK_MEMBER_9f 9483
#define TRUNK_MODEf 9484
#define TRUST_DOT1Pf 9485
#define TRUST_DOT1P_PTRf 9486
#define TRUST_DSCPf 9487
#define TRUST_DSCP_PTRf 9488
#define TRUST_DSCP_V4f 9489
#define TRUST_DSCP_V6f 9490
#define TRUST_INCOMING_VIDf 9491
#define TRUST_MPLS_TCf 9492
#define TS0_Lf 9493
#define TS0_Uf 9494
#define TS1_Lf 9495
#define TS1_Mf 9496
#define TS1_Uf 9497
#define TSC_0_DISABLE_STATUSf 9498
#define TSC_0_ENABLEf 9499
#define TSC_10_DISABLE_STATUSf 9500
#define TSC_10_ENABLEf 9501
#define TSC_11_DISABLE_STATUSf 9502
#define TSC_11_ENABLEf 9503
#define TSC_12_DISABLE_STATUSf 9504
#define TSC_12_ENABLEf 9505
#define TSC_13_DISABLE_STATUSf 9506
#define TSC_13_ENABLEf 9507
#define TSC_14_DISABLE_STATUSf 9508
#define TSC_14_ENABLEf 9509
#define TSC_15_DISABLE_STATUSf 9510
#define TSC_15_ENABLEf 9511
#define TSC_16_DISABLE_STATUSf 9512
#define TSC_16_ENABLEf 9513
#define TSC_17_DISABLE_STATUSf 9514
#define TSC_17_ENABLEf 9515
#define TSC_18_DISABLE_STATUSf 9516
#define TSC_18_ENABLEf 9517
#define TSC_19_DISABLE_STATUSf 9518
#define TSC_19_ENABLEf 9519
#define TSC_1_DISABLE_STATUSf 9520
#define TSC_1_ENABLEf 9521
#define TSC_20_DISABLE_STATUSf 9522
#define TSC_20_ENABLEf 9523
#define TSC_21_DISABLE_STATUSf 9524
#define TSC_21_ENABLEf 9525
#define TSC_22_DISABLE_STATUSf 9526
#define TSC_22_ENABLEf 9527
#define TSC_23_DISABLE_STATUSf 9528
#define TSC_23_ENABLEf 9529
#define TSC_24_DISABLE_STATUSf 9530
#define TSC_24_ENABLEf 9531
#define TSC_25_DISABLE_STATUSf 9532
#define TSC_25_ENABLEf 9533
#define TSC_26_DISABLE_STATUSf 9534
#define TSC_26_ENABLEf 9535
#define TSC_27_DISABLE_STATUSf 9536
#define TSC_27_ENABLEf 9537
#define TSC_28_DISABLE_STATUSf 9538
#define TSC_28_ENABLEf 9539
#define TSC_29_DISABLE_STATUSf 9540
#define TSC_29_ENABLEf 9541
#define TSC_2_DISABLE_STATUSf 9542
#define TSC_2_ENABLEf 9543
#define TSC_30_DISABLE_STATUSf 9544
#define TSC_30_ENABLEf 9545
#define TSC_31_DISABLE_STATUSf 9546
#define TSC_31_ENABLEf 9547
#define TSC_32_DISABLE_STATUSf 9548
#define TSC_32_ENABLEf 9549
#define TSC_33_DISABLE_STATUSf 9550
#define TSC_33_ENABLEf 9551
#define TSC_34_DISABLE_STATUSf 9552
#define TSC_34_ENABLEf 9553
#define TSC_35_DISABLE_STATUSf 9554
#define TSC_35_ENABLEf 9555
#define TSC_36_DISABLE_STATUSf 9556
#define TSC_36_ENABLEf 9557
#define TSC_37_DISABLE_STATUSf 9558
#define TSC_37_ENABLEf 9559
#define TSC_38_DISABLE_STATUSf 9560
#define TSC_38_ENABLEf 9561
#define TSC_39_DISABLE_STATUSf 9562
#define TSC_39_ENABLEf 9563
#define TSC_3_DISABLE_STATUSf 9564
#define TSC_3_ENABLEf 9565
#define TSC_40_DISABLE_STATUSf 9566
#define TSC_40_ENABLEf 9567
#define TSC_41_DISABLE_STATUSf 9568
#define TSC_41_ENABLEf 9569
#define TSC_42_DISABLE_STATUSf 9570
#define TSC_42_ENABLEf 9571
#define TSC_43_DISABLE_STATUSf 9572
#define TSC_43_ENABLEf 9573
#define TSC_44_DISABLE_STATUSf 9574
#define TSC_44_ENABLEf 9575
#define TSC_45_DISABLE_STATUSf 9576
#define TSC_45_ENABLEf 9577
#define TSC_46_DISABLE_STATUSf 9578
#define TSC_46_ENABLEf 9579
#define TSC_47_DISABLE_STATUSf 9580
#define TSC_47_ENABLEf 9581
#define TSC_48_DISABLE_STATUSf 9582
#define TSC_48_ENABLEf 9583
#define TSC_49_DISABLE_STATUSf 9584
#define TSC_49_ENABLEf 9585
#define TSC_4_DISABLE_STATUSf 9586
#define TSC_4_ENABLEf 9587
#define TSC_50_DISABLE_STATUSf 9588
#define TSC_50_ENABLEf 9589
#define TSC_51_DISABLE_STATUSf 9590
#define TSC_51_ENABLEf 9591
#define TSC_52_DISABLE_STATUSf 9592
#define TSC_52_ENABLEf 9593
#define TSC_53_DISABLE_STATUSf 9594
#define TSC_53_ENABLEf 9595
#define TSC_54_DISABLE_STATUSf 9596
#define TSC_54_ENABLEf 9597
#define TSC_55_DISABLE_STATUSf 9598
#define TSC_55_ENABLEf 9599
#define TSC_56_DISABLE_STATUSf 9600
#define TSC_56_ENABLEf 9601
#define TSC_57_DISABLE_STATUSf 9602
#define TSC_57_ENABLEf 9603
#define TSC_58_DISABLE_STATUSf 9604
#define TSC_58_ENABLEf 9605
#define TSC_59_DISABLE_STATUSf 9606
#define TSC_59_ENABLEf 9607
#define TSC_5_DISABLE_STATUSf 9608
#define TSC_5_ENABLEf 9609
#define TSC_60_DISABLE_STATUSf 9610
#define TSC_60_ENABLEf 9611
#define TSC_61_DISABLE_STATUSf 9612
#define TSC_61_ENABLEf 9613
#define TSC_62_DISABLE_STATUSf 9614
#define TSC_62_ENABLEf 9615
#define TSC_63_DISABLE_STATUSf 9616
#define TSC_63_ENABLEf 9617
#define TSC_6_DISABLE_STATUSf 9618
#define TSC_6_ENABLEf 9619
#define TSC_7_DISABLE_STATUSf 9620
#define TSC_7_ENABLEf 9621
#define TSC_8_DISABLE_STATUSf 9622
#define TSC_8_ENABLEf 9623
#define TSC_9_DISABLE_STATUSf 9624
#define TSC_9_ENABLEf 9625
#define TSC_CLK_GATE_OFFf 9626
#define TSC_ECC_1B_ERRf 9627
#define TSC_ECC_2B_ERRf 9628
#define TSC_ERRf 9629
#define TSC_MGMT_ENABLEf 9630
#define TSC_PWRDWNf 9631
#define TSC_REG_ADDRf 9632
#define TSC_REG_DATAf 9633
#define TSC_REG_DATA_MASKf 9634
#define TSC_REG_WRf 9635
#define TSC_RSTBf 9636
#define TSTS_INTERRUPT_STATUSf 9637
#define TS_ECC_ERRf 9638
#define TS_ENTRY_VALIDf 9639
#define TS_ERRf 9640
#define TS_EVENT_IDf 9641
#define TS_MODEf 9642
#define TS_OSTS_ADJUSTf 9643
#define TS_OVERFLOW_INT_ENf 9644
#define TS_OVERFLOW_INT_SETf 9645
#define TS_OVERFLOW_INT_STATf 9646
#define TS_PLL_LOCKf 9647
#define TS_PORT_MAP_COR_ERR_RPTf 9648
#define TS_PORT_MAP_ECC_ENf 9649
#define TS_RX_ORIGIN_IDf 9650
#define TS_TIMER_31_0_VALUEf 9651
#define TS_TIMER_47_32_VALUEf 9652
#define TS_TIMER_OVERRIDEf 9653
#define TS_TSTS_ADJUSTf 9654
#define TS_TX_ORIGIN_IDf 9655
#define TS_UNDERFLOW_INT_ENf 9656
#define TS_UNDERFLOW_INT_SETf 9657
#define TS_UNDERFLOW_INT_STATf 9658
#define TS_USE_CS_OFFSETf 9659
#define TS_VALIDf 9660
#define TTLf 9661
#define TTL_FNf 9662
#define TTL_FN_ECC_ENf 9663
#define TTL_FN_SELf 9664
#define TTL_OVERRIDE_SETf 9665
#define TTL_OVERRIDE_SET_ENABLEf 9666
#define TTL_THRESHOLDf 9667
#define TUNNEL_1v_CFIf 9668
#define TUNNEL_1v_DATA_0f 9669
#define TUNNEL_1v_FLEX_CTR_ACTIONf 9670
#define TUNNEL_1v_FLEX_CTR_OBJECTf 9671
#define TUNNEL_1v_INNER_OTAG_ACTION_IF_NOT_PRESENTf 9672
#define TUNNEL_1v_INNER_OTAG_ACTION_IF_PRESENTf 9673
#define TUNNEL_1v_KEY_0f 9674
#define TUNNEL_1v_PRIf 9675
#define TUNNEL_1v_RESERVED_0f 9676
#define TUNNEL_1v_TPID_INDEXf 9677
#define TUNNEL_1v_VIDf 9678
#define TUNNEL_1v_VNIDf 9679
#define TUNNEL_1v_VRFf 9680
#define TUNNEL_2v_CFIf 9681
#define TUNNEL_2v_DATA_0f 9682
#define TUNNEL_2v_FLEX_CTR_ACTIONf 9683
#define TUNNEL_2v_FLEX_CTR_OBJECTf 9684
#define TUNNEL_2v_INNER_OTAG_ACTION_IF_NOT_PRESENTf 9685
#define TUNNEL_2v_INNER_OTAG_ACTION_IF_PRESENTf 9686
#define TUNNEL_2v_KEY_0f 9687
#define TUNNEL_2v_PRIf 9688
#define TUNNEL_2v_RESERVED_0f 9689
#define TUNNEL_2v_TPID_INDEXf 9690
#define TUNNEL_2v_TUNNEL_INDEXf 9691
#define TUNNEL_2v_VIDf 9692
#define TUNNEL_2v_VNIDf 9693
#define TUNNEL_2v_VRFf 9694
#define TUNNEL_CLASS_IDf 9695
#define TUNNEL_ERR_TOCPUf 9696
#define TUNNEL_INDEXf 9697
#define TUNNEL_TPID_INDEXf 9698
#define TUNNEL_TYPEf 9699
#define TUNNEL_TYPE_LOOPBACK_TYPEf 9700
#define TUNNEL_TYPE_LOOPBACK_TYPE_MASKf 9701
#define TURNAROUND_COPYTO_CPUf 9702
#define TXEVf 9703
#define TXRAMf 9704
#define TX_1588_LL_0f 9705
#define TX_1588_LL_1f 9706
#define TX_1588_LL_2f 9707
#define TX_1588_LL_3f 9708
#define TX_1588_RESERVED_0f 9709
#define TX_1588_RESERVED_1f 9710
#define TX_1588_RESERVED_2f 9711
#define TX_1588_RESERVED_3f 9712
#define TX_1588_STEP_BIT_COUNT_0f 9713
#define TX_1588_STEP_BIT_COUNT_1f 9714
#define TX_1588_STEP_BIT_COUNT_2f 9715
#define TX_1588_STEP_BIT_COUNT_3f 9716
#define TX_2STEP_1588_SEQIDf 9717
#define TX_2STEP_1588_TIMESTAMPf 9718
#define TX_2STEP_1588_VLDf 9719
#define TX_ANY_STARTf 9720
#define TX_CDC_DOUBLE_BIT_ERRf 9721
#define TX_CDC_ECC_CTRL_ENf 9722
#define TX_CDC_FORCE_DOUBLE_BIT_ERRf 9723
#define TX_CDC_FORCE_SINGLE_BIT_ERRf 9724
#define TX_CDC_MEM_CTRL_TMf 9725
#define TX_CDC_SINGLE_BIT_ERRf 9726
#define TX_CRC_CORRUPTION_MODEf 9727
#define TX_CRC_CORRUPT_ENf 9728
#define TX_ENf 9729
#define TX_ERR_CORRUPTS_CRCf 9730
#define TX_LLFC_ENf 9731
#define TX_LLFC_FC_OBJ_LOGICALf 9732
#define TX_LLFC_MSG_OVERFLOWf 9733
#define TX_LLFC_MSG_TYPE_LOGICALf 9734
#define TX_PAUSE_ENf 9735
#define TX_PFC_ENf 9736
#define TX_PFC_MMU_DISABLEf 9737
#define TX_PFC_OBM_DISABLEf 9738
#define TX_PKT_BUF_1BIT_ECCERRf 9739
#define TX_PKT_BUF_2BIT_ECCERRf 9740
#define TX_PKT_OVERFLOWf 9741
#define TX_PKT_UNDERFLOWf 9742
#define TX_PREAMBLE_LENGTHf 9743
#define TX_PROC_DROP_VECTOR_MASK_ENf 9744
#define TX_THRESHOLDf 9745
#define TX_TIMER_BYTE_ADJUSTf 9746
#define TX_TIMER_BYTE_ADJUST_ENf 9747
#define TX_TS_DELAY_REQf 9748
#define TX_TS_FIFO_OVERFLOWf 9749
#define TX_TS_PDELAY_REQf 9750
#define TX_TS_PDELAY_RESPf 9751
#define TX_TS_SYNCf 9752
#define T_MASKf 9753
#define T_PMA_INPUT_WIDTH_MODEf 9754
#define T_PMA_OUTPUT_WIDTH_MODEf 9755
#define T_PMA_START_MODEf 9756
#define T_PMA_WATERMARKf 9757
#define UC_COSf 9758
#define UC_COS1f 9759
#define UC_COS2f 9760
#define UC_COS_ERROR_INTR_ENf 9761
#define UC_COS_ERROR_INTR_OVRf 9762
#define UC_COS_ERROR_INTR_STATf 9763
#define UC_CQEB_FULL_THRESHOLDf 9764
#define UC_CQEB_OVERFLOWf 9765
#define UC_CQEB_OVERFLOW_STATf 9766
#define UC_CQEB_UNDERFLOWf 9767
#define UC_CQEB_UNDERFLOW_STATf 9768
#define UC_CQEB_USE_COUNTf 9769
#define UC_DATAf 9770
#define UC_DISABLE_SIP_LOOKUPf 9771
#define UC_DROPf 9772
#define UC_OVERFLOW_SIZEf 9773
#define UC_PROG_DONEf 9774
#define UC_Q_THRESH_CAPf 9775
#define UC_SAF_CELLS_IN_ITM_CNTRf 9776
#define UC_SAF_PKTS_IN_ITM_CNTRf 9777
#define UC_SW_COPY_DROPPEDf 9778
#define UDF1_BASE_OFFSET_0f 9779
#define UDF1_BASE_OFFSET_1f 9780
#define UDF1_BASE_OFFSET_2f 9781
#define UDF1_BASE_OFFSET_3f 9782
#define UDF1_BASE_OFFSET_4f 9783
#define UDF1_BASE_OFFSET_5f 9784
#define UDF1_BASE_OFFSET_6f 9785
#define UDF1_BASE_OFFSET_7f 9786
#define UDF1_FA_ADJUST_ENABLEf 9787
#define UDF1_OFFSET0f 9788
#define UDF1_OFFSET1f 9789
#define UDF1_OFFSET2f 9790
#define UDF1_OFFSET3f 9791
#define UDF1_OFFSET4f 9792
#define UDF1_OFFSET5f 9793
#define UDF1_OFFSET6f 9794
#define UDF1_OFFSET7f 9795
#define UDF2_BASE_OFFSET_0f 9796
#define UDF2_BASE_OFFSET_1f 9797
#define UDF2_BASE_OFFSET_2f 9798
#define UDF2_BASE_OFFSET_3f 9799
#define UDF2_BASE_OFFSET_4f 9800
#define UDF2_BASE_OFFSET_5f 9801
#define UDF2_BASE_OFFSET_6f 9802
#define UDF2_BASE_OFFSET_7f 9803
#define UDF2_FA_ADJUST_ENABLEf 9804
#define UDF2_OFFSET0f 9805
#define UDF2_OFFSET1f 9806
#define UDF2_OFFSET2f 9807
#define UDF2_OFFSET3f 9808
#define UDF2_OFFSET4f 9809
#define UDF2_OFFSET5f 9810
#define UDF2_OFFSET6f 9811
#define UDF2_OFFSET7f 9812
#define UDF_CHUNK_ID_1f 9813
#define UDF_CHUNK_ID_10f 9814
#define UDF_CHUNK_ID_11f 9815
#define UDF_CHUNK_ID_12f 9816
#define UDF_CHUNK_ID_13f 9817
#define UDF_CHUNK_ID_2f 9818
#define UDF_CHUNK_ID_3f 9819
#define UDF_CHUNK_ID_4f 9820
#define UDF_CHUNK_ID_5f 9821
#define UDF_CHUNK_ID_6f 9822
#define UDF_CHUNK_ID_7f 9823
#define UDF_CHUNK_ID_8f 9824
#define UDF_CHUNK_ID_9f 9825
#define UDF_CLASS_IDf 9826
#define UDF_MASKf 9827
#define UDF_OFFSET_ECC_ENf 9828
#define UDF_OFFSET_EN_COR_ERR_RPTf 9829
#define UDF_SELf 9830
#define UDF_SEL_1f 9831
#define UDF_SEL_10f 9832
#define UDF_SEL_11f 9833
#define UDF_SEL_12f 9834
#define UDF_SEL_13f 9835
#define UDF_SEL_2f 9836
#define UDF_SEL_3f 9837
#define UDF_SEL_4f 9838
#define UDF_SEL_5f 9839
#define UDF_SEL_6f 9840
#define UDF_SEL_7f 9841
#define UDF_SEL_8f 9842
#define UDF_SEL_9f 9843
#define UDP_DEST_PORTf 9844
#define UDP_DEST_PORT_VALIDf 9845
#define UDP_DST_PORT1f 9846
#define UDP_DST_PORT1_ENf 9847
#define UDP_DST_PORT2f 9848
#define UDP_DST_PORT2_ENf 9849
#define UDP_PORT_0f 9850
#define UDP_PORT_0_OFFSETf 9851
#define UDP_PORT_1f 9852
#define UDP_PORT_1_OFFSETf 9853
#define UDP_SPORT_EQ_DPORT_ENABLEf 9854
#define UINCf 9855
#define UMf 9856
#define UMC_IDXf 9857
#define UMC_TOCPUf 9858
#define UM_DATAf 9859
#define UM_PADf 9860
#define UM_TABLE_COUNTf 9861
#define UM_TABLE_INDEXf 9862
#define UNAVAILABLE_RESP_CONFIGf 9863
#define UNCORR_CWf 9864
#define UNDERFLOW_INTR_ENf 9865
#define UNDERFLOW_INTR_OVRf 9866
#define UNDERFLOW_INTR_STATf 9867
#define UNDF_STATUSf 9868
#define UNICAST_PKT_TYPEf 9869
#define UNICAST_PKT_VALIDf 9870
#define UNICAST_QUEUINGf 9871
#define UNKNOWN_1588_VERSION_TO_CPUf 9872
#define UNKNOWN_IPV4_MC_TOCPUf 9873
#define UNKNOWN_IPV6_MC_TOCPUf 9874
#define UNKNOWN_MCAST_BLOCK_MASKf 9875
#define UNKNOWN_MCAST_MASK_SELf 9876
#define UNKNOWN_RH_WITH_NONZERO_SL_ENf 9877
#define UNKNOWN_RH_WITH_NONZERO_SL_ERROR_TOCPUf 9878
#define UNKNOWN_TUNNEL_IPMC_DROPf 9879
#define UNKNOWN_UCAST_BLOCK_MASKf 9880
#define UNKNOWN_UCAST_MASK_SELf 9881
#define UNRESOLVEDL3SRC_TOCPUf 9882
#define UNTAGf 9883
#define UNUSED_0f 9884
#define UNUSED_1f 9885
#define UNUSED_2f 9886
#define UNUSED_3f 9887
#define UPDATE_INNER_L2f 9888
#define UPDATE_IP_LENGTHf 9889
#define UPDATE_O_FLAGf 9890
#define UPDATE_UDP_LENGTHf 9891
#define UPHASEf 9892
#define UPI_FSM_3RD_ENB_WAITf 9893
#define UPI_FSM_4TH_ENB_WAITf 9894
#define UPI_FSM_ENB_FIRST_POS2POS_WAITf 9895
#define UPI_FSM_PCM_FIRST_WAITf 9896
#define UPI_FSM_SW_EN_WAITf 9897
#define UPI_NUM_PC_CORNER_CLKSf 9898
#define UPI_NUM_PC_DEVf 9899
#define UPI_NUM_PC_VT_CLKSf 9900
#define UPI_NUM_PC_WAIT_CLKSf 9901
#define UPPERf 9902
#define UPPER_BOUNDSf 9903
#define UPPER_REGIONf 9904
#define UPR_KEYf 9905
#define UPR_KEY0f 9906
#define UPR_KEY0_COMP_V4_KEYf 9907
#define UPR_KEY0_COMP_V4_KEY_IP_ADDRf 9908
#define UPR_KEY0_COMP_V4_KEY_IP_FLAGSf 9909
#define UPR_KEY0_COMP_V4_KEY_IP_PROTf 9910
#define UPR_KEY0_COMP_V4_KEY_IP_TCP_FLAGSf 9911
#define UPR_KEY0_COMP_V4_KEY_L4_PORTf 9912
#define UPR_KEY0_COMP_V4_KEY_MAC_LWRf 9913
#define UPR_KEY0_COMP_V4_KEY_MAC_UPRf 9914
#define UPR_KEY0_COMP_V4_KEY_RSV0f 9915
#define UPR_KEY0_COMP_V4_KEY_RSV1f 9916
#define UPR_KEY0_COMP_V4_KEY_VRF_LWRf 9917
#define UPR_KEY0_COMP_V4_KEY_VRF_UPRf 9918
#define UPR_KEY0_COMP_V6_KEYf 9919
#define UPR_KEY0_COMP_V6_KEY_IP_ADDR_0f 9920
#define UPR_KEY0_COMP_V6_KEY_IP_ADDR_1f 9921
#define UPR_KEY0_COMP_V6_KEY_IP_ADDR_2f 9922
#define UPR_KEY0_COMP_V6_KEY_IP_PROTf 9923
#define UPR_KEY0_COMP_V6_KEY_IP_TCP_FLAGSf 9924
#define UPR_KEY0_COMP_V6_KEY_L4_PORTf 9925
#define UPR_KEY0_COMP_V6_KEY_RSVf 9926
#define UPR_KEY0_COMP_V6_KEY_VRFf 9927
#define UPR_KEY0_IP_ADDRf 9928
#define UPR_KEY0_KEYf 9929
#define UPR_KEY0_KEY_MODEf 9930
#define UPR_KEY0_KEY_TYPEf 9931
#define UPR_KEY0_L3MC_V4_KEYf 9932
#define UPR_KEY0_L3MC_V4_KEY_DIPf 9933
#define UPR_KEY0_L3MC_V4_KEY_L3_IIFf 9934
#define UPR_KEY0_L3MC_V4_KEY_RSV0f 9935
#define UPR_KEY0_L3MC_V4_KEY_SIP_0f 9936
#define UPR_KEY0_L3MC_V4_KEY_SIP_1f 9937
#define UPR_KEY0_L3MC_V4_KEY_VRFf 9938
#define UPR_KEY0_L3MC_V6_KEYf 9939
#define UPR_KEY0_L3MC_V6_KEY_DIP_0f 9940
#define UPR_KEY0_L3MC_V6_KEY_DIP_1f 9941
#define UPR_KEY0_L3MC_V6_KEY_DIP_2f 9942
#define UPR_KEY0_L3MC_V6_KEY_L3_IIFf 9943
#define UPR_KEY0_L3MC_V6_KEY_RSVf 9944
#define UPR_KEY0_L3MC_V6_KEY_SIP_0f 9945
#define UPR_KEY0_L3MC_V6_KEY_SIP_1f 9946
#define UPR_KEY0_L3MC_V6_KEY_VRFf 9947
#define UPR_KEY0_LPM_V4_KEYf 9948
#define UPR_KEY0_LPM_V4_KEY_IP_ADDRf 9949
#define UPR_KEY0_LPM_V4_KEY_RSVf 9950
#define UPR_KEY0_LPM_V4_KEY_VRFf 9951
#define UPR_KEY0_LPM_V6_KEYf 9952
#define UPR_KEY0_LPM_V6_KEY_D_IP_ADDR_0f 9953
#define UPR_KEY0_LPM_V6_KEY_D_IP_ADDR_1f 9954
#define UPR_KEY0_LPM_V6_KEY_D_IP_ADDR_2f 9955
#define UPR_KEY0_LPM_V6_KEY_D_IP_ADDR_3f 9956
#define UPR_KEY0_LPM_V6_KEY_D_RSVf 9957
#define UPR_KEY0_LPM_V6_KEY_D_RSV_0f 9958
#define UPR_KEY0_LPM_V6_KEY_D_RSV_1f 9959
#define UPR_KEY0_LPM_V6_KEY_D_RSV_2f 9960
#define UPR_KEY0_LPM_V6_KEY_D_VRFf 9961
#define UPR_KEY0_LPM_V6_KEY_H_IP_ADDR_0f 9962
#define UPR_KEY0_LPM_V6_KEY_H_VRFf 9963
#define UPR_KEY0_LPM_V6_KEY_S_IP_ADDR_0f 9964
#define UPR_KEY0_LPM_V6_KEY_S_IP_ADDR_1f 9965
#define UPR_KEY0_LPM_V6_KEY_S_RSV_0f 9966
#define UPR_KEY0_LPM_V6_KEY_S_VRFf 9967
#define UPR_KEY0_PROTOCOLf 9968
#define UPR_KEY0_V4_DIPf 9969
#define UPR_KEY0_V4_SIPf 9970
#define UPR_KEY1f 9971
#define UPR_KEY1_COMP_V4_KEYf 9972
#define UPR_KEY1_COMP_V4_KEY_IP_ADDRf 9973
#define UPR_KEY1_COMP_V4_KEY_IP_FLAGSf 9974
#define UPR_KEY1_COMP_V4_KEY_IP_PROTf 9975
#define UPR_KEY1_COMP_V4_KEY_IP_TCP_FLAGSf 9976
#define UPR_KEY1_COMP_V4_KEY_L4_PORTf 9977
#define UPR_KEY1_COMP_V4_KEY_MAC_LWRf 9978
#define UPR_KEY1_COMP_V4_KEY_MAC_UPRf 9979
#define UPR_KEY1_COMP_V4_KEY_RSV0f 9980
#define UPR_KEY1_COMP_V4_KEY_RSV1f 9981
#define UPR_KEY1_COMP_V4_KEY_VRF_LWRf 9982
#define UPR_KEY1_COMP_V4_KEY_VRF_UPRf 9983
#define UPR_KEY1_COMP_V6_KEYf 9984
#define UPR_KEY1_COMP_V6_KEY_IP_ADDR_0f 9985
#define UPR_KEY1_COMP_V6_KEY_IP_ADDR_1f 9986
#define UPR_KEY1_COMP_V6_KEY_IP_ADDR_2f 9987
#define UPR_KEY1_COMP_V6_KEY_IP_PROTf 9988
#define UPR_KEY1_COMP_V6_KEY_IP_TCP_FLAGSf 9989
#define UPR_KEY1_COMP_V6_KEY_L4_PORTf 9990
#define UPR_KEY1_COMP_V6_KEY_RSVf 9991
#define UPR_KEY1_COMP_V6_KEY_VRFf 9992
#define UPR_KEY1_IP_ADDRf 9993
#define UPR_KEY1_KEYf 9994
#define UPR_KEY1_KEY_MODEf 9995
#define UPR_KEY1_KEY_TYPEf 9996
#define UPR_KEY1_L3MC_V4_KEYf 9997
#define UPR_KEY1_L3MC_V4_KEY_DIPf 9998
#define UPR_KEY1_L3MC_V4_KEY_L3_IIFf 9999
#define UPR_KEY1_L3MC_V4_KEY_RSV0f 10000
#define UPR_KEY1_L3MC_V4_KEY_SIP_0f 10001
#define UPR_KEY1_L3MC_V4_KEY_SIP_1f 10002
#define UPR_KEY1_L3MC_V4_KEY_VRFf 10003
#define UPR_KEY1_L3MC_V6_KEYf 10004
#define UPR_KEY1_L3MC_V6_KEY_DIP_0f 10005
#define UPR_KEY1_L3MC_V6_KEY_DIP_1f 10006
#define UPR_KEY1_L3MC_V6_KEY_DIP_2f 10007
#define UPR_KEY1_L3MC_V6_KEY_L3_IIFf 10008
#define UPR_KEY1_L3MC_V6_KEY_RSVf 10009
#define UPR_KEY1_L3MC_V6_KEY_SIP_0f 10010
#define UPR_KEY1_L3MC_V6_KEY_SIP_1f 10011
#define UPR_KEY1_L3MC_V6_KEY_VRFf 10012
#define UPR_KEY1_LPM_V4_KEYf 10013
#define UPR_KEY1_LPM_V4_KEY_IP_ADDRf 10014
#define UPR_KEY1_LPM_V4_KEY_RSVf 10015
#define UPR_KEY1_LPM_V4_KEY_VRFf 10016
#define UPR_KEY1_LPM_V6_KEYf 10017
#define UPR_KEY1_LPM_V6_KEY_D_IP_ADDR_0f 10018
#define UPR_KEY1_LPM_V6_KEY_D_IP_ADDR_1f 10019
#define UPR_KEY1_LPM_V6_KEY_D_IP_ADDR_2f 10020
#define UPR_KEY1_LPM_V6_KEY_D_IP_ADDR_3f 10021
#define UPR_KEY1_LPM_V6_KEY_D_RSVf 10022
#define UPR_KEY1_LPM_V6_KEY_D_RSV_0f 10023
#define UPR_KEY1_LPM_V6_KEY_D_RSV_1f 10024
#define UPR_KEY1_LPM_V6_KEY_D_RSV_2f 10025
#define UPR_KEY1_LPM_V6_KEY_D_VRFf 10026
#define UPR_KEY1_LPM_V6_KEY_H_IP_ADDR_0f 10027
#define UPR_KEY1_LPM_V6_KEY_H_VRFf 10028
#define UPR_KEY1_LPM_V6_KEY_S_IP_ADDR_0f 10029
#define UPR_KEY1_LPM_V6_KEY_S_IP_ADDR_1f 10030
#define UPR_KEY1_LPM_V6_KEY_S_RSV_0f 10031
#define UPR_KEY1_LPM_V6_KEY_S_VRFf 10032
#define UPR_KEY1_PROTOCOLf 10033
#define UPR_KEY1_V4_DIPf 10034
#define UPR_KEY1_V4_SIPf 10035
#define UPR_KEYSf 10036
#define UPR_MASKf 10037
#define UPR_MASK0f 10038
#define UPR_MASK0_COMP_V4_KEYf 10039
#define UPR_MASK0_COMP_V4_KEY_IP_ADDRf 10040
#define UPR_MASK0_COMP_V4_KEY_IP_FLAGSf 10041
#define UPR_MASK0_COMP_V4_KEY_IP_PROTf 10042
#define UPR_MASK0_COMP_V4_KEY_IP_TCP_FLAGSf 10043
#define UPR_MASK0_COMP_V4_KEY_L4_PORTf 10044
#define UPR_MASK0_COMP_V4_KEY_MAC_LWRf 10045
#define UPR_MASK0_COMP_V4_KEY_MAC_UPRf 10046
#define UPR_MASK0_COMP_V4_KEY_RSV0f 10047
#define UPR_MASK0_COMP_V4_KEY_RSV1f 10048
#define UPR_MASK0_COMP_V4_KEY_VRF_LWRf 10049
#define UPR_MASK0_COMP_V4_KEY_VRF_UPRf 10050
#define UPR_MASK0_COMP_V6_KEYf 10051
#define UPR_MASK0_COMP_V6_KEY_IP_ADDR_0f 10052
#define UPR_MASK0_COMP_V6_KEY_IP_ADDR_1f 10053
#define UPR_MASK0_COMP_V6_KEY_IP_ADDR_2f 10054
#define UPR_MASK0_COMP_V6_KEY_IP_PROTf 10055
#define UPR_MASK0_COMP_V6_KEY_IP_TCP_FLAGSf 10056
#define UPR_MASK0_COMP_V6_KEY_L4_PORTf 10057
#define UPR_MASK0_COMP_V6_KEY_RSVf 10058
#define UPR_MASK0_COMP_V6_KEY_VRFf 10059
#define UPR_MASK0_IP_ADDRf 10060
#define UPR_MASK0_KEYf 10061
#define UPR_MASK0_KEY_MODEf 10062
#define UPR_MASK0_KEY_TYPEf 10063
#define UPR_MASK0_L3MC_V4_KEYf 10064
#define UPR_MASK0_L3MC_V4_KEY_DIPf 10065
#define UPR_MASK0_L3MC_V4_KEY_L3_IIFf 10066
#define UPR_MASK0_L3MC_V4_KEY_RSV0f 10067
#define UPR_MASK0_L3MC_V4_KEY_SIP_0f 10068
#define UPR_MASK0_L3MC_V4_KEY_SIP_1f 10069
#define UPR_MASK0_L3MC_V4_KEY_VRFf 10070
#define UPR_MASK0_L3MC_V6_KEYf 10071
#define UPR_MASK0_L3MC_V6_KEY_DIP_0f 10072
#define UPR_MASK0_L3MC_V6_KEY_DIP_1f 10073
#define UPR_MASK0_L3MC_V6_KEY_DIP_2f 10074
#define UPR_MASK0_L3MC_V6_KEY_L3_IIFf 10075
#define UPR_MASK0_L3MC_V6_KEY_RSVf 10076
#define UPR_MASK0_L3MC_V6_KEY_SIP_0f 10077
#define UPR_MASK0_L3MC_V6_KEY_SIP_1f 10078
#define UPR_MASK0_L3MC_V6_KEY_VRFf 10079
#define UPR_MASK0_LPM_V4_KEYf 10080
#define UPR_MASK0_LPM_V4_KEY_IP_ADDRf 10081
#define UPR_MASK0_LPM_V4_KEY_RSVf 10082
#define UPR_MASK0_LPM_V4_KEY_VRFf 10083
#define UPR_MASK0_LPM_V6_KEYf 10084
#define UPR_MASK0_LPM_V6_KEY_D_IP_ADDR_0f 10085
#define UPR_MASK0_LPM_V6_KEY_D_IP_ADDR_1f 10086
#define UPR_MASK0_LPM_V6_KEY_D_IP_ADDR_2f 10087
#define UPR_MASK0_LPM_V6_KEY_D_IP_ADDR_3f 10088
#define UPR_MASK0_LPM_V6_KEY_D_RSVf 10089
#define UPR_MASK0_LPM_V6_KEY_D_RSV_0f 10090
#define UPR_MASK0_LPM_V6_KEY_D_RSV_1f 10091
#define UPR_MASK0_LPM_V6_KEY_D_RSV_2f 10092
#define UPR_MASK0_LPM_V6_KEY_D_VRFf 10093
#define UPR_MASK0_LPM_V6_KEY_H_IP_ADDR_0f 10094
#define UPR_MASK0_LPM_V6_KEY_H_VRFf 10095
#define UPR_MASK0_LPM_V6_KEY_S_IP_ADDR_0f 10096
#define UPR_MASK0_LPM_V6_KEY_S_IP_ADDR_1f 10097
#define UPR_MASK0_LPM_V6_KEY_S_RSV_0f 10098
#define UPR_MASK0_LPM_V6_KEY_S_VRFf 10099
#define UPR_MASK0_PROTOCOLf 10100
#define UPR_MASK0_V4_DIPf 10101
#define UPR_MASK0_V4_SIPf 10102
#define UPR_MASK1f 10103
#define UPR_MASK1_COMP_V4_KEYf 10104
#define UPR_MASK1_COMP_V4_KEY_IP_ADDRf 10105
#define UPR_MASK1_COMP_V4_KEY_IP_FLAGSf 10106
#define UPR_MASK1_COMP_V4_KEY_IP_PROTf 10107
#define UPR_MASK1_COMP_V4_KEY_IP_TCP_FLAGSf 10108
#define UPR_MASK1_COMP_V4_KEY_L4_PORTf 10109
#define UPR_MASK1_COMP_V4_KEY_MAC_LWRf 10110
#define UPR_MASK1_COMP_V4_KEY_MAC_UPRf 10111
#define UPR_MASK1_COMP_V4_KEY_RSV0f 10112
#define UPR_MASK1_COMP_V4_KEY_RSV1f 10113
#define UPR_MASK1_COMP_V4_KEY_VRF_LWRf 10114
#define UPR_MASK1_COMP_V4_KEY_VRF_UPRf 10115
#define UPR_MASK1_COMP_V6_KEYf 10116
#define UPR_MASK1_COMP_V6_KEY_IP_ADDR_0f 10117
#define UPR_MASK1_COMP_V6_KEY_IP_ADDR_1f 10118
#define UPR_MASK1_COMP_V6_KEY_IP_ADDR_2f 10119
#define UPR_MASK1_COMP_V6_KEY_IP_PROTf 10120
#define UPR_MASK1_COMP_V6_KEY_IP_TCP_FLAGSf 10121
#define UPR_MASK1_COMP_V6_KEY_L4_PORTf 10122
#define UPR_MASK1_COMP_V6_KEY_RSVf 10123
#define UPR_MASK1_COMP_V6_KEY_VRFf 10124
#define UPR_MASK1_IP_ADDRf 10125
#define UPR_MASK1_KEYf 10126
#define UPR_MASK1_KEY_MODEf 10127
#define UPR_MASK1_KEY_TYPEf 10128
#define UPR_MASK1_L3MC_V4_KEYf 10129
#define UPR_MASK1_L3MC_V4_KEY_DIPf 10130
#define UPR_MASK1_L3MC_V4_KEY_L3_IIFf 10131
#define UPR_MASK1_L3MC_V4_KEY_RSV0f 10132
#define UPR_MASK1_L3MC_V4_KEY_SIP_0f 10133
#define UPR_MASK1_L3MC_V4_KEY_SIP_1f 10134
#define UPR_MASK1_L3MC_V4_KEY_VRFf 10135
#define UPR_MASK1_L3MC_V6_KEYf 10136
#define UPR_MASK1_L3MC_V6_KEY_DIP_0f 10137
#define UPR_MASK1_L3MC_V6_KEY_DIP_1f 10138
#define UPR_MASK1_L3MC_V6_KEY_DIP_2f 10139
#define UPR_MASK1_L3MC_V6_KEY_L3_IIFf 10140
#define UPR_MASK1_L3MC_V6_KEY_RSVf 10141
#define UPR_MASK1_L3MC_V6_KEY_SIP_0f 10142
#define UPR_MASK1_L3MC_V6_KEY_SIP_1f 10143
#define UPR_MASK1_L3MC_V6_KEY_VRFf 10144
#define UPR_MASK1_LPM_V4_KEYf 10145
#define UPR_MASK1_LPM_V4_KEY_IP_ADDRf 10146
#define UPR_MASK1_LPM_V4_KEY_RSVf 10147
#define UPR_MASK1_LPM_V4_KEY_VRFf 10148
#define UPR_MASK1_LPM_V6_KEYf 10149
#define UPR_MASK1_LPM_V6_KEY_D_IP_ADDR_0f 10150
#define UPR_MASK1_LPM_V6_KEY_D_IP_ADDR_1f 10151
#define UPR_MASK1_LPM_V6_KEY_D_IP_ADDR_2f 10152
#define UPR_MASK1_LPM_V6_KEY_D_IP_ADDR_3f 10153
#define UPR_MASK1_LPM_V6_KEY_D_RSVf 10154
#define UPR_MASK1_LPM_V6_KEY_D_RSV_0f 10155
#define UPR_MASK1_LPM_V6_KEY_D_RSV_1f 10156
#define UPR_MASK1_LPM_V6_KEY_D_RSV_2f 10157
#define UPR_MASK1_LPM_V6_KEY_D_VRFf 10158
#define UPR_MASK1_LPM_V6_KEY_H_IP_ADDR_0f 10159
#define UPR_MASK1_LPM_V6_KEY_H_VRFf 10160
#define UPR_MASK1_LPM_V6_KEY_S_IP_ADDR_0f 10161
#define UPR_MASK1_LPM_V6_KEY_S_IP_ADDR_1f 10162
#define UPR_MASK1_LPM_V6_KEY_S_RSV_0f 10163
#define UPR_MASK1_LPM_V6_KEY_S_VRFf 10164
#define UPR_MASK1_PROTOCOLf 10165
#define UPR_MASK1_V4_DIPf 10166
#define UPR_MASK1_V4_SIPf 10167
#define UPR_MASKSf 10168
#define UPR_TCAM_ECCP_KEYf 10169
#define UPR_TCAM_ECCP_MASKf 10170
#define UPR_TCAM_ECC_KEYf 10171
#define UPR_TCAM_ECC_MASKf 10172
#define UPR_TCAM_PARITY_KEYf 10173
#define UPR_TCAM_PARITY_MASKf 10174
#define UPR_VALIDf 10175
#define UPR_VALID0f 10176
#define UPR_VALID1f 10177
#define UPSHIFTDCOf 10178
#define URG_PICK_100G_SPACINGf 10179
#define URG_PICK_200G_SPACINGf 10180
#define URG_PICK_400G_SPACINGf 10181
#define URG_PICK_50G_SPACINGf 10182
#define USEC_CLK_CYCLE_TICK_COUNTf 10183
#define USER_META_DATAf 10184
#define USER_META_OR_CLASS_IDf 10185
#define USE_CL49_BLOCK_SYNCf 10186
#define USE_CRCf 10187
#define USE_EXTERNAL_FAULTS_FOR_TXf 10188
#define USE_FIXEDf 10189
#define USE_FLOW_SEL_DLB_ECMPf 10190
#define USE_FLOW_SEL_ECMPf 10191
#define USE_FLOW_SEL_ENTROPY_LABELf 10192
#define USE_FLOW_SEL_L2_ECMPf 10193
#define USE_FLOW_SEL_MPLS_ECMPf 10194
#define USE_FLOW_SEL_PLFSf 10195
#define USE_FLOW_SEL_RH_ECMPf 10196
#define USE_FLOW_SEL_TRUNK_NONUCf 10197
#define USE_FLOW_SEL_TRUNK_UCf 10198
#define USE_FLOW_SEL_WECMPf 10199
#define USE_LEARN_VIDf 10200
#define USE_MPLS_STACK_FOR_HASHINGf 10201
#define USE_OUTER_HDR_DSCPf 10202
#define USE_OUTER_HDR_TTLf 10203
#define USE_PAYLOAD_L4_FOR_ELIGIBILITYf 10204
#define USE_PAYLOAD_L4_FOR_RESPONSIVEf 10205
#define USE_PORT_TABLE_GROUP_IDf 10206
#define USE_QGROUP_MINf 10207
#define USE_SOURCE_PORT_SELf 10208
#define USE_SW_CNFG_LINKf 10209
#define USE_TCP_UDP_PORTSf 10210
#define USE_UPPERf 10211
#define USE_VFP_CLASS_ID_Hf 10212
#define USE_VFP_CLASS_ID_Lf 10213
#define UTC_TIMESTAMP_NSECf 10214
#define UTC_TIMESTAMP_SECf 10215
#define UTSf 10216
#define UT_BITMAPf 10217
#define UT_OCFI_ACTIONf 10218
#define UT_OPRI_ACTIONf 10219
#define UT_OTAG_ACTIONf 10220
#define UT_PORT_BITMAPf 10221
#define UT_PORT_BITMAP_P0f 10222
#define UT_PORT_BITMAP_P1f 10223
#define UT_PORT_BITMAP_P2f 10224
#define UT_PORT_BITMAP_P3f 10225
#define UT_PORT_BITMAP_P4f 10226
#define UT_PORT_BITMAP_P5f 10227
#define UT_PORT_BITMAP_P6f 10228
#define UT_PORT_BITMAP_P7f 10229
#define UUCAST_TOCPUf 10230
#define UUC_IDXf 10231
#define UVLAN_TOCPUf 10232
#define V4IPMC_ENABLEf 10233
#define V4L3DSTMISS_TOCPUf 10234
#define V4L3ERR_TOCPUf 10235
#define V4L3_ENABLEf 10236
#define V4MC_FLEX_CTR_ACTION_0f 10237
#define V4MC_FLEX_CTR_ACTION_1f 10238
#define V4SRC_FLEX_CTR_ACTION_0f 10239
#define V4SRC_FLEX_CTR_ACTION_1f 10240
#define V4UC_FLEX_CTR_ACTION_0f 10241
#define V4UC_FLEX_CTR_ACTION_1f 10242
#define V4_DIPf 10243
#define V4_SIPf 10244
#define V6IPMC_ENABLEf 10245
#define V6L3DSTMISS_TOCPUf 10246
#define V6L3ERR_TOCPUf 10247
#define V6L3_ENABLEf 10248
#define V6MC_FLEX_CTR_ACTION_0f 10249
#define V6MC_FLEX_CTR_ACTION_1f 10250
#define V6SRC_FLEX_CTR_ACTION_0f 10251
#define V6SRC_FLEX_CTR_ACTION_1f 10252
#define V6UC_FLEX_CTR_ACTION_0f 10253
#define V6UC_FLEX_CTR_ACTION_1f 10254
#define VALf 10255
#define VALIDf 10256
#define VALID0f 10257
#define VALID1f 10258
#define VALID_BANKSf 10259
#define VALID_DATAf 10260
#define VALID_LVT11f 10261
#define VALID_LVT8f 10262
#define VALID_SVT11f 10263
#define VALID_SVT8f 10264
#define VALID_ULVT11f 10265
#define VALID_ULVT8f 10266
#define VALID_VERSIONf 10267
#define VALUEf 10268
#define VCOBYPASSf 10269
#define VDDC_MON_WARNING0_INTR_CLEARf 10270
#define VDDC_MON_WARNING0_INTR_ENABLEf 10271
#define VDDC_MON_WARNING1_INTR_CLEARf 10272
#define VDDC_MON_WARNING1_INTR_ENABLEf 10273
#define VERSIONf 10274
#define VERSION_CONTROLf 10275
#define VFP_CLASS_ID_Hf 10276
#define VFP_CLASS_ID_Lf 10277
#define VFP_ENABLEf 10278
#define VFP_MATCHED_RULEf 10279
#define VFP_POLICY_TABLE_ECC_ENf 10280
#define VFP_POLICY_TABLE_ECC_ERR_RPT_ENf 10281
#define VFP_PORT_GROUP_IDf 10282
#define VFP_PRI_ACTION_FB2_MODEf 10283
#define VFP_VRF_IDf 10284
#define VH_INIT_VAL_0f 10285
#define VH_INIT_VAL_1f 10286
#define VIDf 10287
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBERf 10288
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUPf 10289
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBERf 10290
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUPf 10291
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBERf 10292
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUPf 10293
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBERf 10294
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUPf 10295
#define VISIBILITY_PACKETf 10296
#define VLANf 10297
#define VLANv_ASSOCIATED_DATAf 10298
#define VLANv_CLASS_IDf 10299
#define VLANv_CPUf 10300
#define VLANv_DATAf 10301
#define VLANv_DESTINATIONf 10302
#define VLANv_DESTINATION_1f 10303
#define VLANv_DEST_TYPEf 10304
#define VLANv_DEST_TYPE_1f 10305
#define VLANv_DST_DISCARDf 10306
#define VLANv_KEY_0f 10307
#define VLANv_MAC_BLOCK_INDEXf 10308
#define VLANv_OVIDf 10309
#define VLANv_PRIf 10310
#define VLANv_RESERVEDf 10311
#define VLANv_RESERVED_1f 10312
#define VLANv_RESERVED_KEY_PADDINGf 10313
#define VLANv_RPEf 10314
#define VLANv_SCPf 10315
#define VLANv_SRC_DISCARDf 10316
#define VLANv_STATIC_BITf 10317
#define VLAN_2f 10318
#define VLAN_2_ECC_ENf 10319
#define VLAN_ASSIGN_POLICYf 10320
#define VLAN_BLOCK_ENf 10321
#define VLAN_CHECK_ENf 10322
#define VLAN_CLASS_IDf 10323
#define VLAN_ECC_ENf 10324
#define VLAN_IDf 10325
#define VLAN_ID_MASKf 10326
#define VLAN_MATCHf 10327
#define VLAN_MPLS_ECC_ENf 10328
#define VLAN_MPLS_EN_COR_ERR_RPTf 10329
#define VLAN_PROFILEf 10330
#define VLAN_PROFILE_2f 10331
#define VLAN_PROFILE_ECC_ENf 10332
#define VLAN_PROFILE_PTRf 10333
#define VLAN_STGf 10334
#define VLAN_STG_2f 10335
#define VLAN_STG_ECC_ENf 10336
#define VOQ_FAIRNESS_AVG_COUNTf 10337
#define VOQ_FAIRNESS_INST_COUNTf 10338
#define VRFf 10339
#define VRF_ECC_ENf 10340
#define VRF_IDf 10341
#define VRF_LWRf 10342
#define VRF_UPRf 10343
#define VTEST_SELf 10344
#define VXLANv_DO_NOT_TERMINATE_INNER_L2f 10345
#define VXLANv_G_CHANGE_DOT1Pf 10346
#define VXLANv_G_CHANGE_DSCPf 10347
#define VXLANv_G_CHANGE_ECNf 10348
#define VXLANv_G_CHANGE_OUTER_CFIf 10349
#define VXLANv_G_DROPf 10350
#define VXLANv_G_NEW_DOT1Pf 10351
#define VXLANv_G_NEW_DSCPf 10352
#define VXLANv_G_NEW_DSCP_MASKf 10353
#define VXLANv_G_NEW_ECNf 10354
#define VXLANv_G_NEW_ECN_MASKf 10355
#define VXLANv_G_NEW_OUTER_CFIf 10356
#define VXLANv_LB_PACKET_PROFILE_CHANGEf 10357
#define VXLANv_LB_PACKET_PROFILE_NEWf 10358
#define VXLANv_LB_PP_PORT_CHANGEf 10359
#define VXLANv_LB_PP_PORT_NEWf 10360
#define VXLANv_LB_SRC_PORT_CHANGEf 10361
#define VXLANv_LB_SRC_PORT_NEWf 10362
#define VXLANv_LB_TYPE_CHANGEf 10363
#define VXLANv_LB_TYPE_NEWf 10364
#define VXLANv_NEW_OUTER_VIDf 10365
#define VXLANv_OUTER_TPID_INDEXf 10366
#define VXLANv_PAYLOAD_IPV4f 10367
#define VXLANv_PAYLOAD_IPV6f 10368
#define VXLANv_REPLACE_OUTER_TPIDf 10369
#define VXLANv_REPLACE_OUTER_VIDf 10370
#define VXLANv_VERIFY_INNER_MACf 10371
#define VXLANv_VXLAN_FLAGSf 10372
#define VXLANv_VXLAN_RESERVED_1f 10373
#define VXLANv_VXLAN_RESERVED_2f 10374
#define VXLANv_VXLAN_UPDATE_ACTIONf 10375
#define VXLAN_FLAGSf 10376
#define VXLAN_PAYLOAD_HASH_SELECT_Af 10377
#define VXLAN_PAYLOAD_HASH_SELECT_Bf 10378
#define VXLAN_PAYLOAD_L2_BITMAP_Af 10379
#define VXLAN_PAYLOAD_L2_BITMAP_Bf 10380
#define VXLAN_PAYLOAD_L3_BITMAP_Af 10381
#define VXLAN_PAYLOAD_L3_BITMAP_Bf 10382
#define VXLAN_RESERVED_1f 10383
#define VXLAN_RESERVED_2f 10384
#define VXLAN_TERMINATION_ALLOWEDf 10385
#define VXLAN_TERMINATION_KEY_TYPEf 10386
#define VXLAN_VN_ID_LOOKUP_FAIL_COPY_TOCPUf 10387
#define VXLAN_VN_ID_LOOKUP_KEY_TYPEf 10388
#define VXLAN_VRF_LOOKUP_KEY_TYPEf 10389
#define VXLT_MISS_TOCPUf 10390
#define WAKEUPf 10391
#define WARM_UP_BASE_CNTf 10392
#define WARM_UP_MULT_CNTf 10393
#define WATCHDOG_RESETf 10394
#define WATERMARKf 10395
#define WBFF_OVRF_INT_ENf 10396
#define WBFF_OVRF_INT_SETf 10397
#define WBFF_OVRF_INT_STATf 10398
#define WBFF_UNDF_INT_ENf 10399
#define WBFF_UNDF_INT_SETf 10400
#define WBFF_UNDF_INT_STATf 10401
#define WDRR_QUANTA_SELECTf 10402
#define WECMPv_NEXT_HOP_INDEX_Af 10403
#define WECMPv_NEXT_HOP_INDEX_Bf 10404
#define WECMPv_WEIGHTf 10405
#define WEIGHTf 10406
#define WEIGHT0f 10407
#define WEIGHT1f 10408
#define WEIGHTSf 10409
#define WEIGHTS_CLEARf 10410
#define WESP_PROTO_NUMBERf 10411
#define WESP_PROTO_NUMBER_ENABLEf 10412
#define WICENACKf 10413
#define WICENREQf 10414
#define WIDE_COUNTERf 10415
#define WINDOW_SIZEf 10416
#define WORDSWAP_IN_64BIT_SBUSDATAf 10417
#define WRAP_AROUNDf 10418
#define WRED_CONG_NOTIFICATION_RESOLUTION_TABLE_DROPPING_INDEXf 10419
#define WRED_CONG_NOTIFICATION_RESOLUTION_TABLE_MARKING_INDEXf 10420
#define WRED_ELIGIBLEf 10421
#define WRED_ENf 10422
#define WRED_INT_ENf 10423
#define WRED_INT_SETf 10424
#define WRED_INT_STATf 10425
#define WRED_MARK_ELIGIBLEf 10426
#define WRED_READYf 10427
#define WRED_RESPf 10428
#define WRED_RESPONSIVEf 10429
#define WRENf 10430
#define WRITEf 10431
#define WRITELOCKf 10432
#define WRITE_DURATIONf 10433
#define WRITE_STARTf 10434
#define WRT0f 10435
#define WR_CACHE_LEVELf 10436
#define WR_ENf 10437
#define WR_EP_INTF_CREDITSf 10438
#define WR_IP_INTF_CREDITSf 10439
#define WR_NUMBER_OF_ENTRIESf 10440
#define WR_POINTERf 10441
#define WR_PTRf 10442
#define XGMII_IPG_CHECK_DISABLEf 10443
#define XGXS_TEST_MODE_ENf 10444
#define XLMAC_EEE_TIMERS_HIf 10445
#define XLMAC_EEE_TIMERS_LOf 10446
#define XLMAC_PAUSE_CTRL_HIf 10447
#define XLMAC_PAUSE_CTRL_LOf 10448
#define XLMAC_TX_CRC_CORRUPT_CTRL_HIf 10449
#define XLMAC_TX_CRC_CORRUPT_CTRL_LOf 10450
#define XLMAC_TX_CTRL_HIf 10451
#define XLMAC_TX_CTRL_LOf 10452
#define XLMAC_VERSIONf 10453
#define XMAC0_BYPASS_OSTSf 10454
#define XMAC0_RESETf 10455
#define XMIT_START_COUNT_ECC_ENf 10456
#define XMIT_START_COUNT_ENf 10457
#define XOFF_DISABLEf 10458
#define XOFF_REFRESH_TIMEf 10459
#define XPORT0_CORE_PORT_MODEf 10460
#define XPORT0_PHY_PORT_MODEf 10461
#define XPORT_CORE0f 10462
#define YELLOW_RESUMEf 10463
#define YELLOW_RESUME_LIMITf 10464
#define YELLOW_SHARED_LIMITf 10465
#define YELLOW_SP0f 10466
#define YELLOW_SP1f 10467
#define YELLOW_SP2f 10468
#define YELLOW_SP3f 10469
#define ZEROBMPf 10470
#define BCM56990_A0_FIELD_COUNT 10471


#define EGR_DII_EVENT_FIFO_0h 0
#define EGR_DII_EVENT_FIFO_1h 1
#define EGR_DII_EVENT_FIFO_2h 2
#define EGR_DII_EVENT_FIFO_3h 3
#define EGR_DOI_OUTPUT_DATA_FIFO_0h 4
#define EGR_DOI_OUTPUT_DATA_FIFO_1h 5
#define EGR_DOI_OUTPUT_DATA_FIFO_2h 6
#define EGR_DOI_OUTPUT_DATA_FIFO_3h 7
#define EGR_DOI_OUTPUT_FIFO_0h 8
#define EGR_DOI_OUTPUT_FIFO_1h 9
#define EGR_DOI_OUTPUT_FIFO_2h 10
#define EGR_DOI_OUTPUT_FIFO_3h 11
#define EGR_DOI_PKT_BUFFER_0h 12
#define EGR_DOI_PKT_BUFFER_1h 13
#define EGR_DOI_PKT_BUFFER_2h 14
#define EGR_DOI_PKT_BUFFER_3h 15
#define EGR_DOI_SLOT_PIPELINE_0h 16
#define EGR_DOI_SLOT_PIPELINE_1h 17
#define EGR_DOI_SLOT_PIPELINE_2h 18
#define EGR_DOI_SLOT_PIPELINE_3h 19
#define EP_EFPBUFh 20
#define EP_MPB_BUSh 21
#define EP_PACKET_DATA_BUSh 22
#define IFWD1_PASSTHRU_BUSh 23
#define IFWD1_PASSTHRU_BUS_1h 24
#define IFWD1_PASSTHRU_BUS_2Ah 25
#define IFWD1_PASSTHRU_BUS_2Bh 26
#define ING_DII_EVENT_FIFO_0h 27
#define ING_DII_EVENT_FIFO_1h 28
#define ING_DII_EVENT_FIFO_2h 29
#define ING_DII_EVENT_FIFO_3h 30
#define ING_DOI_CELL_QUEUES_0h 31
#define ING_DOI_CELL_QUEUES_1h 32
#define ING_DOI_CELL_QUEUES_2h 33
#define ING_DOI_CELL_QUEUES_3h 34
#define ING_DOI_OUTPUT_FIFO_0h 35
#define ING_DOI_OUTPUT_FIFO_1h 36
#define ING_DOI_OUTPUT_FIFO_2h 37
#define ING_DOI_OUTPUT_FIFO_3h 38
#define ING_DOI_PKT_BUFFER_0h 39
#define ING_DOI_PKT_BUFFER_1h 40
#define ING_DOI_PKT_BUFFER_2h 41
#define ING_DOI_PKT_BUFFER_3h 42
#define ING_DOI_SLOT_PIPELINE_0h 43
#define ING_DOI_SLOT_PIPELINE_1h 44
#define ING_DOI_SLOT_PIPELINE_2h 45
#define ING_DOI_SLOT_PIPELINE_3h 46
#define PT_HWY_IADAPTh 47
#define PT_HWY_IFPh 48
#define SOP_EPARS_TO_EFPMOD_PT_HWY_FIFOh 49
#define SW_EOP_BUFFER_Bh 50
#define T0_SOP_IFP_TO_ISW_PT_HWY_FIFOh 51
#define T0_SOP_IFWD1_TO_ISW_PT_HWY_FIFOh 52
#define T0_SOP_IPARS_TO_ISW_PT_HWY_FIFOh 53
#define T1_SOP_IFP_TO_ISW_PT_HWY_FIFOh 54
#define T1_SOP_IFWD1_TO_ISW_PT_HWY_FIFOh 55
#define T1_SOP_IPARS_TO_ISW_PT_HWY_FIFOh 56
#define BCM56990_A0_RMR_COUNT 57


#endif /* BCM56990_A0_ENUM_H */
