
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.59

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: lfsr_reg[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lfsr_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
     4    6.94    0.01    0.09    0.09 v lfsr_reg[7]$_SDFFE_PN0P_/Q (DFF_X1)
                                         lfsr_out[7] (net)
                  0.01    0.00    0.09 v _67_/A3 (AND4_X4)
     1    5.54    0.01    0.03    0.12 v _67_/ZN (AND4_X4)
                                         _29_ (net)
                  0.01    0.00    0.12 v _69_/A2 (NOR3_X4)
     1    1.24    0.02    0.03    0.16 ^ _69_/ZN (NOR3_X4)
                                         _07_ (net)
                  0.02    0.00    0.16 ^ lfsr_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.16   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lfsr_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.16   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: lfsr_reg[4]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.84    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _40_/A (BUF_X4)
     9   21.64    0.01    0.03    0.23 ^ _40_/Z (BUF_X4)
                                         _09_ (net)
                  0.01    0.00    0.23 ^ _54_/S (MUX2_X1)
     1    1.70    0.01    0.06    0.29 v _54_/Z (MUX2_X1)
                                         _19_ (net)
                  0.01    0.00    0.29 v _55_/B (MUX2_X2)
     1    1.68    0.01    0.05    0.34 v _55_/Z (MUX2_X2)
                                         _20_ (net)
                  0.01    0.00    0.34 v _56_/A2 (AND2_X2)
     1    1.19    0.00    0.03    0.37 v _56_/ZN (AND2_X2)
                                         _04_ (net)
                  0.00    0.00    0.37 v lfsr_reg[4]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.37   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ lfsr_reg[4]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.59   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: lfsr_reg[4]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.84    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _40_/A (BUF_X4)
     9   21.64    0.01    0.03    0.23 ^ _40_/Z (BUF_X4)
                                         _09_ (net)
                  0.01    0.00    0.23 ^ _54_/S (MUX2_X1)
     1    1.70    0.01    0.06    0.29 v _54_/Z (MUX2_X1)
                                         _19_ (net)
                  0.01    0.00    0.29 v _55_/B (MUX2_X2)
     1    1.68    0.01    0.05    0.34 v _55_/Z (MUX2_X2)
                                         _20_ (net)
                  0.01    0.00    0.34 v _56_/A2 (AND2_X2)
     1    1.19    0.00    0.03    0.37 v _56_/ZN (AND2_X2)
                                         _04_ (net)
                  0.00    0.00    0.37 v lfsr_reg[4]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.37   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ lfsr_reg[4]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.59   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.01e-05   3.73e-06   6.27e-07   5.44e-05  60.5%
Combinational          2.28e-05   1.11e-05   1.57e-06   3.55e-05  39.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.29e-05   1.48e-05   2.20e-06   8.99e-05 100.0%
                          81.1%      16.5%       2.4%
