

================================================================
== Vitis HLS Report for 'feedforward_Pipeline_VITIS_LOOP_99_2'
================================================================
* Date:           Sat Jun 14 08:40:12 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.806 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       67|       67|  0.670 us|  0.670 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_99_2  |       65|       65|         3|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.09>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [bnn.cpp:99]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln99 = store i8 0, i8 %i" [bnn.cpp:99]   --->   Operation 7 'store' 'store_ln99' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc13"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [bnn.cpp:99]   --->   Operation 9 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_1, i32 7" [bnn.cpp:99]   --->   Operation 10 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %tmp, void %for.inc13.split, void %for.inc27.preheader.exitStub" [bnn.cpp:99]   --->   Operation 11 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %i_1, i32 1, i32 6" [bnn.cpp:99]   --->   Operation 12 'partselect' 'lshr_ln1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i6 %lshr_ln1" [bnn.cpp:99]   --->   Operation 13 'zext' 'zext_ln99' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer1_activations_addr = getelementptr i32 %layer1_activations, i64 0, i64 %zext_ln99" [bnn.cpp:102]   --->   Operation 14 'getelementptr' 'layer1_activations_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (3.25ns)   --->   "%layer1_activations_load = load i6 %layer1_activations_addr" [bnn.cpp:102]   --->   Operation 15 'load' 'layer1_activations_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer1_activations_1_addr = getelementptr i32 %layer1_activations_1, i64 0, i64 %zext_ln99" [bnn.cpp:102]   --->   Operation 16 'getelementptr' 'layer1_activations_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%layer1_activations_1_load = load i6 %layer1_activations_1_addr" [bnn.cpp:102]   --->   Operation 17 'load' 'layer1_activations_1_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 18 [1/1] (1.91ns)   --->   "%add_ln99 = add i8 %i_1, i8 2" [bnn.cpp:99]   --->   Operation 18 'add' 'add_ln99' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln99 = store i8 %add_ln99, i8 %i" [bnn.cpp:99]   --->   Operation 19 'store' 'store_ln99' <Predicate = (!tmp)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 20 [1/2] ( I:3.25ns O:3.25ns )   --->   "%layer1_activations_load = load i6 %layer1_activations_addr" [bnn.cpp:102]   --->   Operation 20 'load' 'layer1_activations_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 21 [1/2] ( I:3.25ns O:3.25ns )   --->   "%layer1_activations_1_load = load i6 %layer1_activations_1_addr" [bnn.cpp:102]   --->   Operation 21 'load' 'layer1_activations_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln99 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [bnn.cpp:99]   --->   Operation 22 'specpipeline' 'specpipeline_ln99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln99 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [bnn.cpp:99]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [bnn.cpp:99]   --->   Operation 24 'specloopname' 'specloopname_ln99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln102)   --->   "%shl_ln102 = shl i32 %layer1_activations_load, i32 1" [bnn.cpp:102]   --->   Operation 25 'shl' 'shl_ln102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln102 = add i32 %shl_ln102, i32 4294966512" [bnn.cpp:102]   --->   Operation 26 'add' 'add_ln102' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln102_1)   --->   "%shl_ln102_1 = shl i32 %layer1_activations_1_load, i32 1" [bnn.cpp:102]   --->   Operation 27 'shl' 'shl_ln102_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln102_1 = add i32 %shl_ln102_1, i32 4294966512" [bnn.cpp:102]   --->   Operation 28 'add' 'add_ln102_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln102 = store i32 %add_ln102, i6 %layer1_activations_addr" [bnn.cpp:102]   --->   Operation 29 'store' 'store_ln102' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 30 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln102 = store i32 %add_ln102_1, i6 %layer1_activations_1_addr" [bnn.cpp:102]   --->   Operation 30 'store' 'store_ln102' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln99 = br void %for.inc13" [bnn.cpp:99]   --->   Operation 31 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.091ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln99', bnn.cpp:99) of constant 0 on local variable 'i', bnn.cpp:99 [4]  (1.588 ns)
	'load' operation 8 bit ('i', bnn.cpp:99) on local variable 'i', bnn.cpp:99 [7]  (0.000 ns)
	'add' operation 8 bit ('add_ln99', bnn.cpp:99) [26]  (1.915 ns)
	'store' operation 0 bit ('store_ln99', bnn.cpp:99) of variable 'add_ln99', bnn.cpp:99 on local variable 'i', bnn.cpp:99 [27]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('layer1_activations_load', bnn.cpp:102) on array 'layer1_activations' [17]  (3.254 ns)

 <State 3>: 5.806ns
The critical path consists of the following:
	'shl' operation 32 bit ('shl_ln102', bnn.cpp:102) [18]  (0.000 ns)
	'add' operation 32 bit ('add_ln102', bnn.cpp:102) [19]  (2.552 ns)
	'store' operation 0 bit ('store_ln102', bnn.cpp:102) of variable 'add_ln102', bnn.cpp:102 on array 'layer1_activations' [24]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
