// Seed: 4133923481
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_1 = 0;
  wire id_4 = 1'h0;
  assign id_1 = id_4;
  logic id_5, id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd18
) (
    input  wire  id_0,
    output uwire _id_1
    , id_3
);
  logic [id_1  +  { "" {  -1  }  } : -1  ==  1] id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd16
) (
    input supply0 id_0,
    input tri _id_1,
    output tri id_2,
    input tri0 id_3,
    input supply1 id_4,
    input uwire id_5,
    output tri id_6,
    input tri1 id_7,
    output logic id_8,
    input uwire id_9,
    output logic id_10
);
  logic \id_12 ;
  ;
  assign id_2 = id_3;
  assign id_6 = \id_12 ;
  always @(posedge 1 or posedge -1) begin : LABEL_0
    deassign id_6;
    id_10 <= id_7;
    id_8  <= -1;
    deassign id_2;
  end
  wire id_13;
  module_0 modCall_1 (
      \id_12 ,
      \id_12 ,
      \id_12
  );
  logic [id_1 : 1] id_14;
  wire id_15;
  ;
endmodule
