// Seed: 1002479091
module module_0 (
    input tri id_0,
    output wand id_1,
    input uwire id_2,
    input wand id_3,
    output tri1 id_4,
    input tri1 id_5,
    input tri id_6,
    output wire id_7,
    input wor id_8,
    output supply0 id_9,
    input wor id_10,
    input wand id_11,
    input wor id_12,
    input supply0 id_13,
    output supply0 id_14,
    input supply1 id_15,
    output supply0 id_16,
    output wor id_17,
    output wor id_18,
    input tri id_19,
    input supply0 id_20,
    output tri id_21,
    input tri1 id_22,
    input supply0 id_23,
    output tri0 id_24,
    input wire id_25,
    input uwire id_26,
    input uwire id_27,
    output uwire id_28,
    input supply1 id_29,
    output tri1 id_30,
    input supply0 id_31,
    input tri0 id_32,
    input uwire id_33,
    input wor module_0,
    input wor id_35,
    input tri1 id_36,
    input tri1 id_37,
    output wand id_38
);
  uwire id_40 = 1 + 1 * 1 - 1 && 1;
  assign module_1.id_18 = 0;
endmodule
module module_0 (
    output supply1 id_0,
    output wand id_1,
    input supply0 id_2,
    output supply1 id_3,
    input tri id_4,
    output wor id_5,
    input tri1 id_6,
    input tri id_7,
    output supply1 id_8,
    input supply0 id_9,
    input wor id_10,
    output wire module_1,
    input wand id_12,
    input tri id_13,
    input uwire id_14,
    input uwire id_15,
    output wor id_16,
    input wor id_17,
    input wand id_18,
    input supply1 id_19,
    output wand id_20
);
  assign id_16 = 1;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_6,
      id_4,
      id_1,
      id_6,
      id_6,
      id_16,
      id_9,
      id_16,
      id_6,
      id_19,
      id_10,
      id_19,
      id_0,
      id_14,
      id_20,
      id_5,
      id_5,
      id_15,
      id_6,
      id_5,
      id_6,
      id_13,
      id_20,
      id_4,
      id_13,
      id_19,
      id_20,
      id_18,
      id_16,
      id_9,
      id_17,
      id_7,
      id_10,
      id_15,
      id_19,
      id_6,
      id_8
  );
  assign id_0 = id_15;
endmodule
