(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param17 = {(~|(((8'ha1) ? (8'h9e) : (8'ha5)) && ((8'ha7) >= (8'ha2))))})
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h6a):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h9):(1'h0)] wire3;
  input wire [(4'ha):(1'h0)] wire2;
  input wire signed [(4'h9):(1'h0)] wire1;
  input wire signed [(4'ha):(1'h0)] wire0;
  wire signed [(3'h5):(1'h0)] wire16;
  wire signed [(4'h8):(1'h0)] wire15;
  wire signed [(4'ha):(1'h0)] wire14;
  wire [(4'ha):(1'h0)] wire13;
  wire signed [(3'h4):(1'h0)] wire12;
  wire signed [(4'h8):(1'h0)] wire8;
  wire [(4'h8):(1'h0)] wire7;
  wire [(4'hb):(1'h0)] wire6;
  wire signed [(3'h5):(1'h0)] wire5;
  wire signed [(4'ha):(1'h0)] wire4;
  reg signed [(3'h7):(1'h0)] reg11 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg10 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg9 = (1'h0);
  assign y = {wire16,
                 wire15,
                 wire14,
                 wire13,
                 wire12,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg11,
                 reg10,
                 reg9,
                 (1'h0)};
  assign wire4 = wire1;
  assign wire5 = {$signed(wire0)};
  assign wire6 = (-wire1[(2'h2):(1'h0)]);
  assign wire7 = $unsigned((8'ha3));
  assign wire8 = $signed($unsigned($signed((+wire2))));
  always
    @(posedge clk) begin
      reg9 <= $unsigned(((wire4[(3'h6):(1'h1)] ?
          $unsigned(wire1) : wire1) <<< wire0[(3'h7):(3'h7)]));
      reg10 <= (^wire6[(2'h3):(1'h0)]);
      reg11 <= wire1[(4'h8):(3'h6)];
    end
  assign wire12 = $unsigned(wire6);
  assign wire13 = ($signed($signed(reg10[(3'h6):(2'h2)])) ^~ (|wire1[(3'h4):(3'h4)]));
  assign wire14 = {$unsigned(wire8)};
  assign wire15 = $signed(({((8'ha7) >>> wire6)} >= $unsigned(wire14)));
  assign wire16 = reg11;
endmodule