{
  "Top": "subsamble",
  "RtlTop": "subsamble",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1771353",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "subsamble",
    "Version": "1.0",
    "DisplayName": "SubSampler",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/src\/subsample.cpp"],
    "Vhdl": [
      "impl\/vhdl\/AXIvideo2Mat.vhd",
      "impl\/vhdl\/fifo_w8_d1_A.vhd",
      "impl\/vhdl\/Mat2AXIvideo.vhd",
      "impl\/vhdl\/Not_r.vhd",
      "impl\/vhdl\/start_for_Mat2AXIbkb.vhd",
      "impl\/vhdl\/start_for_Not_U0.vhd",
      "impl\/vhdl\/subsamble.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/AXIvideo2Mat.v",
      "impl\/verilog\/fifo_w8_d1_A.v",
      "impl\/verilog\/Mat2AXIvideo.v",
      "impl\/verilog\/Not_r.v",
      "impl\/verilog\/start_for_Mat2AXIbkb.v",
      "impl\/verilog\/start_for_Not_U0.v",
      "impl\/verilog\/subsamble.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "stream_in stream_process",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_done ap_start ap_ready ap_idle",
      "ctype": {
        "done": {"Type": "bool"},
        "start": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "stream_in": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "stream_in",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "24",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "3",
        "TLAST": "1",
        "TSTRB": "3",
        "TUSER": "1"
      }
    },
    "stream_process": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "stream_process",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "24",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "3",
        "TLAST": "1",
        "TSTRB": "3",
        "TUSER": "1"
      }
    }
  },
  "RtlPorts": {
    "stream_in_TDATA": {
      "dir": "in",
      "width": "24"
    },
    "stream_in_TKEEP": {
      "dir": "in",
      "width": "3"
    },
    "stream_in_TSTRB": {
      "dir": "in",
      "width": "3"
    },
    "stream_in_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stream_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stream_in_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stream_in_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stream_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "stream_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "stream_process_TDATA": {
      "dir": "out",
      "width": "24"
    },
    "stream_process_TKEEP": {
      "dir": "out",
      "width": "3"
    },
    "stream_process_TSTRB": {
      "dir": "out",
      "width": "3"
    },
    "stream_process_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stream_process_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stream_process_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stream_process_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stream_process_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "stream_process_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "stream_in_V_data_V": {
      "interfaceRef": "stream_in",
      "dir": "in"
    },
    "stream_in_V_keep_V": {
      "interfaceRef": "stream_in",
      "dir": "in"
    },
    "stream_in_V_strb_V": {
      "interfaceRef": "stream_in",
      "dir": "in"
    },
    "stream_in_V_user_V": {
      "interfaceRef": "stream_in",
      "dir": "in"
    },
    "stream_in_V_last_V": {
      "interfaceRef": "stream_in",
      "dir": "in"
    },
    "stream_in_V_id_V": {
      "interfaceRef": "stream_in",
      "dir": "in"
    },
    "stream_in_V_dest_V": {
      "interfaceRef": "stream_in",
      "dir": "in"
    },
    "stream_process_V_data_V": {
      "interfaceRef": "stream_process",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "stream_process_V_keep_V": {
      "interfaceRef": "stream_process",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "stream_process_V_strb_V": {
      "interfaceRef": "stream_process",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "stream_process_V_user_V": {
      "interfaceRef": "stream_process",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "stream_process_V_last_V": {
      "interfaceRef": "stream_process",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "stream_process_V_id_V": {
      "interfaceRef": "stream_process",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "stream_process_V_dest_V": {
      "interfaceRef": "stream_process",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "subsamble",
      "Instances": [
        {
          "ModuleName": "AXIvideo2Mat",
          "InstanceName": "AXIvideo2Mat_U0"
        },
        {
          "ModuleName": "Mat2AXIvideo",
          "InstanceName": "Mat2AXIvideo_U0"
        },
        {
          "ModuleName": "Not_r",
          "InstanceName": "Not_U0"
        }
      ]
    },
    "Metrics": {
      "AXIvideo2Mat": {
        "Latency": {
          "LatencyBest": "1771353",
          "LatencyAvg": "1771353",
          "LatencyWorst": "1771353",
          "PipelineII": "1771353",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.403"
        },
        "Loops": [
          {
            "Name": "loop_wait_for_start",
            "TripCount": "0",
            "Latency": "0",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "loop_height",
            "TripCount": "1050",
            "Latency": "1771350",
            "PipelineII": "",
            "PipelineDepth": "1687",
            "Loops": [
              {
                "Name": "loop_width",
                "TripCount": "1680",
                "Latency": "1681",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "loop_wait_for_eol",
                "TripCount": "0",
                "Latency": "1",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }
            ]
          }
        ],
        "Area": {
          "FF": "218",
          "LUT": "449",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Not_r": {
        "Latency": {
          "LatencyBest": "1767151",
          "LatencyAvg": "1767151",
          "LatencyWorst": "1767151",
          "PipelineII": "1767151",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.258"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "1050",
            "Latency": "1767150",
            "PipelineII": "",
            "PipelineDepth": "1683",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "1680",
                "Latency": "1680",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "42",
          "LUT": "218",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Mat2AXIvideo": {
        "Latency": {
          "LatencyBest": "1768201",
          "LatencyAvg": "1768201",
          "LatencyWorst": "1768201",
          "PipelineII": "1768201",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.634"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "1050",
            "Latency": "1768200",
            "PipelineII": "",
            "PipelineDepth": "1684",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "1680",
                "Latency": "1681",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "121",
          "LUT": "359",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "subsamble": {
        "Latency": {
          "LatencyBest": "1771353",
          "LatencyAvg": "1771353",
          "LatencyWorst": "1771353",
          "PipelineII": "1771354",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.258"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "411",
          "LUT": "1148",
          "DSP48E": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-02-04 11:00:23 GMT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2.1"
  }
}
