Classic Timing Analyzer report for VGA_Video_Generator
Tue Mar 13 19:08:12 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 13.359 ns                                      ; column[7] ; B[2]~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.888 ns                                       ; B[2]~reg0 ; B[5]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.198 ns                                      ; video_on  ; R[0]~reg0 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; B[2]~reg0 ; B[2]~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                         ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; B[2]~reg0 ; B[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------+
; tsu                                                                  ;
+-------+--------------+------------+-----------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To        ; To Clock ;
+-------+--------------+------------+-----------+-----------+----------+
; N/A   ; None         ; 13.359 ns  ; column[7] ; B[2]~reg0 ; clk      ;
; N/A   ; None         ; 13.223 ns  ; column[8] ; B[2]~reg0 ; clk      ;
; N/A   ; None         ; 13.112 ns  ; column[9] ; B[2]~reg0 ; clk      ;
; N/A   ; None         ; 11.770 ns  ; column[7] ; R[2]~reg0 ; clk      ;
; N/A   ; None         ; 11.634 ns  ; column[8] ; R[2]~reg0 ; clk      ;
; N/A   ; None         ; 11.523 ns  ; column[9] ; R[2]~reg0 ; clk      ;
; N/A   ; None         ; 11.157 ns  ; column[7] ; R[0]~reg0 ; clk      ;
; N/A   ; None         ; 11.146 ns  ; column[6] ; B[2]~reg0 ; clk      ;
; N/A   ; None         ; 11.021 ns  ; column[8] ; R[0]~reg0 ; clk      ;
; N/A   ; None         ; 10.910 ns  ; column[9] ; R[0]~reg0 ; clk      ;
; N/A   ; None         ; 9.557 ns   ; column[6] ; R[2]~reg0 ; clk      ;
; N/A   ; None         ; 9.322 ns   ; column[7] ; G[2]~reg0 ; clk      ;
; N/A   ; None         ; 9.186 ns   ; column[8] ; G[2]~reg0 ; clk      ;
; N/A   ; None         ; 9.075 ns   ; column[9] ; G[2]~reg0 ; clk      ;
; N/A   ; None         ; 8.944 ns   ; column[6] ; R[0]~reg0 ; clk      ;
; N/A   ; None         ; 8.851 ns   ; column[7] ; G[0]~reg0 ; clk      ;
; N/A   ; None         ; 8.715 ns   ; column[8] ; G[0]~reg0 ; clk      ;
; N/A   ; None         ; 8.604 ns   ; column[9] ; G[0]~reg0 ; clk      ;
; N/A   ; None         ; 8.502 ns   ; column[5] ; B[2]~reg0 ; clk      ;
; N/A   ; None         ; 7.800 ns   ; column[4] ; B[2]~reg0 ; clk      ;
; N/A   ; None         ; 7.109 ns   ; column[6] ; G[2]~reg0 ; clk      ;
; N/A   ; None         ; 6.913 ns   ; column[5] ; R[2]~reg0 ; clk      ;
; N/A   ; None         ; 6.638 ns   ; column[6] ; G[0]~reg0 ; clk      ;
; N/A   ; None         ; 6.300 ns   ; column[5] ; R[0]~reg0 ; clk      ;
; N/A   ; None         ; 4.381 ns   ; video_on  ; R[0]~reg0 ; clk      ;
; N/A   ; None         ; 4.381 ns   ; video_on  ; R[2]~reg0 ; clk      ;
; N/A   ; None         ; 4.381 ns   ; video_on  ; G[0]~reg0 ; clk      ;
; N/A   ; None         ; 4.381 ns   ; video_on  ; G[2]~reg0 ; clk      ;
; N/A   ; None         ; 3.452 ns   ; video_on  ; B[2]~reg0 ; clk      ;
+-------+--------------+------------+-----------+-----------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 8.888 ns   ; B[2]~reg0 ; B[5] ; clk        ;
; N/A   ; None         ; 8.878 ns   ; B[2]~reg0 ; B[7] ; clk        ;
; N/A   ; None         ; 8.858 ns   ; B[2]~reg0 ; B[4] ; clk        ;
; N/A   ; None         ; 8.800 ns   ; B[2]~reg0 ; B[6] ; clk        ;
; N/A   ; None         ; 8.780 ns   ; B[2]~reg0 ; B[3] ; clk        ;
; N/A   ; None         ; 7.295 ns   ; G[2]~reg0 ; G[6] ; clk        ;
; N/A   ; None         ; 7.281 ns   ; G[2]~reg0 ; G[4] ; clk        ;
; N/A   ; None         ; 7.281 ns   ; G[2]~reg0 ; G[2] ; clk        ;
; N/A   ; None         ; 7.260 ns   ; G[2]~reg0 ; G[7] ; clk        ;
; N/A   ; None         ; 7.260 ns   ; G[2]~reg0 ; G[3] ; clk        ;
; N/A   ; None         ; 6.917 ns   ; B[2]~reg0 ; B[2] ; clk        ;
; N/A   ; None         ; 6.917 ns   ; B[2]~reg0 ; B[0] ; clk        ;
; N/A   ; None         ; 6.897 ns   ; R[2]~reg0 ; R[4] ; clk        ;
; N/A   ; None         ; 6.897 ns   ; R[2]~reg0 ; R[2] ; clk        ;
; N/A   ; None         ; 6.879 ns   ; G[2]~reg0 ; G[5] ; clk        ;
; N/A   ; None         ; 6.879 ns   ; R[2]~reg0 ; R[7] ; clk        ;
; N/A   ; None         ; 6.879 ns   ; R[2]~reg0 ; R[5] ; clk        ;
; N/A   ; None         ; 6.849 ns   ; R[2]~reg0 ; R[6] ; clk        ;
; N/A   ; None         ; 6.849 ns   ; R[2]~reg0 ; R[3] ; clk        ;
; N/A   ; None         ; 6.844 ns   ; G[0]~reg0 ; G[0] ; clk        ;
; N/A   ; None         ; 6.544 ns   ; R[0]~reg0 ; R[0] ; clk        ;
+-------+--------------+------------+-----------+------+------------+


+----------------------------------------------------------------------------+
; th                                                                         ;
+---------------+-------------+-----------+-----------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To        ; To Clock ;
+---------------+-------------+-----------+-----------+-----------+----------+
; N/A           ; None        ; -3.198 ns ; video_on  ; R[0]~reg0 ; clk      ;
; N/A           ; None        ; -3.203 ns ; video_on  ; G[0]~reg0 ; clk      ;
; N/A           ; None        ; -3.204 ns ; video_on  ; B[2]~reg0 ; clk      ;
; N/A           ; None        ; -3.674 ns ; video_on  ; G[2]~reg0 ; clk      ;
; N/A           ; None        ; -3.811 ns ; video_on  ; R[2]~reg0 ; clk      ;
; N/A           ; None        ; -5.239 ns ; column[4] ; B[2]~reg0 ; clk      ;
; N/A           ; None        ; -5.264 ns ; column[6] ; B[2]~reg0 ; clk      ;
; N/A           ; None        ; -5.532 ns ; column[9] ; R[0]~reg0 ; clk      ;
; N/A           ; None        ; -5.534 ns ; column[9] ; G[0]~reg0 ; clk      ;
; N/A           ; None        ; -5.536 ns ; column[9] ; B[2]~reg0 ; clk      ;
; N/A           ; None        ; -5.643 ns ; column[8] ; R[0]~reg0 ; clk      ;
; N/A           ; None        ; -5.645 ns ; column[8] ; G[0]~reg0 ; clk      ;
; N/A           ; None        ; -5.647 ns ; column[8] ; B[2]~reg0 ; clk      ;
; N/A           ; None        ; -5.714 ns ; column[6] ; R[0]~reg0 ; clk      ;
; N/A           ; None        ; -5.779 ns ; column[7] ; R[0]~reg0 ; clk      ;
; N/A           ; None        ; -5.781 ns ; column[7] ; G[0]~reg0 ; clk      ;
; N/A           ; None        ; -5.783 ns ; column[7] ; B[2]~reg0 ; clk      ;
; N/A           ; None        ; -5.866 ns ; column[5] ; B[2]~reg0 ; clk      ;
; N/A           ; None        ; -6.004 ns ; column[5] ; R[0]~reg0 ; clk      ;
; N/A           ; None        ; -6.005 ns ; column[9] ; G[2]~reg0 ; clk      ;
; N/A           ; None        ; -6.116 ns ; column[8] ; G[2]~reg0 ; clk      ;
; N/A           ; None        ; -6.145 ns ; column[9] ; R[2]~reg0 ; clk      ;
; N/A           ; None        ; -6.252 ns ; column[7] ; G[2]~reg0 ; clk      ;
; N/A           ; None        ; -6.256 ns ; column[8] ; R[2]~reg0 ; clk      ;
; N/A           ; None        ; -6.327 ns ; column[6] ; R[2]~reg0 ; clk      ;
; N/A           ; None        ; -6.333 ns ; column[6] ; G[0]~reg0 ; clk      ;
; N/A           ; None        ; -6.392 ns ; column[7] ; R[2]~reg0 ; clk      ;
; N/A           ; None        ; -6.617 ns ; column[5] ; R[2]~reg0 ; clk      ;
; N/A           ; None        ; -6.804 ns ; column[6] ; G[2]~reg0 ; clk      ;
+---------------+-------------+-----------+-----------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Mar 13 19:08:12 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VGA_Video_Generator -c VGA_Video_Generator --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 380.08 MHz between source register "B[2]~reg0" and destination register "B[2]~reg0"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.454 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y17_N1; Fanout = 8; REG Node = 'B[2]~reg0'
            Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X49_Y17_N0; Fanout = 1; COMB Node = 'B~9'
            Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X49_Y17_N1; Fanout = 8; REG Node = 'B[2]~reg0'
            Info: Total cell delay = 0.454 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.863 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.863 ns; Loc. = LCFF_X49_Y17_N1; Fanout = 8; REG Node = 'B[2]~reg0'
                Info: Total cell delay = 1.628 ns ( 56.86 % )
                Info: Total interconnect delay = 1.235 ns ( 43.14 % )
            Info: - Longest clock path from clock "clk" to source register is 2.863 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.863 ns; Loc. = LCFF_X49_Y17_N1; Fanout = 8; REG Node = 'B[2]~reg0'
                Info: Total cell delay = 1.628 ns ( 56.86 % )
                Info: Total interconnect delay = 1.235 ns ( 43.14 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "B[2]~reg0" (data pin = "column[7]", clock pin = "clk") is 13.359 ns
    Info: + Longest pin to register delay is 16.260 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_J22; Fanout = 4; PIN Node = 'column[7]'
        Info: 2: + IC(5.500 ns) + CELL(0.517 ns) = 6.881 ns; Loc. = LCCOMB_X47_Y17_N18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~1'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 6.961 ns; Loc. = LCCOMB_X47_Y17_N20; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~3'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 7.041 ns; Loc. = LCCOMB_X47_Y17_N22; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~5'
        Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 7.499 ns; Loc. = LCCOMB_X47_Y17_N24; Fanout = 16; COMB Node = 'lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~6'
        Info: 6: + IC(0.557 ns) + CELL(0.461 ns) = 8.517 ns; Loc. = LCCOMB_X48_Y17_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[51]~60'
        Info: 7: + IC(0.558 ns) + CELL(0.517 ns) = 9.592 ns; Loc. = LCCOMB_X47_Y17_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[4]~1'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 9.672 ns; Loc. = LCCOMB_X47_Y17_N4; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~3'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 9.752 ns; Loc. = LCCOMB_X47_Y17_N6; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~5'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 9.832 ns; Loc. = LCCOMB_X47_Y17_N8; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~7'
        Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 10.290 ns; Loc. = LCCOMB_X47_Y17_N10; Fanout = 13; COMB Node = 'lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~8'
        Info: 12: + IC(0.619 ns) + CELL(0.513 ns) = 11.422 ns; Loc. = LCCOMB_X48_Y17_N22; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[59]~36'
        Info: 13: + IC(0.291 ns) + CELL(0.495 ns) = 12.208 ns; Loc. = LCCOMB_X48_Y17_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[4]~1'
        Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 12.288 ns; Loc. = LCCOMB_X48_Y17_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[5]~3'
        Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 12.368 ns; Loc. = LCCOMB_X48_Y17_N10; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~5'
        Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 12.448 ns; Loc. = LCCOMB_X48_Y17_N12; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~7'
        Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 12.906 ns; Loc. = LCCOMB_X48_Y17_N14; Fanout = 9; COMB Node = 'lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~8'
        Info: 18: + IC(0.323 ns) + CELL(0.322 ns) = 13.551 ns; Loc. = LCCOMB_X48_Y17_N18; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[69]~26'
        Info: 19: + IC(0.777 ns) + CELL(0.517 ns) = 14.845 ns; Loc. = LCCOMB_X49_Y17_N26; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~5'
        Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 14.925 ns; Loc. = LCCOMB_X49_Y17_N28; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~7'
        Info: 21: + IC(0.000 ns) + CELL(0.458 ns) = 15.383 ns; Loc. = LCCOMB_X49_Y17_N30; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~8'
        Info: 22: + IC(0.290 ns) + CELL(0.491 ns) = 16.164 ns; Loc. = LCCOMB_X49_Y17_N0; Fanout = 1; COMB Node = 'B~9'
        Info: 23: + IC(0.000 ns) + CELL(0.096 ns) = 16.260 ns; Loc. = LCFF_X49_Y17_N1; Fanout = 8; REG Node = 'B[2]~reg0'
        Info: Total cell delay = 7.345 ns ( 45.17 % )
        Info: Total interconnect delay = 8.915 ns ( 54.83 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.863 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.863 ns; Loc. = LCFF_X49_Y17_N1; Fanout = 8; REG Node = 'B[2]~reg0'
        Info: Total cell delay = 1.628 ns ( 56.86 % )
        Info: Total interconnect delay = 1.235 ns ( 43.14 % )
Info: tco from clock "clk" to destination pin "B[5]" through register "B[2]~reg0" is 8.888 ns
    Info: + Longest clock path from clock "clk" to source register is 2.863 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.863 ns; Loc. = LCFF_X49_Y17_N1; Fanout = 8; REG Node = 'B[2]~reg0'
        Info: Total cell delay = 1.628 ns ( 56.86 % )
        Info: Total interconnect delay = 1.235 ns ( 43.14 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 5.748 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y17_N1; Fanout = 8; REG Node = 'B[2]~reg0'
        Info: 2: + IC(2.908 ns) + CELL(2.840 ns) = 5.748 ns; Loc. = PIN_J1; Fanout = 0; PIN Node = 'B[5]'
        Info: Total cell delay = 2.840 ns ( 49.41 % )
        Info: Total interconnect delay = 2.908 ns ( 50.59 % )
Info: th for register "R[0]~reg0" (data pin = "video_on", clock pin = "clk") is -3.198 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.863 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.863 ns; Loc. = LCFF_X49_Y17_N17; Fanout = 1; REG Node = 'R[0]~reg0'
        Info: Total cell delay = 1.628 ns ( 56.86 % )
        Info: Total interconnect delay = 1.235 ns ( 43.14 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.347 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_J15; Fanout = 4; PIN Node = 'video_on'
        Info: 2: + IC(5.209 ns) + CELL(0.178 ns) = 6.251 ns; Loc. = LCCOMB_X49_Y17_N16; Fanout = 2; COMB Node = 'R~9'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.347 ns; Loc. = LCFF_X49_Y17_N17; Fanout = 1; REG Node = 'R[0]~reg0'
        Info: Total cell delay = 1.138 ns ( 17.93 % )
        Info: Total interconnect delay = 5.209 ns ( 82.07 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 174 megabytes
    Info: Processing ended: Tue Mar 13 19:08:12 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


