---
title: "VLSI Design Flow: RTL to GDS"
excerpt: "NPTEL<br/><img src='/images/VLSI Design Flow_ RTL to GDS_page-0001.jpg' style='width: 400px;'>"
collection: 
---

This course covered the entire RTL to GDS VLSI design flow, going through various stages of logic synthesis, verification, physical design, and testing. Besides covering the fundamentals of various design tasks, this course developed skills in modern chip design with the help of activities and demonstrations on freely available CAD tools like Yosys, Bamboo, OpenSTA and OpenRoad.

The complete course structure can be found [here](https://onlinecourses.nptel.ac.in/noc23_ee137/course) .
