<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="31" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1100" height="800" x="180" y="59" />
 <generation
   synthesis="VHDL"
   block_symbol_file="0"
   path="/home/anjan/bel_projects/modules/_PROJECT_NAME_/" />
</preferences>
