Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Dec  4 07:58:01 2023
| Host         : DESKTOP-8G5SJN0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RF_top_timing_summary_routed.rpt -pb RF_top_timing_summary_routed.pb -rpx RF_top_timing_summary_routed.rpx -warn_on_violation
| Design       : RF_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    1           
TIMING-18  Warning   Missing input or output delay   6           
TIMING-20  Warning   Non-clocked latch               77          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1625)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (77)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1625)
---------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: intr_in (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: RF_0/FSM_sequential_curr_s_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: RF_0/FSM_sequential_curr_s_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: RF_0/FSM_sequential_curr_s_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: RF_0/addr_index_q_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: RF_0/addr_index_q_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: RF_0/addr_index_q_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: RF_0/addr_index_q_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: RF_0/data_index_q_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: RF_0/data_index_q_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: RF_0/data_index_q_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: RF_0/data_index_q_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: RF_0/wait_index_q_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: RF_0/wait_index_q_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: RF_0/wait_index_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: RF_state/FSM_onehot_curr_state_reg[0]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: RF_state/FSM_onehot_curr_state_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: RF_state/FSM_onehot_curr_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: RF_state/FSM_onehot_curr_state_reg[3]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: RF_state/FSM_onehot_curr_state_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: RF_state/FSM_onehot_curr_state_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: RF_state/FSM_onehot_curr_state_reg[6]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: RF_state/FSM_onehot_curr_state_reg[7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: RF_state/counter_q_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: RF_state/counter_q_reg[10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: RF_state/counter_q_reg[11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: RF_state/counter_q_reg[12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: RF_state/counter_q_reg[13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: RF_state/counter_q_reg[14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: RF_state/counter_q_reg[15]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: RF_state/counter_q_reg[1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: RF_state/counter_q_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: RF_state/counter_q_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: RF_state/counter_q_reg[4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: RF_state/counter_q_reg[5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: RF_state/counter_q_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: RF_state/counter_q_reg[7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: RF_state/counter_q_reg[8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: RF_state/counter_q_reg[9]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: RF_state/data_in_q_reg[0]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: RF_state/data_in_q_reg[10]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: RF_state/data_in_q_reg[11]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: RF_state/data_in_q_reg[12]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: RF_state/data_in_q_reg[13]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: RF_state/data_in_q_reg[14]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: RF_state/data_in_q_reg[15]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: RF_state/data_in_q_reg[1]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: RF_state/data_in_q_reg[2]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: RF_state/data_in_q_reg[3]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: RF_state/data_in_q_reg[4]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: RF_state/data_in_q_reg[5]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: RF_state/data_in_q_reg[6]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: RF_state/data_in_q_reg[7]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: RF_state/data_in_q_reg[8]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: RF_state/data_in_q_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (77)
-------------------------------------------------
 There are 77 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.767        0.000                      0                   49        0.136        0.000                      0                   49        4.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.767        0.000                      0                   49        0.136        0.000                      0                   49        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 RF_0/addr_index_q_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF_0/FSM_sequential_curr_s_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.230ns  (logic 1.445ns (34.161%)  route 2.785ns (65.839%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 20.019 - 15.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 10.320 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.717    10.320    RF_0/sck_OBUF_BUFG
    SLICE_X79Y87         FDCE                                         r  RF_0/addr_index_q_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDCE (Prop_fdce_C_Q)         0.422    10.742 r  RF_0/addr_index_q_reg[0]/Q
                         net (fo=12, routed)          1.038    11.780    RF_0/Q[0]
    SLICE_X78Y89         LUT4 (Prop_lut4_I1_O)        0.321    12.101 r  RF_0/data_index_d_reg[3]_i_7/O
                         net (fo=7, routed)           0.835    12.936    RF_0/data_index_d_reg[3]_i_7_n_0
    SLICE_X78Y87         LUT5 (Prop_lut5_I4_O)        0.354    13.290 r  RF_0/FSM_sequential_curr_s[2]_i_2/O
                         net (fo=5, routed)           0.912    14.202    RF_0/FSM_sequential_curr_s[2]_i_2_n_0
    SLICE_X79Y87         LUT6 (Prop_lut6_I1_O)        0.348    14.550 r  RF_0/FSM_sequential_curr_s[1]_i_1/O
                         net (fo=1, routed)           0.000    14.550    RF_0/FSM_sequential_curr_s[1]_i_1_n_0
    SLICE_X79Y87         FDCE                                         r  RF_0/FSM_sequential_curr_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.596    20.019    RF_0/sck_OBUF_BUFG
    SLICE_X79Y87         FDCE                                         r  RF_0/FSM_sequential_curr_s_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.301    20.320    
                         clock uncertainty           -0.035    20.284    
    SLICE_X79Y87         FDCE (Setup_fdce_C_D)        0.032    20.316    RF_0/FSM_sequential_curr_s_reg[1]
  -------------------------------------------------------------------
                         required time                         20.316    
                         arrival time                         -14.550    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 RF_0/addr_index_q_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF_0/cs_q_reg/D
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.965ns  (logic 1.445ns (36.440%)  route 2.520ns (63.560%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 20.023 - 15.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 10.320 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.717    10.320    RF_0/sck_OBUF_BUFG
    SLICE_X79Y87         FDCE                                         r  RF_0/addr_index_q_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDCE (Prop_fdce_C_Q)         0.422    10.742 f  RF_0/addr_index_q_reg[0]/Q
                         net (fo=12, routed)          1.038    11.780    RF_0/Q[0]
    SLICE_X78Y89         LUT4 (Prop_lut4_I1_O)        0.321    12.101 f  RF_0/data_index_d_reg[3]_i_7/O
                         net (fo=7, routed)           0.835    12.936    RF_0/data_index_d_reg[3]_i_7_n_0
    SLICE_X78Y87         LUT5 (Prop_lut5_I4_O)        0.354    13.290 f  RF_0/FSM_sequential_curr_s[2]_i_2/O
                         net (fo=5, routed)           0.647    13.937    RF_0/FSM_sequential_curr_s[2]_i_2_n_0
    SLICE_X81Y88         LUT6 (Prop_lut6_I0_O)        0.348    14.285 r  RF_0/cs_q_i_1/O
                         net (fo=1, routed)           0.000    14.285    RF_0/cs_d
    SLICE_X81Y88         FDPE                                         r  RF_0/cs_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.600    20.023    RF_0/sck_OBUF_BUFG
    SLICE_X81Y88         FDPE                                         r  RF_0/cs_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    20.282    
                         clock uncertainty           -0.035    20.246    
    SLICE_X81Y88         FDPE (Setup_fdpe_C_D)        0.032    20.278    RF_0/cs_q_reg
  -------------------------------------------------------------------
                         required time                         20.278    
                         arrival time                         -14.285    
  -------------------------------------------------------------------
                         slack                                  5.993    

Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 RF_0/addr_index_q_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF_0/FSM_sequential_curr_s_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.835ns  (logic 1.445ns (37.679%)  route 2.390ns (62.321%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 20.020 - 15.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 10.320 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.717    10.320    RF_0/sck_OBUF_BUFG
    SLICE_X79Y87         FDCE                                         r  RF_0/addr_index_q_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDCE (Prop_fdce_C_Q)         0.422    10.742 r  RF_0/addr_index_q_reg[0]/Q
                         net (fo=12, routed)          1.038    11.780    RF_0/Q[0]
    SLICE_X78Y89         LUT4 (Prop_lut4_I1_O)        0.321    12.101 r  RF_0/data_index_d_reg[3]_i_7/O
                         net (fo=7, routed)           0.835    12.936    RF_0/data_index_d_reg[3]_i_7_n_0
    SLICE_X78Y87         LUT5 (Prop_lut5_I4_O)        0.354    13.290 r  RF_0/FSM_sequential_curr_s[2]_i_2/O
                         net (fo=5, routed)           0.517    13.807    RF_0/FSM_sequential_curr_s[2]_i_2_n_0
    SLICE_X79Y88         LUT6 (Prop_lut6_I0_O)        0.348    14.155 r  RF_0/FSM_sequential_curr_s[2]_i_1/O
                         net (fo=1, routed)           0.000    14.155    RF_0/FSM_sequential_curr_s[2]_i_1_n_0
    SLICE_X79Y88         FDCE                                         r  RF_0/FSM_sequential_curr_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.597    20.020    RF_0/sck_OBUF_BUFG
    SLICE_X79Y88         FDCE                                         r  RF_0/FSM_sequential_curr_s_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.276    20.296    
                         clock uncertainty           -0.035    20.260    
    SLICE_X79Y88         FDCE (Setup_fdce_C_D)        0.032    20.292    RF_0/FSM_sequential_curr_s_reg[2]
  -------------------------------------------------------------------
                         required time                         20.292    
                         arrival time                         -14.155    
  -------------------------------------------------------------------
                         slack                                  6.138    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 RF_0/addr_index_q_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF_0/ready_q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.876ns  (logic 1.445ns (37.282%)  route 2.431ns (62.718%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 20.018 - 15.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 10.320 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.717    10.320    RF_0/sck_OBUF_BUFG
    SLICE_X79Y87         FDCE                                         r  RF_0/addr_index_q_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDCE (Prop_fdce_C_Q)         0.422    10.742 f  RF_0/addr_index_q_reg[0]/Q
                         net (fo=12, routed)          1.038    11.780    RF_0/Q[0]
    SLICE_X78Y89         LUT4 (Prop_lut4_I1_O)        0.321    12.101 f  RF_0/data_index_d_reg[3]_i_7/O
                         net (fo=7, routed)           0.835    12.936    RF_0/data_index_d_reg[3]_i_7_n_0
    SLICE_X78Y87         LUT5 (Prop_lut5_I4_O)        0.354    13.290 f  RF_0/FSM_sequential_curr_s[2]_i_2/O
                         net (fo=5, routed)           0.558    13.848    RF_0/FSM_sequential_curr_s[2]_i_2_n_0
    SLICE_X78Y86         LUT6 (Prop_lut6_I1_O)        0.348    14.196 r  RF_0/ready_q_i_1/O
                         net (fo=1, routed)           0.000    14.196    RF_0/ready_d
    SLICE_X78Y86         FDCE                                         r  RF_0/ready_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.595    20.018    RF_0/sck_OBUF_BUFG
    SLICE_X78Y86         FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.276    20.294    
                         clock uncertainty           -0.035    20.258    
    SLICE_X78Y86         FDCE (Setup_fdce_C_D)        0.086    20.344    RF_0/ready_q_reg
  -------------------------------------------------------------------
                         required time                         20.344    
                         arrival time                         -14.196    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 RF_0/addr_index_q_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF_0/FSM_sequential_curr_s_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.682ns  (logic 1.445ns (39.240%)  route 2.237ns (60.760%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 20.022 - 15.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 10.320 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.717    10.320    RF_0/sck_OBUF_BUFG
    SLICE_X79Y87         FDCE                                         r  RF_0/addr_index_q_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDCE (Prop_fdce_C_Q)         0.422    10.742 r  RF_0/addr_index_q_reg[0]/Q
                         net (fo=12, routed)          1.038    11.780    RF_0/Q[0]
    SLICE_X78Y89         LUT4 (Prop_lut4_I1_O)        0.321    12.101 r  RF_0/data_index_d_reg[3]_i_7/O
                         net (fo=7, routed)           0.835    12.936    RF_0/data_index_d_reg[3]_i_7_n_0
    SLICE_X78Y87         LUT5 (Prop_lut5_I4_O)        0.354    13.290 r  RF_0/FSM_sequential_curr_s[2]_i_2/O
                         net (fo=5, routed)           0.364    13.654    RF_0/FSM_sequential_curr_s[2]_i_2_n_0
    SLICE_X81Y87         LUT6 (Prop_lut6_I1_O)        0.348    14.002 r  RF_0/FSM_sequential_curr_s[0]_i_1/O
                         net (fo=1, routed)           0.000    14.002    RF_0/FSM_sequential_curr_s[0]_i_1_n_0
    SLICE_X81Y87         FDCE                                         r  RF_0/FSM_sequential_curr_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.599    20.022    RF_0/sck_OBUF_BUFG
    SLICE_X81Y87         FDCE                                         r  RF_0/FSM_sequential_curr_s_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.259    20.281    
                         clock uncertainty           -0.035    20.245    
    SLICE_X81Y87         FDCE (Setup_fdce_C_D)        0.032    20.277    RF_0/FSM_sequential_curr_s_reg[0]
  -------------------------------------------------------------------
                         required time                         20.277    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 RF_0/addr_index_q_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF_0/sdi_q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.682ns  (logic 1.195ns (32.452%)  route 2.487ns (67.548%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 20.021 - 15.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 10.320 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.717    10.320    RF_0/sck_OBUF_BUFG
    SLICE_X79Y87         FDCE                                         r  RF_0/addr_index_q_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDCE (Prop_fdce_C_Q)         0.422    10.742 f  RF_0/addr_index_q_reg[0]/Q
                         net (fo=12, routed)          1.038    11.780    RF_0/Q[0]
    SLICE_X78Y89         LUT4 (Prop_lut4_I1_O)        0.321    12.101 f  RF_0/data_index_d_reg[3]_i_7/O
                         net (fo=7, routed)           0.651    12.752    RF_0/data_index_d_reg[3]_i_7_n_0
    SLICE_X79Y87         LUT5 (Prop_lut5_I2_O)        0.328    13.080 r  RF_0/sdi_q_i_2/O
                         net (fo=1, routed)           0.798    13.878    RF_0/sdi_q_i_2_n_0
    SLICE_X79Y89         LUT6 (Prop_lut6_I0_O)        0.124    14.002 r  RF_0/sdi_q_i_1/O
                         net (fo=1, routed)           0.000    14.002    RF_0/sdi_d
    SLICE_X79Y89         FDRE                                         r  RF_0/sdi_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.598    20.021    RF_0/sck_OBUF_BUFG
    SLICE_X79Y89         FDRE                                         r  RF_0/sdi_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.276    20.297    
                         clock uncertainty           -0.035    20.261    
    SLICE_X79Y89         FDRE (Setup_fdre_C_D)        0.032    20.293    RF_0/sdi_q_reg
  -------------------------------------------------------------------
                         required time                         20.293    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 RF_0/addr_index_q_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF_0/data_out_q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.986ns  (logic 0.845ns (28.295%)  route 2.141ns (71.705%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 20.021 - 15.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 10.320 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.717    10.320    RF_0/sck_OBUF_BUFG
    SLICE_X79Y87         FDCE                                         r  RF_0/addr_index_q_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDCE (Prop_fdce_C_Q)         0.422    10.742 f  RF_0/addr_index_q_reg[0]/Q
                         net (fo=12, routed)          1.152    11.894    RF_0/Q[0]
    SLICE_X79Y89         LUT6 (Prop_lut6_I4_O)        0.299    12.193 r  RF_0/data_out_q_i_2/O
                         net (fo=1, routed)           0.989    13.182    RF_0/data_out_q_i_2_n_0
    SLICE_X80Y86         LUT6 (Prop_lut6_I0_O)        0.124    13.306 r  RF_0/data_out_q_i_1/O
                         net (fo=1, routed)           0.000    13.306    RF_0/data_out_d
    SLICE_X80Y86         FDRE                                         r  RF_0/data_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.598    20.021    RF_0/sck_OBUF_BUFG
    SLICE_X80Y86         FDRE                                         r  RF_0/data_out_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    20.280    
                         clock uncertainty           -0.035    20.244    
    SLICE_X80Y86         FDRE (Setup_fdre_C_D)        0.082    20.326    RF_0/data_out_q_reg
  -------------------------------------------------------------------
                         required time                         20.326    
                         arrival time                         -13.306    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.551ns  (required time - arrival time)
  Source:                 pc_dut_0/addrout_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_dut_0/addrout_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.704ns (29.136%)  route 1.712ns (70.864%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.710     5.313    pc_dut_0/CLK
    SLICE_X72Y85         FDCE                                         r  pc_dut_0/addrout_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDCE (Prop_fdce_C_Q)         0.456     5.769 f  pc_dut_0/addrout_q_reg[3]/Q
                         net (fo=6, routed)           0.897     6.666    pc_dut_0/Q[3]
    SLICE_X72Y85         LUT6 (Prop_lut6_I4_O)        0.124     6.790 r  pc_dut_0/addrout_q[7]_i_2/O
                         net (fo=2, routed)           0.815     7.605    pc_dut_0/addrout_q[7]_i_2_n_0
    SLICE_X72Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.729 r  pc_dut_0/addrout_q[6]_i_1/O
                         net (fo=1, routed)           0.000     7.729    pc_dut_0/addrout_d[6]
    SLICE_X72Y84         FDCE                                         r  pc_dut_0/addrout_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.589    15.012    pc_dut_0/CLK
    SLICE_X72Y84         FDCE                                         r  pc_dut_0/addrout_q_reg[6]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X72Y84         FDCE (Setup_fdce_C_D)        0.029    15.280    pc_dut_0/addrout_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -7.729    
  -------------------------------------------------------------------
                         slack                                  7.551    

Slack (MET) :             7.569ns  (required time - arrival time)
  Source:                 pc_dut_0/addrout_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_dut_0/addrout_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.732ns (29.948%)  route 1.712ns (70.052%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.710     5.313    pc_dut_0/CLK
    SLICE_X72Y85         FDCE                                         r  pc_dut_0/addrout_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDCE (Prop_fdce_C_Q)         0.456     5.769 f  pc_dut_0/addrout_q_reg[3]/Q
                         net (fo=6, routed)           0.897     6.666    pc_dut_0/Q[3]
    SLICE_X72Y85         LUT6 (Prop_lut6_I4_O)        0.124     6.790 r  pc_dut_0/addrout_q[7]_i_2/O
                         net (fo=2, routed)           0.815     7.605    pc_dut_0/addrout_q[7]_i_2_n_0
    SLICE_X72Y84         LUT3 (Prop_lut3_I0_O)        0.152     7.757 r  pc_dut_0/addrout_q[7]_i_1/O
                         net (fo=1, routed)           0.000     7.757    pc_dut_0/addrout_d[7]
    SLICE_X72Y84         FDCE                                         r  pc_dut_0/addrout_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.589    15.012    pc_dut_0/CLK
    SLICE_X72Y84         FDCE                                         r  pc_dut_0/addrout_q_reg[7]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X72Y84         FDCE (Setup_fdce_C_D)        0.075    15.326    pc_dut_0/addrout_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                  7.569    

Slack (MET) :             7.745ns  (required time - arrival time)
  Source:                 mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.606ns (38.137%)  route 0.983ns (61.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.710     5.313    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X73Y85         FDCE                                         r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y85         FDCE (Prop_fdce_C_Q)         0.456     5.769 r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=2, routed)           0.493     6.262    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_sig_1
    SLICE_X73Y85         LUT2 (Prop_lut2_I1_O)        0.150     6.412 r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           0.490     6.902    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_2
    RAMB18_X2Y34         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.630    15.052    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    15.327    
                         clock uncertainty           -0.035    15.292    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.645    14.647    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -6.902    
  -------------------------------------------------------------------
                         slack                                  7.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.140%)  route 0.239ns (62.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.591     1.510    pc_dut_0/CLK
    SLICE_X72Y85         FDCE                                         r  pc_dut_0/addrout_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  pc_dut_0/addrout_q_reg[5]/Q
                         net (fo=4, routed)           0.239     1.890    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y34         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.907     2.072    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.571    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.754    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.865%)  route 0.241ns (63.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.591     1.510    pc_dut_0/CLK
    SLICE_X72Y85         FDCE                                         r  pc_dut_0/addrout_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  pc_dut_0/addrout_q_reg[3]/Q
                         net (fo=6, routed)           0.241     1.893    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y34         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.907     2.072    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.571    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.754    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.140%)  route 0.239ns (62.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.591     1.510    pc_dut_0/CLK
    SLICE_X72Y85         FDCE                                         r  pc_dut_0/addrout_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  pc_dut_0/addrout_q_reg[5]/Q
                         net (fo=4, routed)           0.239     1.890    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y34         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.904     2.069    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.568    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.751    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.108%)  route 0.208ns (61.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.591     1.510    pc_dut_0/CLK
    SLICE_X72Y85         FDCE                                         r  pc_dut_0/addrout_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDCE (Prop_fdce_C_Q)         0.128     1.638 r  pc_dut_0/addrout_q_reg[2]/Q
                         net (fo=7, routed)           0.208     1.846    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X2Y34         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.907     2.072    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.571    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.129     1.700    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.286%)  route 0.206ns (61.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.591     1.510    pc_dut_0/CLK
    SLICE_X72Y85         FDCE                                         r  pc_dut_0/addrout_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDCE (Prop_fdce_C_Q)         0.128     1.638 r  pc_dut_0/addrout_q_reg[2]/Q
                         net (fo=7, routed)           0.206     1.845    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X2Y34         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.904     2.069    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.568    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.129     1.697    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.902%)  route 0.239ns (65.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.591     1.510    pc_dut_0/CLK
    SLICE_X72Y84         FDCE                                         r  pc_dut_0/addrout_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y84         FDCE (Prop_fdce_C_Q)         0.128     1.638 r  pc_dut_0/addrout_q_reg[7]/Q
                         net (fo=3, routed)           0.239     1.877    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y34         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.907     2.072    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.571    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.129     1.700    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.752%)  route 0.303ns (68.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.591     1.510    pc_dut_0/CLK
    SLICE_X72Y85         FDCE                                         r  pc_dut_0/addrout_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  pc_dut_0/addrout_q_reg[1]/Q
                         net (fo=8, routed)           0.303     1.954    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X2Y34         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.907     2.072    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.571    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.754    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.944%)  route 0.300ns (68.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.591     1.510    pc_dut_0/CLK
    SLICE_X72Y85         FDCE                                         r  pc_dut_0/addrout_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  pc_dut_0/addrout_q_reg[3]/Q
                         net (fo=6, routed)           0.300     1.952    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y34         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.904     2.069    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.568    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.751    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.531%)  route 0.265ns (67.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.591     1.510    pc_dut_0/CLK
    SLICE_X72Y85         FDCE                                         r  pc_dut_0/addrout_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDCE (Prop_fdce_C_Q)         0.128     1.638 r  pc_dut_0/addrout_q_reg[4]/Q
                         net (fo=5, routed)           0.265     1.904    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y34         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.907     2.072    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.571    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130     1.701    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.660%)  route 0.264ns (67.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.591     1.510    pc_dut_0/CLK
    SLICE_X72Y85         FDCE                                         r  pc_dut_0/addrout_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDCE (Prop_fdce_C_Q)         0.128     1.638 r  pc_dut_0/addrout_q_reg[4]/Q
                         net (fo=5, routed)           0.264     1.902    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y34         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.904     2.069    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.568    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.130     1.698    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  sck_OBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X81Y87    RF_0/FSM_sequential_curr_s_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X79Y87    RF_0/FSM_sequential_curr_s_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X79Y88    RF_0/FSM_sequential_curr_s_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X79Y87    RF_0/addr_index_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X79Y88    RF_0/addr_index_q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X79Y88    RF_0/addr_index_q_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X79Y87    RF_0/addr_index_q_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X81Y87    RF_0/FSM_sequential_curr_s_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X81Y87    RF_0/FSM_sequential_curr_s_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y87    RF_0/FSM_sequential_curr_s_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y87    RF_0/FSM_sequential_curr_s_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y88    RF_0/FSM_sequential_curr_s_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y88    RF_0/FSM_sequential_curr_s_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y87    RF_0/addr_index_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y87    RF_0/addr_index_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y88    RF_0/addr_index_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y88    RF_0/addr_index_q_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X81Y87    RF_0/FSM_sequential_curr_s_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X81Y87    RF_0/FSM_sequential_curr_s_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y87    RF_0/FSM_sequential_curr_s_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y87    RF_0/FSM_sequential_curr_s_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y88    RF_0/FSM_sequential_curr_s_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y88    RF_0/FSM_sequential_curr_s_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y87    RF_0/addr_index_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y87    RF_0/addr_index_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y88    RF_0/addr_index_q_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y88    RF_0/addr_index_q_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            intr_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.613ns  (logic 4.996ns (47.073%)  route 5.617ns (52.927%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    H2                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  intr_in_IBUF_inst/O
                         net (fo=23, routed)          5.617     7.090    intr_out_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.524    10.613 r  intr_out_OBUF_inst/O
                         net (fo=0)                   0.000    10.613    intr_out
    N16                                                               r  intr_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            RF_0/addr_index_d_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.214ns  (logic 1.954ns (31.449%)  route 4.260ns (68.551%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 f  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    H2                   IBUF (Prop_ibuf_I_O)         1.472     1.472 f  intr_in_IBUF_inst/O
                         net (fo=23, routed)          2.384     3.856    RF_0/intr_out_OBUF
    SLICE_X79Y88         LUT4 (Prop_lut4_I3_O)        0.150     4.006 r  RF_0/data_index_d_reg[3]_i_4/O
                         net (fo=4, routed)           1.268     5.274    RF_0/data_index_d_reg[3]_i_4_n_0
    SLICE_X79Y88         LUT6 (Prop_lut6_I1_O)        0.332     5.606 r  RF_0/addr_index_d_reg[3]_i_1/O
                         net (fo=1, routed)           0.608     6.214    RF_0/addr_index_d_reg[3]_i_1_n_0
    SLICE_X80Y87         LDCE                                         r  RF_0/addr_index_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.203ns  (logic 1.942ns (31.301%)  route 4.261ns (68.699%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=29, routed)          3.538     5.015    RF_state/rst_IBUF
    SLICE_X76Y85         LUT4 (Prop_lut4_I0_O)        0.117     5.132 r  RF_state/FSM_onehot_next_state_reg[0]_i_2/O
                         net (fo=1, routed)           0.344     5.476    RF_state/FSM_onehot_next_state_reg[0]_i_2_n_0
    SLICE_X77Y85         LUT6 (Prop_lut6_I5_O)        0.348     5.824 r  RF_state/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.379     6.203    RF_state/next_state__1[0]
    SLICE_X77Y85         LDCE                                         r  RF_state/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            RF_0/addr_index_d_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.700ns  (logic 1.954ns (34.289%)  route 3.745ns (65.711%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 f  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    H2                   IBUF (Prop_ibuf_I_O)         1.472     1.472 f  intr_in_IBUF_inst/O
                         net (fo=23, routed)          2.384     3.856    RF_0/intr_out_OBUF
    SLICE_X79Y88         LUT4 (Prop_lut4_I3_O)        0.150     4.006 r  RF_0/data_index_d_reg[3]_i_4/O
                         net (fo=4, routed)           0.836     4.842    RF_0/data_index_d_reg[3]_i_4_n_0
    SLICE_X79Y89         LUT6 (Prop_lut6_I2_O)        0.332     5.174 r  RF_0/addr_index_d_reg[2]_i_1/O
                         net (fo=1, routed)           0.525     5.700    RF_0/addr_index_d_reg[2]_i_1_n_0
    SLICE_X80Y89         LDCE                                         r  RF_0/addr_index_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            RF_0/data_index_d_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.590ns  (logic 1.954ns (34.963%)  route 3.635ns (65.037%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 f  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    H2                   IBUF (Prop_ibuf_I_O)         1.472     1.472 f  intr_in_IBUF_inst/O
                         net (fo=23, routed)          2.384     3.856    RF_0/intr_out_OBUF
    SLICE_X79Y88         LUT4 (Prop_lut4_I3_O)        0.150     4.006 r  RF_0/data_index_d_reg[3]_i_4/O
                         net (fo=4, routed)           0.913     4.919    RF_0/data_index_d_reg[3]_i_4_n_0
    SLICE_X80Y88         LUT4 (Prop_lut4_I3_O)        0.332     5.251 r  RF_0/data_index_d_reg[2]_i_1/O
                         net (fo=1, routed)           0.338     5.590    RF_0/data_index_d_reg[2]_i_1_n_0
    SLICE_X78Y88         LDCE                                         r  RF_0/data_index_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            RF_0/wait_index_d_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.569ns  (logic 1.746ns (31.354%)  route 3.823ns (68.646%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 f  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    H2                   IBUF (Prop_ibuf_I_O)         1.472     1.472 f  intr_in_IBUF_inst/O
                         net (fo=23, routed)          2.961     4.433    RF_state/intr_out_OBUF
    SLICE_X78Y86         LUT5 (Prop_lut5_I3_O)        0.124     4.557 r  RF_state/wait_index_d_reg[2]_i_4/O
                         net (fo=1, routed)           0.669     5.226    RF_0/wait_index_q_reg[2]_0
    SLICE_X78Y86         LUT5 (Prop_lut5_I4_O)        0.150     5.376 r  RF_0/wait_index_d_reg[2]_i_1/O
                         net (fo=1, routed)           0.193     5.569    RF_0/wait_index_d_reg[2]_i_1_n_0
    SLICE_X79Y86         LDCE                                         r  RF_0/wait_index_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.194ns  (logic 1.601ns (30.817%)  route 3.593ns (69.183%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=29, routed)          3.074     4.551    RF_state/rst_IBUF
    SLICE_X76Y86         LUT6 (Prop_lut6_I4_O)        0.124     4.675 r  RF_state/FSM_onehot_next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.519     5.194    RF_state/next_state__1[3]
    SLICE_X77Y85         LDCE                                         r  RF_state/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            RF_0/addr_index_d_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.999ns  (logic 1.596ns (31.931%)  route 3.403ns (68.069%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 f  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    H2                   IBUF (Prop_ibuf_I_O)         1.472     1.472 f  intr_in_IBUF_inst/O
                         net (fo=23, routed)          3.024     4.496    RF_0/intr_out_OBUF
    SLICE_X78Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.620 r  RF_0/addr_index_d_reg[1]_i_1/O
                         net (fo=1, routed)           0.379     4.999    RF_0/addr_index_d_reg[1]_i_1_n_0
    SLICE_X78Y89         LDCE                                         r  RF_0/addr_index_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            RF_0/data_index_d_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.809ns  (logic 1.954ns (40.635%)  route 2.855ns (59.365%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 f  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    H2                   IBUF (Prop_ibuf_I_O)         1.472     1.472 f  intr_in_IBUF_inst/O
                         net (fo=23, routed)          2.384     3.856    RF_0/intr_out_OBUF
    SLICE_X79Y88         LUT4 (Prop_lut4_I3_O)        0.150     4.006 r  RF_0/data_index_d_reg[3]_i_4/O
                         net (fo=4, routed)           0.281     4.288    RF_0/data_index_d_reg[3]_i_4_n_0
    SLICE_X79Y88         LUT6 (Prop_lut6_I1_O)        0.332     4.620 r  RF_0/data_index_d_reg[3]_i_1/O
                         net (fo=1, routed)           0.190     4.809    RF_0/data_index_d_reg[3]_i_1_n_0
    SLICE_X78Y88         LDCE                                         r  RF_0/data_index_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            RF_0/data_index_d_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.658ns  (logic 1.596ns (34.267%)  route 3.062ns (65.733%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 f  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    H2                   IBUF (Prop_ibuf_I_O)         1.472     1.472 f  intr_in_IBUF_inst/O
                         net (fo=23, routed)          2.474     3.946    RF_0/intr_out_OBUF
    SLICE_X78Y88         LUT6 (Prop_lut6_I5_O)        0.124     4.070 r  RF_0/data_index_d_reg[1]_i_1/O
                         net (fo=1, routed)           0.588     4.658    RF_0/data_index_d_reg[1]_i_1_n_0
    SLICE_X78Y88         LDCE                                         r  RF_0/data_index_d_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RF_state/front_buff_reg/G
                            (positive level-sensitive latch)
  Destination:            RF_state/inst_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.506ns  (logic 0.203ns (40.130%)  route 0.303ns (59.870%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y87         LDCE                         0.000     0.000 r  RF_state/front_buff_reg/G
    SLICE_X72Y87         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  RF_state/front_buff_reg/Q
                         net (fo=2, routed)           0.247     0.405    RF_state/front_buff
    SLICE_X76Y86         LUT2 (Prop_lut2_I1_O)        0.045     0.450 r  RF_state/inst_reg[1]_i_1/O
                         net (fo=1, routed)           0.056     0.506    RF_state/inst_reg[1]_i_1_n_0
    SLICE_X77Y86         LDCE                                         r  RF_state/inst_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/front_buff_reg/G
                            (positive level-sensitive latch)
  Destination:            RF_state/inst_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.205ns (34.095%)  route 0.396ns (65.905%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y87         LDCE                         0.000     0.000 r  RF_state/front_buff_reg/G
    SLICE_X72Y87         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  RF_state/front_buff_reg/Q
                         net (fo=2, routed)           0.247     0.405    RF_state/front_buff
    SLICE_X76Y86         LUT3 (Prop_lut3_I2_O)        0.047     0.452 r  RF_state/inst_reg[0]_i_1/O
                         net (fo=1, routed)           0.149     0.601    RF_state/inst_reg[0]_i_1_n_0
    SLICE_X77Y86         LDCE                                         r  RF_state/inst_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/cs_out_reg/G
                            (positive level-sensitive latch)
  Destination:            RF_0/data_index_d_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.722ns  (logic 0.268ns (37.101%)  route 0.454ns (62.899%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y85         LDCE                         0.000     0.000 r  RF_state/cs_out_reg/G
    SLICE_X78Y85         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  RF_state/cs_out_reg/Q
                         net (fo=5, routed)           0.312     0.490    RF_0/cs_out
    SLICE_X79Y88         LUT5 (Prop_lut5_I2_O)        0.045     0.535 r  RF_0/data_index_d_reg[3]_i_3/O
                         net (fo=4, routed)           0.087     0.622    RF_0/data_index_d_reg[3]_i_3_n_0
    SLICE_X79Y88         LUT6 (Prop_lut6_I0_O)        0.045     0.667 r  RF_0/data_index_d_reg[3]_i_1/O
                         net (fo=1, routed)           0.056     0.722    RF_0/data_index_d_reg[3]_i_1_n_0
    SLICE_X78Y88         LDCE                                         r  RF_0/data_index_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/cs_out_reg/G
                            (positive level-sensitive latch)
  Destination:            RF_0/wait_index_d_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.809ns  (logic 0.269ns (33.269%)  route 0.540ns (66.731%))
  Logic Levels:           3  (LDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y85         LDCE                         0.000     0.000 r  RF_state/cs_out_reg/G
    SLICE_X78Y85         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  RF_state/cs_out_reg/Q
                         net (fo=5, routed)           0.260     0.438    RF_state/cs_out
    SLICE_X78Y86         LUT5 (Prop_lut5_I1_O)        0.045     0.483 r  RF_state/wait_index_d_reg[2]_i_4/O
                         net (fo=1, routed)           0.220     0.704    RF_0/wait_index_q_reg[2]_0
    SLICE_X78Y86         LUT5 (Prop_lut5_I4_O)        0.046     0.750 r  RF_0/wait_index_d_reg[2]_i_1/O
                         net (fo=1, routed)           0.059     0.809    RF_0/wait_index_d_reg[2]_i_1_n_0
    SLICE_X79Y86         LDCE                                         r  RF_0/wait_index_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/cs_out_reg/G
                            (positive level-sensitive latch)
  Destination:            RF_0/addr_index_d_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.878ns  (logic 0.268ns (30.530%)  route 0.610ns (69.470%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y85         LDCE                         0.000     0.000 r  RF_state/cs_out_reg/G
    SLICE_X78Y85         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  RF_state/cs_out_reg/Q
                         net (fo=5, routed)           0.312     0.490    RF_0/cs_out
    SLICE_X79Y88         LUT5 (Prop_lut5_I2_O)        0.045     0.535 r  RF_0/data_index_d_reg[3]_i_3/O
                         net (fo=4, routed)           0.084     0.619    RF_0/data_index_d_reg[3]_i_3_n_0
    SLICE_X79Y88         LUT6 (Prop_lut6_I0_O)        0.045     0.664 r  RF_0/addr_index_d_reg[3]_i_1/O
                         net (fo=1, routed)           0.214     0.878    RF_0/addr_index_d_reg[3]_i_1_n_0
    SLICE_X80Y87         LDCE                                         r  RF_0/addr_index_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/inst_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            RF_0/addr_index_d_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.880ns  (logic 0.265ns (30.110%)  route 0.615ns (69.890%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y86         LDCE                         0.000     0.000 r  RF_state/inst_reg[1]/G
    SLICE_X77Y86         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  RF_state/inst_reg[1]/Q
                         net (fo=7, routed)           0.442     0.662    RF_0/addr_index_q_reg[2]_0[1]
    SLICE_X79Y89         LUT6 (Prop_lut6_I1_O)        0.045     0.707 r  RF_0/addr_index_d_reg[2]_i_1/O
                         net (fo=1, routed)           0.173     0.880    RF_0/addr_index_d_reg[2]_i_1_n_0
    SLICE_X80Y89         LDCE                                         r  RF_0/addr_index_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            RF_0/addr_index_d_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.427ns  (logic 0.285ns (19.993%)  route 1.141ns (80.007%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 f  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    H2                   IBUF (Prop_ibuf_I_O)         0.240     0.240 f  intr_in_IBUF_inst/O
                         net (fo=23, routed)          1.025     1.266    RF_0/intr_out_OBUF
    SLICE_X80Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.311 r  RF_0/addr_index_d_reg[0]_i_1/O
                         net (fo=1, routed)           0.116     1.427    RF_0/addr_index_d_reg[0]_i_1_n_0
    SLICE_X80Y87         LDCE                                         r  RF_0/addr_index_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            RF_0/data_index_d_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.501ns  (logic 0.285ns (18.997%)  route 1.216ns (81.003%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 f  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    H2                   IBUF (Prop_ibuf_I_O)         0.240     0.240 f  intr_in_IBUF_inst/O
                         net (fo=23, routed)          1.026     1.266    RF_0/intr_out_OBUF
    SLICE_X78Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.311 r  RF_0/data_index_d_reg[1]_i_1/O
                         net (fo=1, routed)           0.190     1.501    RF_0/data_index_d_reg[1]_i_1_n_0
    SLICE_X78Y88         LDCE                                         r  RF_0/data_index_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            RF_0/wait_index_d_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 0.284ns (18.686%)  route 1.237ns (81.314%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 f  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    H2                   IBUF (Prop_ibuf_I_O)         0.240     0.240 f  intr_in_IBUF_inst/O
                         net (fo=23, routed)          1.237     1.477    RF_0/intr_out_OBUF
    SLICE_X79Y86         LUT5 (Prop_lut5_I0_O)        0.044     1.521 r  RF_0/wait_index_d_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.521    RF_0/wait_index_d_reg[0]_i_1_n_0
    SLICE_X79Y86         LDCE                                         r  RF_0/wait_index_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            RF_0/wait_index_d_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 0.285ns (18.752%)  route 1.236ns (81.248%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 f  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    H2                   IBUF (Prop_ibuf_I_O)         0.240     0.240 f  intr_in_IBUF_inst/O
                         net (fo=23, routed)          1.236     1.476    RF_0/intr_out_OBUF
    SLICE_X79Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.521 r  RF_0/wait_index_d_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.521    RF_0/wait_index_d_reg[1]_i_1_n_0
    SLICE_X79Y86         LDCE                                         r  RF_0/wait_index_d_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RF_0/data_out_q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_s
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.137ns  (logic 4.041ns (49.665%)  route 4.096ns (50.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.719    10.322    RF_0/sck_OBUF_BUFG
    SLICE_X80Y86         FDRE                                         r  RF_0/data_out_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y86         FDRE (Prop_fdre_C_Q)         0.524    10.846 r  RF_0/data_out_q_reg/Q
                         net (fo=1, routed)           4.096    14.942    data_out_s_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.517    18.459 r  data_out_s_OBUF_inst/O
                         net (fo=0)                   0.000    18.459    data_out_s
    N15                                                               r  data_out_s (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_0/sdi_q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.884ns  (logic 3.989ns (57.952%)  route 2.895ns (42.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.719    10.322    RF_0/sck_OBUF_BUFG
    SLICE_X79Y89         FDRE                                         r  RF_0/sdi_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDRE (Prop_fdre_C_Q)         0.459    10.781 r  RF_0/sdi_q_reg/Q
                         net (fo=1, routed)           2.895    13.675    sdi_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.530    17.206 r  sdi_OBUF_inst/O
                         net (fo=0)                   0.000    17.206    sdi
    H1                                                                r  sdi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_0/cs_q_reg/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.525ns  (logic 3.974ns (60.908%)  route 2.551ns (39.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.721    10.324    RF_0/sck_OBUF_BUFG
    SLICE_X81Y88         FDPE                                         r  RF_0/cs_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y88         FDPE (Prop_fdpe_C_Q)         0.459    10.783 r  RF_0/cs_q_reg/Q
                         net (fo=1, routed)           2.551    13.334    cs_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.515    16.849 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000    16.849    cs
    H4                                                                r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK100MHZ
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.155ns  (logic 5.114ns (50.356%)  route 5.041ns (49.644%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          3.017    11.619    sck_OBUF_BUFG
    G3                   OBUF (Prop_obuf_I_O)         3.536    15.155 f  sck_OBUF_inst/O
                         net (fo=0)                   0.000    15.155    sck
    G3                                                                f  sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_0/FSM_sequential_curr_s_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF_0/addr_index_d_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.927ns  (logic 0.943ns (24.015%)  route 2.984ns (75.985%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.717    10.320    RF_0/sck_OBUF_BUFG
    SLICE_X79Y87         FDCE                                         r  RF_0/FSM_sequential_curr_s_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDCE (Prop_fdce_C_Q)         0.459    10.779 r  RF_0/FSM_sequential_curr_s_reg[1]/Q
                         net (fo=27, routed)          1.108    11.886    RF_0/FSM_sequential_curr_s_reg[2]_0[0]
    SLICE_X79Y88         LUT4 (Prop_lut4_I1_O)        0.152    12.038 r  RF_0/data_index_d_reg[3]_i_4/O
                         net (fo=4, routed)           1.268    13.306    RF_0/data_index_d_reg[3]_i_4_n_0
    SLICE_X79Y88         LUT6 (Prop_lut6_I1_O)        0.332    13.638 r  RF_0/addr_index_d_reg[3]_i_1/O
                         net (fo=1, routed)           0.608    14.246    RF_0/addr_index_d_reg[3]_i_1_n_0
    SLICE_X80Y87         LDCE                                         r  RF_0/addr_index_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_0/FSM_sequential_curr_s_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF_0/addr_index_d_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.412ns  (logic 0.943ns (27.637%)  route 2.469ns (72.363%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.717    10.320    RF_0/sck_OBUF_BUFG
    SLICE_X79Y87         FDCE                                         r  RF_0/FSM_sequential_curr_s_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDCE (Prop_fdce_C_Q)         0.459    10.779 r  RF_0/FSM_sequential_curr_s_reg[1]/Q
                         net (fo=27, routed)          1.108    11.886    RF_0/FSM_sequential_curr_s_reg[2]_0[0]
    SLICE_X79Y88         LUT4 (Prop_lut4_I1_O)        0.152    12.038 r  RF_0/data_index_d_reg[3]_i_4/O
                         net (fo=4, routed)           0.836    12.875    RF_0/data_index_d_reg[3]_i_4_n_0
    SLICE_X79Y89         LUT6 (Prop_lut6_I2_O)        0.332    13.207 r  RF_0/addr_index_d_reg[2]_i_1/O
                         net (fo=1, routed)           0.525    13.732    RF_0/addr_index_d_reg[2]_i_1_n_0
    SLICE_X80Y89         LDCE                                         r  RF_0/addr_index_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_0/FSM_sequential_curr_s_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF_0/wait_index_d_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.308ns  (logic 0.985ns (29.773%)  route 2.323ns (70.227%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.718    10.321    RF_0/sck_OBUF_BUFG
    SLICE_X79Y88         FDCE                                         r  RF_0/FSM_sequential_curr_s_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y88         FDCE (Prop_fdce_C_Q)         0.459    10.780 r  RF_0/FSM_sequential_curr_s_reg[2]/Q
                         net (fo=29, routed)          1.283    12.063    RF_0/FSM_sequential_curr_s_reg[2]_0[1]
    SLICE_X80Y87         LUT4 (Prop_lut4_I1_O)        0.152    12.215 r  RF_0/wait_index_d_reg[2]_i_3/O
                         net (fo=1, routed)           0.847    13.062    RF_0/wait_index_d_reg[2]_i_3_n_0
    SLICE_X78Y86         LUT5 (Prop_lut5_I0_O)        0.374    13.436 r  RF_0/wait_index_d_reg[2]_i_1/O
                         net (fo=1, routed)           0.193    13.629    RF_0/wait_index_d_reg[2]_i_1_n_0
    SLICE_X79Y86         LDCE                                         r  RF_0/wait_index_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_0/FSM_sequential_curr_s_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF_0/data_index_d_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.302ns  (logic 0.943ns (28.557%)  route 2.359ns (71.443%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.717    10.320    RF_0/sck_OBUF_BUFG
    SLICE_X79Y87         FDCE                                         r  RF_0/FSM_sequential_curr_s_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDCE (Prop_fdce_C_Q)         0.459    10.779 r  RF_0/FSM_sequential_curr_s_reg[1]/Q
                         net (fo=27, routed)          1.108    11.886    RF_0/FSM_sequential_curr_s_reg[2]_0[0]
    SLICE_X79Y88         LUT4 (Prop_lut4_I1_O)        0.152    12.038 r  RF_0/data_index_d_reg[3]_i_4/O
                         net (fo=4, routed)           0.913    12.952    RF_0/data_index_d_reg[3]_i_4_n_0
    SLICE_X80Y88         LUT4 (Prop_lut4_I3_O)        0.332    13.284 r  RF_0/data_index_d_reg[2]_i_1/O
                         net (fo=1, routed)           0.338    13.622    RF_0/data_index_d_reg[2]_i_1_n_0
    SLICE_X78Y88         LDCE                                         r  RF_0/data_index_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF_state/FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.736ns  (logic 1.024ns (37.426%)  route 1.712ns (62.574%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.716    10.319    RF_0/sck_OBUF_BUFG
    SLICE_X78Y86         FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y86         FDCE (Prop_fdce_C_Q)         0.524    10.843 f  RF_0/ready_q_reg/Q
                         net (fo=4, routed)           0.989    11.832    RF_state/ready_q
    SLICE_X76Y85         LUT4 (Prop_lut4_I2_O)        0.152    11.984 r  RF_state/FSM_onehot_next_state_reg[0]_i_2/O
                         net (fo=1, routed)           0.344    12.328    RF_state/FSM_onehot_next_state_reg[0]_i_2_n_0
    SLICE_X77Y85         LUT6 (Prop_lut6_I5_O)        0.348    12.676 r  RF_state/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.379    13.055    RF_state/next_state__1[0]
    SLICE_X77Y85         LDCE                                         r  RF_state/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_0/FSM_sequential_curr_s_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF_0/data_index_d_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.522ns  (logic 0.943ns (37.393%)  route 1.579ns (62.607%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.717    10.320    RF_0/sck_OBUF_BUFG
    SLICE_X79Y87         FDCE                                         r  RF_0/FSM_sequential_curr_s_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDCE (Prop_fdce_C_Q)         0.459    10.779 r  RF_0/FSM_sequential_curr_s_reg[1]/Q
                         net (fo=27, routed)          1.108    11.886    RF_0/FSM_sequential_curr_s_reg[2]_0[0]
    SLICE_X79Y88         LUT4 (Prop_lut4_I1_O)        0.152    12.038 r  RF_0/data_index_d_reg[3]_i_4/O
                         net (fo=4, routed)           0.281    12.320    RF_0/data_index_d_reg[3]_i_4_n_0
    SLICE_X79Y88         LUT6 (Prop_lut6_I1_O)        0.332    12.652 r  RF_0/data_index_d_reg[3]_i_1/O
                         net (fo=1, routed)           0.190    12.842    RF_0/data_index_d_reg[3]_i_1_n_0
    SLICE_X78Y88         LDCE                                         r  RF_0/data_index_d_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RF_state/data_out_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF_state/data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (54.843%)  route 0.105ns (45.157%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.594     1.513    RF_state/CLK
    SLICE_X75Y87         FDCE                                         r  RF_state/data_out_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y87         FDCE (Prop_fdce_C_Q)         0.128     1.641 r  RF_state/data_out_q_reg[4]/Q
                         net (fo=1, routed)           0.105     1.747    RF_state/data_out_q[4]
    SLICE_X77Y87         LDCE                                         r  RF_state/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/data_out_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF_state/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (54.993%)  route 0.105ns (45.007%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.595     1.514    RF_state/CLK
    SLICE_X75Y88         FDCE                                         r  RF_state/data_out_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y88         FDCE (Prop_fdce_C_Q)         0.128     1.642 r  RF_state/data_out_q_reg[3]/Q
                         net (fo=1, routed)           0.105     1.747    RF_state/data_out_q[3]
    SLICE_X77Y88         LDCE                                         r  RF_state/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/addr_q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF_state/addr_out_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.595     1.514    RF_state/CLK
    SLICE_X75Y88         FDCE                                         r  RF_state/addr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y88         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  RF_state/addr_q_reg[9]/Q
                         net (fo=1, routed)           0.100     1.756    RF_state/addr_q[9]
    SLICE_X76Y89         LDCE                                         r  RF_state/addr_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/data_out_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF_state/data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.595     1.514    RF_state/CLK
    SLICE_X75Y88         FDCE                                         r  RF_state/data_out_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y88         FDCE (Prop_fdce_C_Q)         0.128     1.642 r  RF_state/data_out_q_reg[6]/Q
                         net (fo=1, routed)           0.115     1.758    RF_state/data_out_q[6]
    SLICE_X74Y89         LDCE                                         r  RF_state/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/addr_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF_state/addr_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.595     1.514    RF_state/CLK
    SLICE_X75Y88         FDCE                                         r  RF_state/addr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y88         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  RF_state/addr_q_reg[4]/Q
                         net (fo=1, routed)           0.110     1.765    RF_state/addr_q[4]
    SLICE_X75Y89         LDCE                                         r  RF_state/addr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/data_in_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF_state/addr_d_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.128ns (49.162%)  route 0.132ns (50.838%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.591     1.510    RF_state/CLK
    SLICE_X72Y86         FDCE                                         r  RF_state/data_in_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y86         FDCE (Prop_fdce_C_Q)         0.128     1.638 r  RF_state/data_in_q_reg[5]/Q
                         net (fo=3, routed)           0.132     1.771    RF_state/data_in_q_reg_n_0_[5]
    SLICE_X72Y87         LDCE                                         r  RF_state/addr_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/addr_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF_state/addr_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.593     1.512    RF_state/CLK
    SLICE_X73Y88         FDCE                                         r  RF_state/addr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y88         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  RF_state/addr_q_reg[7]/Q
                         net (fo=1, routed)           0.122     1.775    RF_state/addr_q[7]
    SLICE_X72Y88         LDCE                                         r  RF_state/addr_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/addr_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF_state/addr_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.595     1.514    RF_state/CLK
    SLICE_X76Y88         FDCE                                         r  RF_state/addr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y88         FDCE (Prop_fdce_C_Q)         0.164     1.678 r  RF_state/addr_q_reg[3]/Q
                         net (fo=1, routed)           0.112     1.790    RF_state/addr_q[3]
    SLICE_X76Y89         LDCE                                         r  RF_state/addr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/addr_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF_state/addr_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.595     1.514    RF_state/CLK
    SLICE_X76Y88         FDCE                                         r  RF_state/addr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y88         FDCE (Prop_fdce_C_Q)         0.164     1.678 r  RF_state/addr_q_reg[6]/Q
                         net (fo=1, routed)           0.113     1.791    RF_state/addr_q[6]
    SLICE_X77Y88         LDCE                                         r  RF_state/addr_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/data_in_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF_state/addr_d_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.164ns (57.028%)  route 0.124ns (42.972%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.593     1.512    RF_state/CLK
    SLICE_X74Y86         FDCE                                         r  RF_state/data_in_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y86         FDCE (Prop_fdce_C_Q)         0.164     1.676 r  RF_state/data_in_q_reg[1]/Q
                         net (fo=7, routed)           0.124     1.800    RF_state/data_in_q_reg_n_0_[1]
    SLICE_X76Y87         LDCE                                         r  RF_state/addr_d_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           153 Endpoints
Min Delay           153 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/addr_q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.294ns  (logic 1.601ns (25.430%)  route 4.693ns (74.570%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=29, routed)          3.538     5.015    RF_state/rst_IBUF
    SLICE_X76Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.139 f  RF_state/FSM_onehot_curr_state[7]_i_1/O
                         net (fo=58, routed)          1.155     6.294    RF_state/FSM_onehot_curr_state[7]_i_1_n_0
    SLICE_X76Y88         FDCE                                         f  RF_state/addr_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.594     5.017    RF_state/CLK
    SLICE_X76Y88         FDCE                                         r  RF_state/addr_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/addr_q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.294ns  (logic 1.601ns (25.430%)  route 4.693ns (74.570%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=29, routed)          3.538     5.015    RF_state/rst_IBUF
    SLICE_X76Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.139 f  RF_state/FSM_onehot_curr_state[7]_i_1/O
                         net (fo=58, routed)          1.155     6.294    RF_state/FSM_onehot_curr_state[7]_i_1_n_0
    SLICE_X76Y88         FDCE                                         f  RF_state/addr_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.594     5.017    RF_state/CLK
    SLICE_X76Y88         FDCE                                         r  RF_state/addr_q_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/addr_q_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.294ns  (logic 1.601ns (25.430%)  route 4.693ns (74.570%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=29, routed)          3.538     5.015    RF_state/rst_IBUF
    SLICE_X76Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.139 f  RF_state/FSM_onehot_curr_state[7]_i_1/O
                         net (fo=58, routed)          1.155     6.294    RF_state/FSM_onehot_curr_state[7]_i_1_n_0
    SLICE_X76Y88         FDCE                                         f  RF_state/addr_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.594     5.017    RF_state/CLK
    SLICE_X76Y88         FDCE                                         r  RF_state/addr_q_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/data_out_q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.294ns  (logic 1.601ns (25.430%)  route 4.693ns (74.570%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=29, routed)          3.538     5.015    RF_state/rst_IBUF
    SLICE_X76Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.139 f  RF_state/FSM_onehot_curr_state[7]_i_1/O
                         net (fo=58, routed)          1.155     6.294    RF_state/FSM_onehot_curr_state[7]_i_1_n_0
    SLICE_X76Y88         FDCE                                         f  RF_state/data_out_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.594     5.017    RF_state/CLK
    SLICE_X76Y88         FDCE                                         r  RF_state/data_out_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/data_out_q_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.294ns  (logic 1.601ns (25.430%)  route 4.693ns (74.570%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=29, routed)          3.538     5.015    RF_state/rst_IBUF
    SLICE_X76Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.139 f  RF_state/FSM_onehot_curr_state[7]_i_1/O
                         net (fo=58, routed)          1.155     6.294    RF_state/FSM_onehot_curr_state[7]_i_1_n_0
    SLICE_X76Y88         FDCE                                         f  RF_state/data_out_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.594     5.017    RF_state/CLK
    SLICE_X76Y88         FDCE                                         r  RF_state/data_out_q_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/addr_q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.293ns  (logic 1.601ns (25.433%)  route 4.693ns (74.567%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=29, routed)          3.538     5.015    RF_state/rst_IBUF
    SLICE_X76Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.139 f  RF_state/FSM_onehot_curr_state[7]_i_1/O
                         net (fo=58, routed)          1.154     6.293    RF_state/FSM_onehot_curr_state[7]_i_1_n_0
    SLICE_X75Y88         FDCE                                         f  RF_state/addr_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.594     5.017    RF_state/CLK
    SLICE_X75Y88         FDCE                                         r  RF_state/addr_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/addr_q_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.293ns  (logic 1.601ns (25.433%)  route 4.693ns (74.567%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=29, routed)          3.538     5.015    RF_state/rst_IBUF
    SLICE_X76Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.139 f  RF_state/FSM_onehot_curr_state[7]_i_1/O
                         net (fo=58, routed)          1.154     6.293    RF_state/FSM_onehot_curr_state[7]_i_1_n_0
    SLICE_X75Y88         FDCE                                         f  RF_state/addr_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.594     5.017    RF_state/CLK
    SLICE_X75Y88         FDCE                                         r  RF_state/addr_q_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/addr_q_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.293ns  (logic 1.601ns (25.433%)  route 4.693ns (74.567%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=29, routed)          3.538     5.015    RF_state/rst_IBUF
    SLICE_X76Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.139 f  RF_state/FSM_onehot_curr_state[7]_i_1/O
                         net (fo=58, routed)          1.154     6.293    RF_state/FSM_onehot_curr_state[7]_i_1_n_0
    SLICE_X75Y88         FDCE                                         f  RF_state/addr_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.594     5.017    RF_state/CLK
    SLICE_X75Y88         FDCE                                         r  RF_state/addr_q_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/addr_q_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.293ns  (logic 1.601ns (25.433%)  route 4.693ns (74.567%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=29, routed)          3.538     5.015    RF_state/rst_IBUF
    SLICE_X76Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.139 f  RF_state/FSM_onehot_curr_state[7]_i_1/O
                         net (fo=58, routed)          1.154     6.293    RF_state/FSM_onehot_curr_state[7]_i_1_n_0
    SLICE_X75Y88         FDCE                                         f  RF_state/addr_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.594     5.017    RF_state/CLK
    SLICE_X75Y88         FDCE                                         r  RF_state/addr_q_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/data_out_q_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.293ns  (logic 1.601ns (25.433%)  route 4.693ns (74.567%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=29, routed)          3.538     5.015    RF_state/rst_IBUF
    SLICE_X76Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.139 f  RF_state/FSM_onehot_curr_state[7]_i_1/O
                         net (fo=58, routed)          1.154     6.293    RF_state/FSM_onehot_curr_state[7]_i_1_n_0
    SLICE_X75Y88         FDCE                                         f  RF_state/data_out_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          1.594     5.017    RF_state/CLK
    SLICE_X75Y88         FDCE                                         r  RF_state/data_out_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RF_state/FSM_onehot_next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            RF_state/FSM_onehot_curr_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.158ns (74.492%)  route 0.054ns (25.508%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y85         LDCE                         0.000     0.000 r  RF_state/FSM_onehot_next_state_reg[3]/G
    SLICE_X77Y85         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  RF_state/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.054     0.212    RF_state/next_state__0[3]
    SLICE_X76Y85         FDCE                                         r  RF_state/FSM_onehot_curr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.865     2.030    RF_state/CLK
    SLICE_X76Y85         FDCE                                         r  RF_state/FSM_onehot_curr_state_reg[3]/C

Slack:                    inf
  Source:                 RF_state/FSM_onehot_next_state_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            RF_state/FSM_onehot_curr_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.158ns (62.408%)  route 0.095ns (37.592%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y85         LDCE                         0.000     0.000 r  RF_state/FSM_onehot_next_state_reg[7]/G
    SLICE_X77Y85         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  RF_state/FSM_onehot_next_state_reg[7]/Q
                         net (fo=1, routed)           0.095     0.253    RF_state/next_state__0[7]
    SLICE_X75Y85         FDCE                                         r  RF_state/FSM_onehot_curr_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.865     2.030    RF_state/CLK
    SLICE_X75Y85         FDCE                                         r  RF_state/FSM_onehot_curr_state_reg[7]/C

Slack:                    inf
  Source:                 RF_state/counter_d_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            RF_state/counter_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.158ns (60.037%)  route 0.105ns (39.963%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y86         LDCE                         0.000     0.000 r  RF_state/counter_d_reg[13]/G
    SLICE_X75Y86         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  RF_state/counter_d_reg[13]/Q
                         net (fo=1, routed)           0.105     0.263    RF_state/counter_d[13]
    SLICE_X75Y87         FDCE                                         r  RF_state/counter_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.866     2.031    RF_state/CLK
    SLICE_X75Y87         FDCE                                         r  RF_state/counter_q_reg[13]/C

Slack:                    inf
  Source:                 RF_state/addr_d_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            RF_state/addr_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.753%)  route 0.116ns (42.247%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y87         LDCE                         0.000     0.000 r  RF_state/addr_d_reg[0]/G
    SLICE_X72Y87         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  RF_state/addr_d_reg[0]/Q
                         net (fo=1, routed)           0.116     0.274    RF_state/addr_d[0]
    SLICE_X73Y88         FDCE                                         r  RF_state/addr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.865     2.030    RF_state/CLK
    SLICE_X73Y88         FDCE                                         r  RF_state/addr_q_reg[0]/C

Slack:                    inf
  Source:                 RF_0/wait_index_d_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            RF_0/wait_index_q_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.629%)  route 0.116ns (42.371%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y86         LDCE                         0.000     0.000 r  RF_0/wait_index_d_reg[0]/G
    SLICE_X79Y86         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  RF_0/wait_index_d_reg[0]/Q
                         net (fo=1, routed)           0.116     0.274    RF_0/wait_index_d[0]
    SLICE_X78Y86         FDCE                                         r  RF_0/wait_index_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.867     7.032    RF_0/sck_OBUF_BUFG
    SLICE_X78Y86         FDCE                                         r  RF_0/wait_index_q_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RF_state/FSM_onehot_next_state_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            RF_state/FSM_onehot_curr_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.178ns (62.200%)  route 0.108ns (37.800%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y86         LDCE                         0.000     0.000 r  RF_state/FSM_onehot_next_state_reg[4]/G
    SLICE_X76Y86         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  RF_state/FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.108     0.286    RF_state/next_state__0[4]
    SLICE_X76Y85         FDCE                                         r  RF_state/FSM_onehot_curr_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.865     2.030    RF_state/CLK
    SLICE_X76Y85         FDCE                                         r  RF_state/FSM_onehot_curr_state_reg[4]/C

Slack:                    inf
  Source:                 RF_state/FSM_onehot_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            RF_state/FSM_onehot_curr_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y84         LDCE                         0.000     0.000 r  RF_state/FSM_onehot_next_state_reg[1]/G
    SLICE_X76Y84         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  RF_state/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.110     0.288    RF_state/next_state__0[1]
    SLICE_X77Y83         FDCE                                         r  RF_state/FSM_onehot_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.863     2.028    RF_state/CLK
    SLICE_X77Y83         FDCE                                         r  RF_state/FSM_onehot_curr_state_reg[1]/C

Slack:                    inf
  Source:                 RF_state/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            RF_state/FSM_onehot_curr_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.178ns (61.378%)  route 0.112ns (38.622%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y84         LDCE                         0.000     0.000 r  RF_state/FSM_onehot_next_state_reg[2]/G
    SLICE_X76Y84         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  RF_state/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.112     0.290    RF_state/next_state__0[2]
    SLICE_X76Y85         FDCE                                         r  RF_state/FSM_onehot_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.865     2.030    RF_state/CLK
    SLICE_X76Y85         FDCE                                         r  RF_state/FSM_onehot_curr_state_reg[2]/C

Slack:                    inf
  Source:                 RF_state/addr_d_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            RF_state/addr_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.178ns (61.378%)  route 0.112ns (38.622%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y87         LDCE                         0.000     0.000 r  RF_state/addr_d_reg[3]/G
    SLICE_X76Y87         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  RF_state/addr_d_reg[3]/Q
                         net (fo=1, routed)           0.112     0.290    RF_state/addr_d[3]
    SLICE_X76Y88         FDCE                                         r  RF_state/addr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.868     2.033    RF_state/CLK
    SLICE_X76Y88         FDCE                                         r  RF_state/addr_q_reg[3]/C

Slack:                    inf
  Source:                 RF_state/addr_d_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            RF_state/addr_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.178ns (61.378%)  route 0.112ns (38.622%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y87         LDCE                         0.000     0.000 r  RF_state/addr_d_reg[6]/G
    SLICE_X76Y87         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  RF_state/addr_d_reg[6]/Q
                         net (fo=1, routed)           0.112     0.290    RF_state/addr_d[6]
    SLICE_X76Y88         FDCE                                         r  RF_state/addr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sck_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sck_OBUF_BUFG_inst/O
                         net (fo=88, routed)          0.868     2.033    RF_state/CLK
    SLICE_X76Y88         FDCE                                         r  RF_state/addr_q_reg[6]/C





