// Seed: 2749317877
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_12 = -1;
  assign id_8 = id_1 + 1;
  initial begin : LABEL_0
    id_12 <= 1;
    if (1 && -1) disable id_13;
  end
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output tri1 id_2,
    input wire id_3,
    output wor id_4,
    input wor id_5,
    output supply0 id_6,
    output wor id_7
    , id_29, id_30,
    input tri id_8,
    input tri id_9,
    input uwire id_10,
    input tri1 id_11,
    input wor id_12,
    output tri id_13,
    input tri1 id_14,
    output tri1 id_15,
    input uwire id_16,
    output wand id_17,
    input wor id_18,
    output tri1 id_19,
    output tri1 id_20,
    input wand id_21,
    input tri0 id_22,
    input tri0 id_23,
    output logic id_24,
    output wand id_25,
    input wand id_26,
    output supply0 id_27
);
  always @((1)) begin : LABEL_0
    id_24 = id_16;
    $signed(60);
    ;
  end
  module_0 modCall_1 (
      id_30,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_30,
      id_30,
      id_29,
      id_29,
      id_29
  );
endmodule
