Info: Start Nativelink Simulation process
executing command line: ip-make-simscript --nativelink-mode --output-directory=Final_3002_iputf_input --spd=F:/FPGADesign/FInal1/quartus/issp/issp.spd --spd=F:/FPGADesign/FInal1/quartus/jtag_pll/jtag_pll.spd --spd=F:/FPGADesign/FInal1/quartus/pll.spd 

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  cyclonev
Quartus root          :  d:/intelfpga/20.1/quartus/bin64/
Quartus sim root      :  d:/intelfpga/20.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  
Sim SDF file          :  
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script d:/intelfpga/20.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File Final_3002_run_msim_rtl_verilog.do already exists - backing up current file as Final_3002_run_msim_rtl_verilog.do.bak
Info: Spawning ModelSim-Altera Simulation software 
Info: NativeLink simulation flow was successful
