`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB
// Engineer: Huang Yifan (hyf15@mail.ustc.edu.cn)
// 
// Design Name: RV32I Core
// Module Name: Computation Result Seg Reg
// Tool Versions: Vivado 2017.4.1
// Description: Computation result seg reg for EX\MEM
// 
//////////////////////////////////////////////////////////////////////////////////


//  åŠŸèƒ½è¯´æ˜
    // EX\MEMçš„è¿ç®—ç»“æœæ®µå¯„å­˜å™¨ï¼Œå¯èƒ½æ˜¯ALUè¿ç®—ç»“æœæˆ–PCå€?
// è¾“å…¥
    // clk               æ—¶é’Ÿä¿¡å·
    // result            ALUè¿ç®—ç»“æœæˆ–PCå€?
    // bubbleM           MEMé˜¶æ®µçš„bubbleä¿¡å·
    // flushM            MEMé˜¶æ®µçš„flushä¿¡å·
// è¾“å‡º
    // result_MEM       ä¼ ç»™ä¸‹ä¸€æµæ°´æ®µçš„ç›®æ ‡å¯„å­˜å™¨åœ°å?
// å®éªŒè¦æ±‚  
    // æ— éœ€ä¿®æ”¹

module Result_MEM(
    input wire clk, bubbleM, flushM,
    input wire [31:0] result,
    input wire [31:0] CSR_result,
    output reg [31:0] result_MEM,
    output reg [31:0] CSR_result_MEM
    );

    initial result_MEM = 0;
    
    always@(posedge clk)
        if (!bubbleM) 
        begin
            if (flushM) begin
                result_MEM <= 32'h0;
                CSR_result_MEM <= 32'h0;
            end
            else begin
                result_MEM <= result;
                CSR_result_MEM <= CSR_result;
            end
        end
    
endmodule