Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Dec  7 13:19:10 2020
| Host         : xsjrdevl110 running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : level0_wrapper
| Device       : xcu50fsvh2104-2
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR1 <-> SLR0                    | 4199 |       |     23040 | 18.22 |
|   SLR0 -> SLR1                   | 2257 |       |           |  9.80 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    3 |     3 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   | 1942 |       |           |  8.43 |
|     Using TX_REG only            |    1 |     1 |           |       |
|     Using RX_REG only            |    9 |     9 |           |       |
|     Using Both TX_REG and RX_REG |    1 |     1 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  | 4199 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+
| FROM \ TO | SLR1 | SLR0 |
+-----------+------+------+
| SLR1      |    0 | 1942 |
| SLR0      | 2257 |    0 |
+-----------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+-------+--------+--------+
|          Site Type         |  SLR0  |  SLR1 | SLR0 % | SLR1 % |
+----------------------------+--------+-------+--------+--------+
| CLB                        |  19639 |  7818 |  35.73 |  14.48 |
|   CLBL                     |  10162 |  4032 |  34.71 |  13.77 |
|   CLBM                     |   9477 |  3786 |  36.90 |  15.32 |
| CLB LUTs                   |  78951 | 51031 |  17.96 |  11.81 |
|   LUT as Logic             |  65672 | 47163 |  14.94 |  10.92 |
|     using O5 output only   |   2827 |   397 |   0.64 |   0.09 |
|     using O6 output only   |  44272 | 37483 |  10.07 |   8.68 |
|     using O5 and O6        |  18573 |  9283 |   4.22 |   2.15 |
|   LUT as Memory            |  13279 |  3868 |   6.46 |   1.96 |
|     LUT as Distributed RAM |   6560 |  3845 |   3.19 |   1.94 |
|       using O5 output only |      0 |     0 |   0.00 |   0.00 |
|       using O6 output only |   1056 |   375 |   0.51 |   0.19 |
|       using O5 and O6      |   5504 |  3470 |   2.68 |   1.75 |
|     LUT as Shift Register  |   6719 |    23 |   3.27 |   0.01 |
|       using O5 output only |      0 |     0 |   0.00 |   0.00 |
|       using O6 output only |   5435 |    23 |   2.65 |   0.01 |
|       using O5 and O6      |   1284 |     0 |   0.63 |   0.00 |
| CLB Registers              | 134654 | 41365 |  15.31 |   4.79 |
| CARRY8                     |   1364 |   467 |   2.48 |   0.86 |
| F7 Muxes                   |   1769 |   714 |   0.80 |   0.33 |
| F8 Muxes                   |    355 |   140 |   0.32 |   0.13 |
| F9 Muxes                   |      0 |     0 |   0.00 |   0.00 |
| Block RAM Tile             |    152 |    81 |  22.62 |  12.05 |
|   RAMB36/FIFO              |    146 |    81 |  21.73 |  12.05 |
|     RAMB36E2 only          |    146 |    81 |  21.73 |  12.05 |
|   RAMB18                   |     12 |     0 |   0.89 |   0.00 |
| URAM                       |      0 |     0 |   0.00 |   0.00 |
| DSPs                       |      8 |     0 |   0.28 |   0.00 |
| PLL                        |      0 |     0 |   0.00 |   0.00 |
| MMCM                       |      0 |     0 |   0.00 |   0.00 |
| Unique Control Sets        |   4741 |  1715 |   4.31 |   1.59 |
+----------------------------+--------+-------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR1      |         7 |    3.37 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         3 |    1.44 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        10 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


