{"top":"global.conv_3_3_buffet",
"namespaces":{
  "global":{
    "modules":{
      "aff__U100":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U103":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U106":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U109":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U111":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U112":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U113":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U102":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U105":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U108":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U110":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U101":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U104":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U102.in","_U103.out"],
          ["coeff_U105.in","_U106.out"],
          ["coeff_U108.in","_U109.out"],
          ["mul_d0__U101.out","add_all__U111.in0"],
          ["mul_d1__U104.out","add_all__U111.in1"],
          ["add_all__U112.in0","add_all__U111.out"],
          ["mul_d2__U107.out","add_all__U112.in1"],
          ["add_all__U113.in0","add_all__U112.out"],
          ["const_term_U110.out","add_all__U113.in1"],
          ["self.out","add_all__U113.out"],
          ["mul_d0__U101.in0","coeff_U102.out"],
          ["mul_d1__U104.in0","coeff_U105.out"],
          ["mul_d2__U107.in0","coeff_U108.out"],
          ["self.d.0","mul_d0__U101.in1"],
          ["self.d.1","mul_d1__U104.in1"],
          ["self.d.2","mul_d2__U107.in1"]
        ]
      },
      "aff__U13":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U24":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U25":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U26":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U15":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U18":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U21":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U14":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U17":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U20":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U15.in","_U16.out"],
          ["coeff_U18.in","_U19.out"],
          ["coeff_U21.in","_U22.out"],
          ["mul_d0__U14.out","add_all__U24.in0"],
          ["mul_d1__U17.out","add_all__U24.in1"],
          ["add_all__U25.in0","add_all__U24.out"],
          ["mul_d2__U20.out","add_all__U25.in1"],
          ["add_all__U26.in0","add_all__U25.out"],
          ["const_term_U23.out","add_all__U26.in1"],
          ["self.out","add_all__U26.out"],
          ["mul_d0__U14.in0","coeff_U15.out"],
          ["mul_d1__U17.in0","coeff_U18.out"],
          ["mul_d2__U20.in0","coeff_U21.out"],
          ["self.d.0","mul_d0__U14.in1"],
          ["self.d.1","mul_d1__U17.in1"],
          ["self.d.2","mul_d2__U20.in1"]
        ]
      },
      "aff__U131":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U134":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U137":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "_U140":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U142":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U143":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U144":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U133":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U136":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U139":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U141":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U132":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U135":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U138":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U133.in","_U134.out"],
          ["coeff_U136.in","_U137.out"],
          ["coeff_U139.in","_U140.out"],
          ["mul_d0__U132.out","add_all__U142.in0"],
          ["mul_d1__U135.out","add_all__U142.in1"],
          ["add_all__U143.in0","add_all__U142.out"],
          ["mul_d2__U138.out","add_all__U143.in1"],
          ["add_all__U144.in0","add_all__U143.out"],
          ["const_term_U141.out","add_all__U144.in1"],
          ["self.out","add_all__U144.out"],
          ["mul_d0__U132.in0","coeff_U133.out"],
          ["mul_d1__U135.in0","coeff_U136.out"],
          ["mul_d2__U138.in0","coeff_U139.out"],
          ["self.d.0","mul_d0__U132.in1"],
          ["self.d.1","mul_d1__U135.in1"],
          ["self.d.2","mul_d2__U138.in1"]
        ]
      },
      "aff__U149":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U155":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "_U158":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U160":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U161":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U162":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U151":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U154":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U157":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U159":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U150":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U153":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U156":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U151.in","_U152.out"],
          ["coeff_U154.in","_U155.out"],
          ["coeff_U157.in","_U158.out"],
          ["mul_d0__U150.out","add_all__U160.in0"],
          ["mul_d1__U153.out","add_all__U160.in1"],
          ["add_all__U161.in0","add_all__U160.out"],
          ["mul_d2__U156.out","add_all__U161.in1"],
          ["add_all__U162.in0","add_all__U161.out"],
          ["const_term_U159.out","add_all__U162.in1"],
          ["self.out","add_all__U162.out"],
          ["mul_d0__U150.in0","coeff_U151.out"],
          ["mul_d1__U153.in0","coeff_U154.out"],
          ["mul_d2__U156.in0","coeff_U157.out"],
          ["self.d.0","mul_d0__U150.in1"],
          ["self.d.1","mul_d1__U153.in1"],
          ["self.d.2","mul_d2__U156.in1"]
        ]
      },
      "aff__U247":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U250":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U253":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U256":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U258":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U259":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U260":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U249":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U252":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U255":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U257":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U248":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U251":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U254":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U249.in","_U250.out"],
          ["coeff_U252.in","_U253.out"],
          ["coeff_U255.in","_U256.out"],
          ["mul_d0__U248.out","add_all__U258.in0"],
          ["mul_d1__U251.out","add_all__U258.in1"],
          ["add_all__U259.in0","add_all__U258.out"],
          ["mul_d2__U254.out","add_all__U259.in1"],
          ["add_all__U260.in0","add_all__U259.out"],
          ["const_term_U257.out","add_all__U260.in1"],
          ["self.out","add_all__U260.out"],
          ["mul_d0__U248.in0","coeff_U249.out"],
          ["mul_d1__U251.in0","coeff_U252.out"],
          ["mul_d2__U254.in0","coeff_U255.out"],
          ["self.d.0","mul_d0__U248.in1"],
          ["self.d.1","mul_d1__U251.in1"],
          ["self.d.2","mul_d2__U254.in1"]
        ]
      },
      "aff__U269":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U272":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U275":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U278":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U280":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U281":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U282":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U271":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U274":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U277":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U279":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "mul_d0__U270":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U273":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U276":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U271.in","_U272.out"],
          ["coeff_U274.in","_U275.out"],
          ["coeff_U277.in","_U278.out"],
          ["mul_d0__U270.out","add_all__U280.in0"],
          ["mul_d1__U273.out","add_all__U280.in1"],
          ["add_all__U281.in0","add_all__U280.out"],
          ["mul_d2__U276.out","add_all__U281.in1"],
          ["add_all__U282.in0","add_all__U281.out"],
          ["const_term_U279.out","add_all__U282.in1"],
          ["self.out","add_all__U282.out"],
          ["mul_d0__U270.in0","coeff_U271.out"],
          ["mul_d1__U273.in0","coeff_U274.out"],
          ["mul_d2__U276.in0","coeff_U277.out"],
          ["self.d.0","mul_d0__U270.in1"],
          ["self.d.1","mul_d1__U273.in1"],
          ["self.d.2","mul_d2__U276.in1"]
        ]
      },
      "aff__U290":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U293":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U296":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U299":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U301":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U302":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U303":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U292":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U295":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U298":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U300":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U291":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U294":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U297":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U292.in","_U293.out"],
          ["coeff_U295.in","_U296.out"],
          ["coeff_U298.in","_U299.out"],
          ["mul_d0__U291.out","add_all__U301.in0"],
          ["mul_d1__U294.out","add_all__U301.in1"],
          ["add_all__U302.in0","add_all__U301.out"],
          ["mul_d2__U297.out","add_all__U302.in1"],
          ["add_all__U303.in0","add_all__U302.out"],
          ["const_term_U300.out","add_all__U303.in1"],
          ["self.out","add_all__U303.out"],
          ["mul_d0__U291.in0","coeff_U292.out"],
          ["mul_d1__U294.in0","coeff_U295.out"],
          ["mul_d2__U297.in0","coeff_U298.out"],
          ["self.d.0","mul_d0__U291.in1"],
          ["self.d.1","mul_d1__U294.in1"],
          ["self.d.2","mul_d2__U297.in1"]
        ]
      },
      "aff__U312":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U315":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U318":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U321":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U323":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U324":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U325":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U314":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U317":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U320":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U322":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "mul_d0__U313":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U316":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U319":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U314.in","_U315.out"],
          ["coeff_U317.in","_U318.out"],
          ["coeff_U320.in","_U321.out"],
          ["mul_d0__U313.out","add_all__U323.in0"],
          ["mul_d1__U316.out","add_all__U323.in1"],
          ["add_all__U324.in0","add_all__U323.out"],
          ["mul_d2__U319.out","add_all__U324.in1"],
          ["add_all__U325.in0","add_all__U324.out"],
          ["const_term_U322.out","add_all__U325.in1"],
          ["self.out","add_all__U325.out"],
          ["mul_d0__U313.in0","coeff_U314.out"],
          ["mul_d1__U316.in0","coeff_U317.out"],
          ["mul_d2__U319.in0","coeff_U320.out"],
          ["self.d.0","mul_d0__U313.in1"],
          ["self.d.1","mul_d1__U316.in1"],
          ["self.d.2","mul_d2__U319.in1"]
        ]
      },
      "aff__U333":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U336":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U339":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U342":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U344":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U345":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U346":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U335":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U338":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U341":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U343":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U334":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U337":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U340":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U335.in","_U336.out"],
          ["coeff_U338.in","_U339.out"],
          ["coeff_U341.in","_U342.out"],
          ["mul_d0__U334.out","add_all__U344.in0"],
          ["mul_d1__U337.out","add_all__U344.in1"],
          ["add_all__U345.in0","add_all__U344.out"],
          ["mul_d2__U340.out","add_all__U345.in1"],
          ["add_all__U346.in0","add_all__U345.out"],
          ["const_term_U343.out","add_all__U346.in1"],
          ["self.out","add_all__U346.out"],
          ["mul_d0__U334.in0","coeff_U335.out"],
          ["mul_d1__U337.in0","coeff_U338.out"],
          ["mul_d2__U340.in0","coeff_U341.out"],
          ["self.d.0","mul_d0__U334.in1"],
          ["self.d.1","mul_d1__U337.in1"],
          ["self.d.2","mul_d2__U340.in1"]
        ]
      },
      "aff__U355":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U358":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U361":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U364":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U366":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U367":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U368":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U357":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U360":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U363":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U365":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U356":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U359":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U362":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U357.in","_U358.out"],
          ["coeff_U360.in","_U361.out"],
          ["coeff_U363.in","_U364.out"],
          ["mul_d0__U356.out","add_all__U366.in0"],
          ["mul_d1__U359.out","add_all__U366.in1"],
          ["add_all__U367.in0","add_all__U366.out"],
          ["mul_d2__U362.out","add_all__U367.in1"],
          ["add_all__U368.in0","add_all__U367.out"],
          ["const_term_U365.out","add_all__U368.in1"],
          ["self.out","add_all__U368.out"],
          ["mul_d0__U356.in0","coeff_U357.out"],
          ["mul_d1__U359.in0","coeff_U360.out"],
          ["mul_d2__U362.in0","coeff_U363.out"],
          ["self.d.0","mul_d0__U356.in1"],
          ["self.d.1","mul_d1__U359.in1"],
          ["self.d.2","mul_d2__U362.in1"]
        ]
      },
      "aff__U42":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U45":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U48":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U51":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U53":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U54":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U55":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U44":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U47":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U50":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U52":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0084"]}
          },
          "mul_d0__U43":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U46":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U49":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U44.in","_U45.out"],
          ["coeff_U47.in","_U48.out"],
          ["coeff_U50.in","_U51.out"],
          ["mul_d0__U43.out","add_all__U53.in0"],
          ["mul_d1__U46.out","add_all__U53.in1"],
          ["add_all__U54.in0","add_all__U53.out"],
          ["mul_d2__U49.out","add_all__U54.in1"],
          ["add_all__U55.in0","add_all__U54.out"],
          ["const_term_U52.out","add_all__U55.in1"],
          ["self.out","add_all__U55.out"],
          ["mul_d0__U43.in0","coeff_U44.out"],
          ["mul_d1__U46.in0","coeff_U47.out"],
          ["mul_d2__U49.in0","coeff_U50.out"],
          ["self.d.0","mul_d0__U43.in1"],
          ["self.d.1","mul_d1__U46.in1"],
          ["self.d.2","mul_d2__U49.in1"]
        ]
      },
      "aff__U71":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U74":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U77":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U80":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U82":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U83":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U84":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U73":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U76":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U79":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U81":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0085"]}
          },
          "mul_d0__U72":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U75":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U78":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U73.in","_U74.out"],
          ["coeff_U76.in","_U77.out"],
          ["coeff_U79.in","_U80.out"],
          ["mul_d0__U72.out","add_all__U82.in0"],
          ["mul_d1__U75.out","add_all__U82.in1"],
          ["add_all__U83.in0","add_all__U82.out"],
          ["mul_d2__U78.out","add_all__U83.in1"],
          ["add_all__U84.in0","add_all__U83.out"],
          ["const_term_U81.out","add_all__U84.in1"],
          ["self.out","add_all__U84.out"],
          ["mul_d0__U72.in0","coeff_U73.out"],
          ["mul_d1__U75.in0","coeff_U76.out"],
          ["mul_d2__U78.in0","coeff_U79.out"],
          ["self.d.0","mul_d0__U72.in1"],
          ["self.d.1","mul_d1__U75.in1"],
          ["self.d.2","mul_d2__U78.in1"]
        ]
      },
      "affine_controller__U12":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U28":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U13"
          },
          "and_all__U29":{
            "modref":"corebit.and"
          },
          "and_all__U30":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U31":{
            "modref":"corebit.and"
          },
          "d_0_am__U32":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U33":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U27.out"],
          ["d_1_inc.in1","_U27.out"],
          ["d_2_inc.in1","_U27.out"],
          ["inc_time_value.in0","_U27.out"],
          ["cmp_time.in1","_U28.out"],
          ["inc_time_value.in1","_U28.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U29.in0"],
          ["readyInvert.out","and_all__U29.in1"],
          ["inc_time_value.sel","and_all__U29.out"],
          ["cmp_time.out","and_all__U30.in0"],
          ["self.ready","and_all__U30.in1"],
          ["d_0_reg.en","and_all__U30.out"],
          ["d_1_reg.en","and_all__U30.out"],
          ["d_2_reg.en","and_all__U30.out"],
          ["self.valid","and_all__U30.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U31.in0"],
          ["d_1_at_max.out","d_0_am__U31.in1"],
          ["d_0_am__U32.in0","d_0_am__U31.out"],
          ["d_2_at_max.out","d_0_am__U32.in1"],
          ["d_0_next_value.sel","d_0_am__U32.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U33.in0"],
          ["d_2_at_max.out","d_1_am__U33.in1"],
          ["d_1_next_value.sel","d_1_am__U33.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U246":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U261":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U262":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U247"
          },
          "and_all__U263":{
            "modref":"corebit.and"
          },
          "and_all__U264":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U265":{
            "modref":"corebit.and"
          },
          "d_0_am__U266":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U267":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U261.out"],
          ["d_1_inc.in1","_U261.out"],
          ["d_2_inc.in1","_U261.out"],
          ["inc_time_value.in0","_U261.out"],
          ["cmp_time.in1","_U262.out"],
          ["inc_time_value.in1","_U262.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U263.in0"],
          ["readyInvert.out","and_all__U263.in1"],
          ["inc_time_value.sel","and_all__U263.out"],
          ["cmp_time.out","and_all__U264.in0"],
          ["self.ready","and_all__U264.in1"],
          ["d_0_reg.en","and_all__U264.out"],
          ["d_1_reg.en","and_all__U264.out"],
          ["d_2_reg.en","and_all__U264.out"],
          ["self.valid","and_all__U264.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U265.in0"],
          ["d_1_at_max.out","d_0_am__U265.in1"],
          ["d_0_am__U266.in0","d_0_am__U265.out"],
          ["d_2_at_max.out","d_0_am__U266.in1"],
          ["d_0_next_value.sel","d_0_am__U266.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U267.in0"],
          ["d_2_at_max.out","d_1_am__U267.in1"],
          ["d_1_next_value.sel","d_1_am__U267.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U289":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U304":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U305":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U290"
          },
          "and_all__U306":{
            "modref":"corebit.and"
          },
          "and_all__U307":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U308":{
            "modref":"corebit.and"
          },
          "d_0_am__U309":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U310":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U304.out"],
          ["d_1_inc.in1","_U304.out"],
          ["d_2_inc.in1","_U304.out"],
          ["inc_time_value.in0","_U304.out"],
          ["cmp_time.in1","_U305.out"],
          ["inc_time_value.in1","_U305.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U306.in0"],
          ["readyInvert.out","and_all__U306.in1"],
          ["inc_time_value.sel","and_all__U306.out"],
          ["cmp_time.out","and_all__U307.in0"],
          ["self.ready","and_all__U307.in1"],
          ["d_0_reg.en","and_all__U307.out"],
          ["d_1_reg.en","and_all__U307.out"],
          ["d_2_reg.en","and_all__U307.out"],
          ["self.valid","and_all__U307.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U308.in0"],
          ["d_1_at_max.out","d_0_am__U308.in1"],
          ["d_0_am__U309.in0","d_0_am__U308.out"],
          ["d_2_at_max.out","d_0_am__U309.in1"],
          ["d_0_next_value.sel","d_0_am__U309.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U310.in0"],
          ["d_2_at_max.out","d_1_am__U310.in1"],
          ["d_1_next_value.sel","d_1_am__U310.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U332":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U347":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U348":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U333"
          },
          "and_all__U349":{
            "modref":"corebit.and"
          },
          "and_all__U350":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U351":{
            "modref":"corebit.and"
          },
          "d_0_am__U352":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U353":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U347.out"],
          ["d_1_inc.in1","_U347.out"],
          ["d_2_inc.in1","_U347.out"],
          ["inc_time_value.in0","_U347.out"],
          ["cmp_time.in1","_U348.out"],
          ["inc_time_value.in1","_U348.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U349.in0"],
          ["readyInvert.out","and_all__U349.in1"],
          ["inc_time_value.sel","and_all__U349.out"],
          ["cmp_time.out","and_all__U350.in0"],
          ["self.ready","and_all__U350.in1"],
          ["d_0_reg.en","and_all__U350.out"],
          ["d_1_reg.en","and_all__U350.out"],
          ["d_2_reg.en","and_all__U350.out"],
          ["self.valid","and_all__U350.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U351.in0"],
          ["d_1_at_max.out","d_0_am__U351.in1"],
          ["d_0_am__U352.in0","d_0_am__U351.out"],
          ["d_2_at_max.out","d_0_am__U352.in1"],
          ["d_0_next_value.sel","d_0_am__U352.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U353.in0"],
          ["d_2_at_max.out","d_1_am__U353.in1"],
          ["d_1_next_value.sel","d_1_am__U353.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U41":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U56":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U57":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U42"
          },
          "and_all__U58":{
            "modref":"corebit.and"
          },
          "and_all__U59":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U60":{
            "modref":"corebit.and"
          },
          "d_0_am__U61":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U62":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U56.out"],
          ["d_1_inc.in1","_U56.out"],
          ["d_2_inc.in1","_U56.out"],
          ["inc_time_value.in0","_U56.out"],
          ["cmp_time.in1","_U57.out"],
          ["inc_time_value.in1","_U57.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U58.in0"],
          ["readyInvert.out","and_all__U58.in1"],
          ["inc_time_value.sel","and_all__U58.out"],
          ["cmp_time.out","and_all__U59.in0"],
          ["self.ready","and_all__U59.in1"],
          ["d_0_reg.en","and_all__U59.out"],
          ["d_1_reg.en","and_all__U59.out"],
          ["d_2_reg.en","and_all__U59.out"],
          ["self.valid","and_all__U59.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U60.in0"],
          ["d_1_at_max.out","d_0_am__U60.in1"],
          ["d_0_am__U61.in0","d_0_am__U60.out"],
          ["d_2_at_max.out","d_0_am__U61.in1"],
          ["d_0_next_value.sel","d_0_am__U61.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U62.in0"],
          ["d_2_at_max.out","d_1_am__U62.in1"],
          ["d_1_next_value.sel","d_1_am__U62.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U70":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U85":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U86":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U71"
          },
          "and_all__U87":{
            "modref":"corebit.and"
          },
          "and_all__U88":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U89":{
            "modref":"corebit.and"
          },
          "d_0_am__U90":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U91":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U85.out"],
          ["d_1_inc.in1","_U85.out"],
          ["d_2_inc.in1","_U85.out"],
          ["inc_time_value.in0","_U85.out"],
          ["cmp_time.in1","_U86.out"],
          ["inc_time_value.in1","_U86.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U87.in0"],
          ["readyInvert.out","and_all__U87.in1"],
          ["inc_time_value.sel","and_all__U87.out"],
          ["cmp_time.out","and_all__U88.in0"],
          ["self.ready","and_all__U88.in1"],
          ["d_0_reg.en","and_all__U88.out"],
          ["d_1_reg.en","and_all__U88.out"],
          ["d_2_reg.en","and_all__U88.out"],
          ["self.valid","and_all__U88.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U89.in0"],
          ["d_1_at_max.out","d_0_am__U89.in1"],
          ["d_0_am__U90.in0","d_0_am__U89.out"],
          ["d_2_at_max.out","d_0_am__U90.in1"],
          ["d_0_next_value.sel","d_0_am__U90.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U91.in0"],
          ["d_2_at_max.out","d_1_am__U91.in1"],
          ["d_1_next_value.sel","d_1_am__U91.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U99":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U114":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U100"
          },
          "and_all__U116":{
            "modref":"corebit.and"
          },
          "and_all__U117":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U118":{
            "modref":"corebit.and"
          },
          "d_0_am__U119":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U120":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U114.out"],
          ["d_1_inc.in1","_U114.out"],
          ["d_2_inc.in1","_U114.out"],
          ["inc_time_value.in0","_U114.out"],
          ["cmp_time.in1","_U115.out"],
          ["inc_time_value.in1","_U115.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U116.in0"],
          ["readyInvert.out","and_all__U116.in1"],
          ["inc_time_value.sel","and_all__U116.out"],
          ["cmp_time.out","and_all__U117.in0"],
          ["self.ready","and_all__U117.in1"],
          ["d_0_reg.en","and_all__U117.out"],
          ["d_1_reg.en","and_all__U117.out"],
          ["d_2_reg.en","and_all__U117.out"],
          ["self.valid","and_all__U117.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U118.in0"],
          ["d_1_at_max.out","d_0_am__U118.in1"],
          ["d_0_am__U119.in0","d_0_am__U118.out"],
          ["d_2_at_max.out","d_0_am__U119.in1"],
          ["d_0_next_value.sel","d_0_am__U119.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U120.in0"],
          ["d_2_at_max.out","d_1_am__U120.in1"],
          ["d_1_next_value.sel","d_1_am__U120.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "conv_3_3_buffet":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en_ready","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","BitIn"]
        ]],
        "instances":{
          "conv_stencil":{
            "modref":"global.conv_stencil_ub"
          },
          "conv_stencil_clkwrk_dsa0":{
            "modref":"global.conv_stencil_clkwrk_dsa0_ub"
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "op_hcompute_conv_stencil":{
            "modref":"global.cu_op_hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_1":{
            "modref":"global.cu_op_hcompute_conv_stencil_1"
          },
          "op_hcompute_conv_stencil_1_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_pt__U95"
          },
          "op_hcompute_conv_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U96"
          },
          "op_hcompute_conv_stencil_1_port_controller":{
            "modref":"global.affine_controller__U70"
          },
          "op_hcompute_conv_stencil_1_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_1_read_ready_pt__U92"
          },
          "op_hcompute_conv_stencil_1_read_start":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_pt__U93"
          },
          "op_hcompute_conv_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_control_vars_pt__U94"
          },
          "op_hcompute_conv_stencil_1_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_1"
          },
          "op_hcompute_conv_stencil_1_write_start":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_pt__U97"
          },
          "op_hcompute_conv_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_control_vars_pt__U98"
          },
          "op_hcompute_conv_stencil_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_exe_start_pt__U66"
          },
          "op_hcompute_conv_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_exe_start_control_vars_pt__U67"
          },
          "op_hcompute_conv_stencil_port_controller":{
            "modref":"global.affine_controller__U41"
          },
          "op_hcompute_conv_stencil_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_read_ready_pt__U63"
          },
          "op_hcompute_conv_stencil_read_start":{
            "modref":"global.op_hcompute_conv_stencil_read_start_pt__U64"
          },
          "op_hcompute_conv_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_read_start_control_vars_pt__U65"
          },
          "op_hcompute_conv_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_write_start":{
            "modref":"global.op_hcompute_conv_stencil_write_start_pt__U68"
          },
          "op_hcompute_conv_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_write_start_control_vars_pt__U69"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U37"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U38"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U12"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_ready":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_ready_pt__U34"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U35"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U36"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U39"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U40"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U124"
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U125"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U99"
          },
          "op_hcompute_hw_output_stencil_read_ready":{
            "modref":"global.op_hcompute_hw_output_stencil_read_ready_pt__U121"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U122"
          },
          "op_hcompute_hw_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_control_vars_pt__U123"
          },
          "op_hcompute_hw_output_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U126"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_control_vars_pt__U127"
          }
        },
        "connections":[
          ["self.flush","conv_stencil.flush"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write","conv_stencil.op_hcompute_conv_stencil_1_write"],
          ["op_hcompute_conv_stencil_1_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_1_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write_ready","conv_stencil.op_hcompute_conv_stencil_1_write_data_ready"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write_valid","conv_stencil.op_hcompute_conv_stencil_1_write_data_valid"],
          ["op_hcompute_conv_stencil_1_write_start.out","conv_stencil.op_hcompute_conv_stencil_1_write_wen"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read","conv_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read_ready","conv_stencil.op_hcompute_hw_output_stencil_read_data_ready"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read_valid","conv_stencil.op_hcompute_hw_output_stencil_read_data_valid"],
          ["op_hcompute_hw_output_stencil_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["op_hcompute_hw_output_stencil_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_hw_output_stencil_read_rready"],
          ["self.rst_n","conv_stencil.rst_n"],
          ["self.flush","conv_stencil_clkwrk_dsa0.flush"],
          ["op_hcompute_conv_stencil_1.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read","conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_1_read"],
          ["op_hcompute_conv_stencil_1_port_controller.d","conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_1_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_1.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read_ready","conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_1_read_data_ready"],
          ["op_hcompute_conv_stencil_1.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read_valid","conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_1_read_data_valid"],
          ["op_hcompute_conv_stencil_1_read_start.out","conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_1_read_ren"],
          ["op_hcompute_conv_stencil_1_ready_join.ready_in_conv_stencil_clkwrk_dsa0","conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_1_read_rready"],
          ["op_hcompute_conv_stencil.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write","conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_write"],
          ["op_hcompute_conv_stencil_write_start_control_vars.out","conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_write_ctrl_vars"],
          ["op_hcompute_conv_stencil.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write_ready","conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_write_data_ready"],
          ["op_hcompute_conv_stencil.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write_valid","conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_write_data_valid"],
          ["op_hcompute_conv_stencil_write_start.out","conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_write_wen"],
          ["self.rst_n","conv_stencil_clkwrk_dsa0.rst_n"],
          ["self.flush","hw_input_global_wrapper_stencil.flush"],
          ["op_hcompute_conv_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read"],
          ["op_hcompute_conv_stencil_1_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_ready","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_data_ready"],
          ["op_hcompute_conv_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_valid","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_data_valid"],
          ["op_hcompute_conv_stencil_1_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_ren"],
          ["op_hcompute_conv_stencil_1_ready_join.ready_in_hw_input_global_wrapper_stencil","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_rready"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ready","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_data_ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_valid","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_data_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_wen"],
          ["self.rst_n","hw_input_global_wrapper_stencil.rst_n"],
          ["op_hcompute_conv_stencil_1_port_controller.valid","op_hcompute_conv_stencil_1_exe_start.in"],
          ["op_hcompute_conv_stencil_1_port_controller.d","op_hcompute_conv_stencil_1_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_1_read_start_control_vars.in","op_hcompute_conv_stencil_1_port_controller.d"],
          ["op_hcompute_conv_stencil_1_write_start_control_vars.in","op_hcompute_conv_stencil_1_port_controller.d"],
          ["op_hcompute_conv_stencil_1_read_ready.in","op_hcompute_conv_stencil_1_port_controller.ready"],
          ["op_hcompute_conv_stencil_1_read_start.in","op_hcompute_conv_stencil_1_port_controller.valid"],
          ["op_hcompute_conv_stencil_1_write_start.in","op_hcompute_conv_stencil_1_port_controller.valid"],
          ["op_hcompute_conv_stencil_1_ready_join.ready_out","op_hcompute_conv_stencil_1_read_ready.out"],
          ["op_hcompute_conv_stencil_port_controller.valid","op_hcompute_conv_stencil_exe_start.in"],
          ["op_hcompute_conv_stencil_port_controller.d","op_hcompute_conv_stencil_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_read_start_control_vars.in","op_hcompute_conv_stencil_port_controller.d"],
          ["op_hcompute_conv_stencil_write_start_control_vars.in","op_hcompute_conv_stencil_port_controller.d"],
          ["op_hcompute_conv_stencil_read_ready.in","op_hcompute_conv_stencil_port_controller.ready"],
          ["op_hcompute_conv_stencil_read_start.in","op_hcompute_conv_stencil_port_controller.valid"],
          ["op_hcompute_conv_stencil_write_start.in","op_hcompute_conv_stencil_port_controller.valid"],
          ["op_hcompute_conv_stencil_ready_join.ready_out","op_hcompute_conv_stencil_read_ready.out"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_ready.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_ready_join.ready_out","op_hcompute_hw_input_global_wrapper_stencil_read_ready.out"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en_ready","op_hcompute_hw_input_global_wrapper_stencil_ready_join.ready_in_hw_input_stencil"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write_ready"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_port_controller.d","op_hcompute_hw_output_stencil_exe_start_control_vars.in"],
          ["op_hcompute_hw_output_stencil_read_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_read_ready.in","op_hcompute_hw_output_stencil_port_controller.ready"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_ready_join.ready_out","op_hcompute_hw_output_stencil_read_ready.out"]
        ]
      },
      "conv_stencil_clkwrk_dsa0_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_1_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_read_rready","Bit"],
          ["op_hcompute_conv_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv_stencil_clkwrk_dsa0_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "conv_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv_stencil_clkwrk_dsa0_BANK_0"
          },
          "conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_valid_net":{
            "modref":"corebit.wire"
          },
          "inner_bank_offsetconv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_U163":{
            "modref":"global.aff__U149"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U146"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_conv_stencil_write.0","bank_0.push_data"],
          ["self.op_hcompute_conv_stencil_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_conv_stencil_write_wen","bank_0.push_data_valid"],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_net.in","bank_0.read_data"],
          ["conv_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["conv_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsetconv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_U163.out","bank_0.read_idx"],
          ["self.op_hcompute_conv_stencil_1_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_conv_stencil_1_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_conv_stencil_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsetconv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_U163.out","bank_0.update_idx"],
          ["self.op_hcompute_conv_stencil_1_read_ren","bank_0.update_idx_valid"],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_ready_net.out","conv_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.ready_in_conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5"],
          ["self.rst_n","conv_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.rst_n"],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_valid_net.in","conv_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.valid_out_conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5"],
          ["self.op_hcompute_conv_stencil_1_read.0","conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_net.out"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.ready_in_0","conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_ready_net.in"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.valid_in_0","conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_valid_net.out"],
          ["self.op_hcompute_conv_stencil_1_read_ctrl_vars","inner_bank_offsetconv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_U163.d"],
          ["self.op_hcompute_conv_stencil_1_read_data_ready","op_hcompute_conv_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_1_read_data_valid","op_hcompute_conv_stencil_1_read_flow_ctrl.valid_out_0"]
        ]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_1_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_1_write_data_valid","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read_rready","Bit"],
          ["op_hcompute_hw_output_stencil_read_data_ready","BitIn"],
          ["op_hcompute_hw_output_stencil_read_data_valid","Bit"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv_stencil_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "conv_stencil_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv_stencil_BANK_0"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_1_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_1_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_1_valid_net":{
            "modref":"corebit.wire"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U145":{
            "modref":"global.aff__U131"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U128"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_conv_stencil_1_write.0","bank_0.push_data"],
          ["self.op_hcompute_conv_stencil_1_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_conv_stencil_1_write_data_valid","bank_0.push_data_valid"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_net.in","bank_0.read_data"],
          ["conv_stencil_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["conv_stencil_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U145.out","bank_0.read_idx"],
          ["self.op_hcompute_hw_output_stencil_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_hw_output_stencil_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_conv_stencil_1_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U145.out","bank_0.update_idx"],
          ["self.op_hcompute_hw_output_stencil_read_ren","bank_0.update_idx_valid"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_ready_net.out","conv_stencil_Bank0_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_hw_output_stencil_1"],
          ["self.rst_n","conv_stencil_Bank0_read_ctrl_fork.rst_n"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_valid_net.in","conv_stencil_Bank0_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_hw_output_stencil_1"],
          ["self.op_hcompute_hw_output_stencil_read.0","conv_stencil_op_hcompute_hw_output_stencil_1_net.out"],
          ["op_hcompute_hw_output_stencil_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_hw_output_stencil_1_ready_net.in"],
          ["op_hcompute_hw_output_stencil_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_hw_output_stencil_1_valid_net.out"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U145.d"],
          ["self.op_hcompute_hw_output_stencil_read_data_ready","op_hcompute_hw_output_stencil_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_hw_output_stencil_read_data_valid","op_hcompute_hw_output_stencil_read_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write_ready","BitIn"],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$const_p0__258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_conv_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U3"
          }
        },
        "connections":[
          ["self.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write.0","inner_compute$const_p0__258.out"],
          ["self.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write_ready","op_hcompute_conv_stencil_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write_valid","op_hcompute_conv_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read_ready","Bit"],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_ready","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_valid","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_1_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_1_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$add_288_312_313":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_290_310_311":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_292_309_310":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_294_308_309":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_296_307_308":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_298_306_307":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_300_305_306":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_302_304_305":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_conv_stencil_1_311_312":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$const_p11__287":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "inner_compute$const_p12__293":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "inner_compute$const_p13__299":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "inner_compute$const_p14__289":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "inner_compute$const_p16__303":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0010"]}
          },
          "inner_compute$const_p17__291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "inner_compute$const_p18__297":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0012"]}
          },
          "inner_compute$const_p19__301":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "inner_compute$const_p255__295":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_1_287_288":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_2_289_290":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_3_291_292":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_4_293_294":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_5_295_296":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_6_297_298":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_7_299_300":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_8_301_302":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_9_303_304":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_1_flow_ctrl":{
            "modref":"global.flow_ctrl__U5"
          }
        },
        "connections":[
          ["inner_compute$mul_hw_input_global_wrapper_stencil_1_287_288.out","inner_compute$add_288_312_313.in0"],
          ["inner_compute$add_conv_stencil_1_311_312.out","inner_compute$add_288_312_313.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write.0","inner_compute$add_288_312_313.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_2_289_290.out","inner_compute$add_290_310_311.in0"],
          ["inner_compute$add_292_309_310.out","inner_compute$add_290_310_311.in1"],
          ["inner_compute$add_conv_stencil_1_311_312.in1","inner_compute$add_290_310_311.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_3_291_292.out","inner_compute$add_292_309_310.in0"],
          ["inner_compute$add_294_308_309.out","inner_compute$add_292_309_310.in1"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_4_293_294.out","inner_compute$add_294_308_309.in0"],
          ["inner_compute$add_296_307_308.out","inner_compute$add_294_308_309.in1"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_5_295_296.out","inner_compute$add_296_307_308.in0"],
          ["inner_compute$add_298_306_307.out","inner_compute$add_296_307_308.in1"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_6_297_298.out","inner_compute$add_298_306_307.in0"],
          ["inner_compute$add_300_305_306.out","inner_compute$add_298_306_307.in1"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_7_299_300.out","inner_compute$add_300_305_306.in0"],
          ["inner_compute$add_302_304_305.out","inner_compute$add_300_305_306.in1"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_8_301_302.out","inner_compute$add_302_304_305.in0"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_9_303_304.out","inner_compute$add_302_304_305.in1"],
          ["self.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read.0","inner_compute$add_conv_stencil_1_311_312.in0"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_1_287_288.in1","inner_compute$const_p11__287.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_4_293_294.in1","inner_compute$const_p12__293.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_7_299_300.in1","inner_compute$const_p13__299.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_2_289_290.in1","inner_compute$const_p14__289.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_9_303_304.in1","inner_compute$const_p16__303.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_3_291_292.in1","inner_compute$const_p17__291.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_6_297_298.in1","inner_compute$const_p18__297.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_8_301_302.in1","inner_compute$const_p19__301.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_5_295_296.in1","inner_compute$const_p255__295.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.0","inner_compute$mul_hw_input_global_wrapper_stencil_1_287_288.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.1","inner_compute$mul_hw_input_global_wrapper_stencil_2_289_290.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.2","inner_compute$mul_hw_input_global_wrapper_stencil_3_291_292.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.3","inner_compute$mul_hw_input_global_wrapper_stencil_4_293_294.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.4","inner_compute$mul_hw_input_global_wrapper_stencil_5_295_296.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.5","inner_compute$mul_hw_input_global_wrapper_stencil_6_297_298.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.6","inner_compute$mul_hw_input_global_wrapper_stencil_7_299_300.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.7","inner_compute$mul_hw_input_global_wrapper_stencil_8_301_302.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.8","inner_compute$mul_hw_input_global_wrapper_stencil_9_303_304.in0"],
          ["self.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read_ready","op_hcompute_conv_stencil_1_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_ready","op_hcompute_conv_stencil_1_flow_ctrl.ready_in_1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write_ready","op_hcompute_conv_stencil_1_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read_valid","op_hcompute_conv_stencil_1_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_valid","op_hcompute_conv_stencil_1_flow_ctrl.valid_in_1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write_valid","op_hcompute_conv_stencil_1_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ready","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U0"
          }
        },
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ready","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.ready_out_0"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_valid","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.valid_out_0"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_hw_output_stencil_read_ready","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_read_valid","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "op_hcompute_hw_output_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U9"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_read_ready","op_hcompute_hw_output_stencil_flow_ctrl.ready_in_0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","op_hcompute_hw_output_stencil_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_read_valid","op_hcompute_hw_output_stencil_flow_ctrl.valid_in_0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_flow_ctrl.valid_out_0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_read.0"]
        ]
      },
      "flow_ctrl__U0":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U2":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U2.in0","and_all__U1.out"],
          ["self.ready_out_0","and_all__U2.in1"],
          ["self.ready_in_0","and_all__U2.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U128":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U129":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U130":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U130.in0","and_all__U129.out"],
          ["self.ready_out_0","and_all__U130.in1"],
          ["self.ready_in_0","and_all__U130.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U146":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U147":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U148":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U148.in0","and_all__U147.out"],
          ["self.ready_out_0","and_all__U148.in1"],
          ["self.ready_in_0","and_all__U148.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U164":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_in_8","BitIn"],
          ["ready_in_8","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U165":{
            "modref":"corebit.and"
          },
          "and_all__U166":{
            "modref":"corebit.and"
          },
          "and_all__U167":{
            "modref":"corebit.and"
          },
          "and_all__U168":{
            "modref":"corebit.and"
          },
          "and_all__U169":{
            "modref":"corebit.and"
          },
          "and_all__U170":{
            "modref":"corebit.and"
          },
          "and_all__U171":{
            "modref":"corebit.and"
          },
          "and_all__U172":{
            "modref":"corebit.and"
          },
          "and_all__U173":{
            "modref":"corebit.and"
          },
          "and_all__U174":{
            "modref":"corebit.and"
          },
          "and_all__U175":{
            "modref":"corebit.and"
          },
          "and_all__U176":{
            "modref":"corebit.and"
          },
          "and_all__U177":{
            "modref":"corebit.and"
          },
          "and_all__U178":{
            "modref":"corebit.and"
          },
          "and_all__U179":{
            "modref":"corebit.and"
          },
          "and_all__U180":{
            "modref":"corebit.and"
          },
          "and_all__U181":{
            "modref":"corebit.and"
          },
          "and_all__U182":{
            "modref":"corebit.and"
          },
          "and_all__U183":{
            "modref":"corebit.and"
          },
          "and_all__U184":{
            "modref":"corebit.and"
          },
          "and_all__U185":{
            "modref":"corebit.and"
          },
          "and_all__U186":{
            "modref":"corebit.and"
          },
          "and_all__U187":{
            "modref":"corebit.and"
          },
          "and_all__U188":{
            "modref":"corebit.and"
          },
          "and_all__U189":{
            "modref":"corebit.and"
          },
          "and_all__U190":{
            "modref":"corebit.and"
          },
          "and_all__U191":{
            "modref":"corebit.and"
          },
          "and_all__U192":{
            "modref":"corebit.and"
          },
          "and_all__U193":{
            "modref":"corebit.and"
          },
          "and_all__U194":{
            "modref":"corebit.and"
          },
          "and_all__U195":{
            "modref":"corebit.and"
          },
          "and_all__U196":{
            "modref":"corebit.and"
          },
          "and_all__U197":{
            "modref":"corebit.and"
          },
          "and_all__U198":{
            "modref":"corebit.and"
          },
          "and_all__U199":{
            "modref":"corebit.and"
          },
          "and_all__U200":{
            "modref":"corebit.and"
          },
          "and_all__U201":{
            "modref":"corebit.and"
          },
          "and_all__U202":{
            "modref":"corebit.and"
          },
          "and_all__U203":{
            "modref":"corebit.and"
          },
          "and_all__U204":{
            "modref":"corebit.and"
          },
          "and_all__U205":{
            "modref":"corebit.and"
          },
          "and_all__U206":{
            "modref":"corebit.and"
          },
          "and_all__U207":{
            "modref":"corebit.and"
          },
          "and_all__U208":{
            "modref":"corebit.and"
          },
          "and_all__U209":{
            "modref":"corebit.and"
          },
          "and_all__U210":{
            "modref":"corebit.and"
          },
          "and_all__U211":{
            "modref":"corebit.and"
          },
          "and_all__U212":{
            "modref":"corebit.and"
          },
          "and_all__U213":{
            "modref":"corebit.and"
          },
          "and_all__U214":{
            "modref":"corebit.and"
          },
          "and_all__U215":{
            "modref":"corebit.and"
          },
          "and_all__U216":{
            "modref":"corebit.and"
          },
          "and_all__U217":{
            "modref":"corebit.and"
          },
          "and_all__U218":{
            "modref":"corebit.and"
          },
          "and_all__U219":{
            "modref":"corebit.and"
          },
          "and_all__U220":{
            "modref":"corebit.and"
          },
          "and_all__U221":{
            "modref":"corebit.and"
          },
          "and_all__U222":{
            "modref":"corebit.and"
          },
          "and_all__U223":{
            "modref":"corebit.and"
          },
          "and_all__U224":{
            "modref":"corebit.and"
          },
          "and_all__U225":{
            "modref":"corebit.and"
          },
          "and_all__U226":{
            "modref":"corebit.and"
          },
          "and_all__U227":{
            "modref":"corebit.and"
          },
          "and_all__U228":{
            "modref":"corebit.and"
          },
          "and_all__U229":{
            "modref":"corebit.and"
          },
          "and_all__U230":{
            "modref":"corebit.and"
          },
          "and_all__U231":{
            "modref":"corebit.and"
          },
          "and_all__U232":{
            "modref":"corebit.and"
          },
          "and_all__U233":{
            "modref":"corebit.and"
          },
          "and_all__U234":{
            "modref":"corebit.and"
          },
          "and_all__U235":{
            "modref":"corebit.and"
          },
          "and_all__U236":{
            "modref":"corebit.and"
          },
          "and_all__U237":{
            "modref":"corebit.and"
          },
          "and_all__U238":{
            "modref":"corebit.and"
          },
          "and_all__U239":{
            "modref":"corebit.and"
          },
          "and_all__U240":{
            "modref":"corebit.and"
          },
          "and_all__U241":{
            "modref":"corebit.and"
          },
          "and_all__U242":{
            "modref":"corebit.and"
          },
          "and_all__U243":{
            "modref":"corebit.and"
          },
          "and_all__U244":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U165.in0"],
          ["self.valid_in_1","and_all__U165.in1"],
          ["and_all__U166.in0","and_all__U165.out"],
          ["self.valid_in_2","and_all__U166.in1"],
          ["and_all__U167.in0","and_all__U166.out"],
          ["self.valid_in_3","and_all__U167.in1"],
          ["and_all__U168.in0","and_all__U167.out"],
          ["self.valid_in_4","and_all__U168.in1"],
          ["and_all__U169.in0","and_all__U168.out"],
          ["self.valid_in_5","and_all__U169.in1"],
          ["and_all__U170.in0","and_all__U169.out"],
          ["self.valid_in_6","and_all__U170.in1"],
          ["and_all__U171.in0","and_all__U170.out"],
          ["self.valid_in_7","and_all__U171.in1"],
          ["and_all__U172.in0","and_all__U171.out"],
          ["self.valid_in_8","and_all__U172.in1"],
          ["self.valid_out_0","and_all__U172.out"],
          ["self.valid_in_1","and_all__U173.in0"],
          ["self.valid_in_2","and_all__U173.in1"],
          ["and_all__U174.in0","and_all__U173.out"],
          ["self.valid_in_3","and_all__U174.in1"],
          ["and_all__U175.in0","and_all__U174.out"],
          ["self.valid_in_4","and_all__U175.in1"],
          ["and_all__U176.in0","and_all__U175.out"],
          ["self.valid_in_5","and_all__U176.in1"],
          ["and_all__U177.in0","and_all__U176.out"],
          ["self.valid_in_6","and_all__U177.in1"],
          ["and_all__U178.in0","and_all__U177.out"],
          ["self.valid_in_7","and_all__U178.in1"],
          ["and_all__U179.in0","and_all__U178.out"],
          ["self.valid_in_8","and_all__U179.in1"],
          ["and_all__U180.in0","and_all__U179.out"],
          ["self.ready_out_0","and_all__U180.in1"],
          ["self.ready_in_0","and_all__U180.out"],
          ["self.valid_in_0","and_all__U181.in0"],
          ["self.valid_in_2","and_all__U181.in1"],
          ["and_all__U182.in0","and_all__U181.out"],
          ["self.valid_in_3","and_all__U182.in1"],
          ["and_all__U183.in0","and_all__U182.out"],
          ["self.valid_in_4","and_all__U183.in1"],
          ["and_all__U184.in0","and_all__U183.out"],
          ["self.valid_in_5","and_all__U184.in1"],
          ["and_all__U185.in0","and_all__U184.out"],
          ["self.valid_in_6","and_all__U185.in1"],
          ["and_all__U186.in0","and_all__U185.out"],
          ["self.valid_in_7","and_all__U186.in1"],
          ["and_all__U187.in0","and_all__U186.out"],
          ["self.valid_in_8","and_all__U187.in1"],
          ["and_all__U188.in0","and_all__U187.out"],
          ["self.ready_out_0","and_all__U188.in1"],
          ["self.ready_in_1","and_all__U188.out"],
          ["self.valid_in_0","and_all__U189.in0"],
          ["self.valid_in_1","and_all__U189.in1"],
          ["and_all__U190.in0","and_all__U189.out"],
          ["self.valid_in_3","and_all__U190.in1"],
          ["and_all__U191.in0","and_all__U190.out"],
          ["self.valid_in_4","and_all__U191.in1"],
          ["and_all__U192.in0","and_all__U191.out"],
          ["self.valid_in_5","and_all__U192.in1"],
          ["and_all__U193.in0","and_all__U192.out"],
          ["self.valid_in_6","and_all__U193.in1"],
          ["and_all__U194.in0","and_all__U193.out"],
          ["self.valid_in_7","and_all__U194.in1"],
          ["and_all__U195.in0","and_all__U194.out"],
          ["self.valid_in_8","and_all__U195.in1"],
          ["and_all__U196.in0","and_all__U195.out"],
          ["self.ready_out_0","and_all__U196.in1"],
          ["self.ready_in_2","and_all__U196.out"],
          ["self.valid_in_0","and_all__U197.in0"],
          ["self.valid_in_1","and_all__U197.in1"],
          ["and_all__U198.in0","and_all__U197.out"],
          ["self.valid_in_2","and_all__U198.in1"],
          ["and_all__U199.in0","and_all__U198.out"],
          ["self.valid_in_4","and_all__U199.in1"],
          ["and_all__U200.in0","and_all__U199.out"],
          ["self.valid_in_5","and_all__U200.in1"],
          ["and_all__U201.in0","and_all__U200.out"],
          ["self.valid_in_6","and_all__U201.in1"],
          ["and_all__U202.in0","and_all__U201.out"],
          ["self.valid_in_7","and_all__U202.in1"],
          ["and_all__U203.in0","and_all__U202.out"],
          ["self.valid_in_8","and_all__U203.in1"],
          ["and_all__U204.in0","and_all__U203.out"],
          ["self.ready_out_0","and_all__U204.in1"],
          ["self.ready_in_3","and_all__U204.out"],
          ["self.valid_in_0","and_all__U205.in0"],
          ["self.valid_in_1","and_all__U205.in1"],
          ["and_all__U206.in0","and_all__U205.out"],
          ["self.valid_in_2","and_all__U206.in1"],
          ["and_all__U207.in0","and_all__U206.out"],
          ["self.valid_in_3","and_all__U207.in1"],
          ["and_all__U208.in0","and_all__U207.out"],
          ["self.valid_in_5","and_all__U208.in1"],
          ["and_all__U209.in0","and_all__U208.out"],
          ["self.valid_in_6","and_all__U209.in1"],
          ["and_all__U210.in0","and_all__U209.out"],
          ["self.valid_in_7","and_all__U210.in1"],
          ["and_all__U211.in0","and_all__U210.out"],
          ["self.valid_in_8","and_all__U211.in1"],
          ["and_all__U212.in0","and_all__U211.out"],
          ["self.ready_out_0","and_all__U212.in1"],
          ["self.ready_in_4","and_all__U212.out"],
          ["self.valid_in_0","and_all__U213.in0"],
          ["self.valid_in_1","and_all__U213.in1"],
          ["and_all__U214.in0","and_all__U213.out"],
          ["self.valid_in_2","and_all__U214.in1"],
          ["and_all__U215.in0","and_all__U214.out"],
          ["self.valid_in_3","and_all__U215.in1"],
          ["and_all__U216.in0","and_all__U215.out"],
          ["self.valid_in_4","and_all__U216.in1"],
          ["and_all__U217.in0","and_all__U216.out"],
          ["self.valid_in_6","and_all__U217.in1"],
          ["and_all__U218.in0","and_all__U217.out"],
          ["self.valid_in_7","and_all__U218.in1"],
          ["and_all__U219.in0","and_all__U218.out"],
          ["self.valid_in_8","and_all__U219.in1"],
          ["and_all__U220.in0","and_all__U219.out"],
          ["self.ready_out_0","and_all__U220.in1"],
          ["self.ready_in_5","and_all__U220.out"],
          ["self.valid_in_0","and_all__U221.in0"],
          ["self.valid_in_1","and_all__U221.in1"],
          ["and_all__U222.in0","and_all__U221.out"],
          ["self.valid_in_2","and_all__U222.in1"],
          ["and_all__U223.in0","and_all__U222.out"],
          ["self.valid_in_3","and_all__U223.in1"],
          ["and_all__U224.in0","and_all__U223.out"],
          ["self.valid_in_4","and_all__U224.in1"],
          ["and_all__U225.in0","and_all__U224.out"],
          ["self.valid_in_5","and_all__U225.in1"],
          ["and_all__U226.in0","and_all__U225.out"],
          ["self.valid_in_7","and_all__U226.in1"],
          ["and_all__U227.in0","and_all__U226.out"],
          ["self.valid_in_8","and_all__U227.in1"],
          ["and_all__U228.in0","and_all__U227.out"],
          ["self.ready_out_0","and_all__U228.in1"],
          ["self.ready_in_6","and_all__U228.out"],
          ["self.valid_in_0","and_all__U229.in0"],
          ["self.valid_in_1","and_all__U229.in1"],
          ["and_all__U230.in0","and_all__U229.out"],
          ["self.valid_in_2","and_all__U230.in1"],
          ["and_all__U231.in0","and_all__U230.out"],
          ["self.valid_in_3","and_all__U231.in1"],
          ["and_all__U232.in0","and_all__U231.out"],
          ["self.valid_in_4","and_all__U232.in1"],
          ["and_all__U233.in0","and_all__U232.out"],
          ["self.valid_in_5","and_all__U233.in1"],
          ["and_all__U234.in0","and_all__U233.out"],
          ["self.valid_in_6","and_all__U234.in1"],
          ["and_all__U235.in0","and_all__U234.out"],
          ["self.valid_in_8","and_all__U235.in1"],
          ["and_all__U236.in0","and_all__U235.out"],
          ["self.ready_out_0","and_all__U236.in1"],
          ["self.ready_in_7","and_all__U236.out"],
          ["self.valid_in_0","and_all__U237.in0"],
          ["self.valid_in_1","and_all__U237.in1"],
          ["and_all__U238.in0","and_all__U237.out"],
          ["self.valid_in_2","and_all__U238.in1"],
          ["and_all__U239.in0","and_all__U238.out"],
          ["self.valid_in_3","and_all__U239.in1"],
          ["and_all__U240.in0","and_all__U239.out"],
          ["self.valid_in_4","and_all__U240.in1"],
          ["and_all__U241.in0","and_all__U240.out"],
          ["self.valid_in_5","and_all__U241.in1"],
          ["and_all__U242.in0","and_all__U241.out"],
          ["self.valid_in_6","and_all__U242.in1"],
          ["and_all__U243.in0","and_all__U242.out"],
          ["self.valid_in_7","and_all__U243.in1"],
          ["and_all__U244.in0","and_all__U243.out"],
          ["self.ready_out_0","and_all__U244.in1"],
          ["self.ready_in_8","and_all__U244.out"]
        ]
      },
      "flow_ctrl__U3":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U4":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U4.out"]
        ]
      },
      "flow_ctrl__U5":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U6":{
            "modref":"corebit.and"
          },
          "and_all__U7":{
            "modref":"corebit.and"
          },
          "and_all__U8":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U6.in0"],
          ["self.valid_in_1","and_all__U6.in1"],
          ["self.valid_out_0","and_all__U6.out"],
          ["self.valid_in_1","and_all__U7.in0"],
          ["self.ready_out_0","and_all__U7.in1"],
          ["self.ready_in_0","and_all__U7.out"],
          ["self.valid_in_0","and_all__U8.in0"],
          ["self.ready_out_0","and_all__U8.in1"],
          ["self.ready_in_1","and_all__U8.out"]
        ]
      },
      "flow_ctrl__U9":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U10":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U11":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U11.in0","and_all__U10.out"],
          ["self.ready_out_0","and_all__U11.in1"],
          ["self.ready_in_0","and_all__U11.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__258.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_288_312_313":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_290_310_311":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_292_309_310":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_294_308_309":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_296_307_308":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_298_306_307":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_300_305_306":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_302_304_305":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_1_311_312":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_p11__287":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "const_p12__293":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "const_p13__299":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "const_p14__289":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "const_p16__303":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0010"]}
          },
          "const_p17__291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "const_p18__297":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0012"]}
          },
          "const_p19__301":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "const_p255__295":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_hw_input_global_wrapper_stencil_1_287_288":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_2_289_290":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_3_291_292":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_4_293_294":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_5_295_296":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_6_297_298":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_7_299_300":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_8_301_302":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_9_303_304":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_input_global_wrapper_stencil_1_287_288.out","add_288_312_313.in0"],
          ["add_conv_stencil_1_311_312.out","add_288_312_313.in1"],
          ["self.out_conv_stencil","add_288_312_313.out"],
          ["mul_hw_input_global_wrapper_stencil_2_289_290.out","add_290_310_311.in0"],
          ["add_292_309_310.out","add_290_310_311.in1"],
          ["add_conv_stencil_1_311_312.in1","add_290_310_311.out"],
          ["mul_hw_input_global_wrapper_stencil_3_291_292.out","add_292_309_310.in0"],
          ["add_294_308_309.out","add_292_309_310.in1"],
          ["mul_hw_input_global_wrapper_stencil_4_293_294.out","add_294_308_309.in0"],
          ["add_296_307_308.out","add_294_308_309.in1"],
          ["mul_hw_input_global_wrapper_stencil_5_295_296.out","add_296_307_308.in0"],
          ["add_298_306_307.out","add_296_307_308.in1"],
          ["mul_hw_input_global_wrapper_stencil_6_297_298.out","add_298_306_307.in0"],
          ["add_300_305_306.out","add_298_306_307.in1"],
          ["mul_hw_input_global_wrapper_stencil_7_299_300.out","add_300_305_306.in0"],
          ["add_302_304_305.out","add_300_305_306.in1"],
          ["mul_hw_input_global_wrapper_stencil_8_301_302.out","add_302_304_305.in0"],
          ["mul_hw_input_global_wrapper_stencil_9_303_304.out","add_302_304_305.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_1_311_312.in0"],
          ["mul_hw_input_global_wrapper_stencil_1_287_288.in1","const_p11__287.out"],
          ["mul_hw_input_global_wrapper_stencil_4_293_294.in1","const_p12__293.out"],
          ["mul_hw_input_global_wrapper_stencil_7_299_300.in1","const_p13__299.out"],
          ["mul_hw_input_global_wrapper_stencil_2_289_290.in1","const_p14__289.out"],
          ["mul_hw_input_global_wrapper_stencil_9_303_304.in1","const_p16__303.out"],
          ["mul_hw_input_global_wrapper_stencil_3_291_292.in1","const_p17__291.out"],
          ["mul_hw_input_global_wrapper_stencil_6_297_298.in1","const_p18__297.out"],
          ["mul_hw_input_global_wrapper_stencil_8_301_302.in1","const_p19__301.out"],
          ["mul_hw_input_global_wrapper_stencil_5_295_296.in1","const_p255__295.out"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_input_global_wrapper_stencil_1_287_288.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_input_global_wrapper_stencil_2_289_290.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_input_global_wrapper_stencil_3_291_292.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_input_global_wrapper_stencil_4_293_294.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_input_global_wrapper_stencil_5_295_296.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_input_global_wrapper_stencil_6_297_298.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_input_global_wrapper_stencil_7_299_300.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_input_global_wrapper_stencil_8_301_302.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.8","mul_hw_input_global_wrapper_stencil_9_303_304.in0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_1_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_read_rready","Bit"],
          ["op_hcompute_conv_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_data_ready","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "and_all__U286":{
            "modref":"corebit.and"
          },
          "and_all__U287":{
            "modref":"corebit.and"
          },
          "and_all__U329":{
            "modref":"corebit.and"
          },
          "and_all__U330":{
            "modref":"corebit.and"
          },
          "and_all__U372":{
            "modref":"corebit.and"
          },
          "and_all__U373":{
            "modref":"corebit.and"
          },
          "and_all__U374":{
            "modref":"corebit.and"
          },
          "and_all__U375":{
            "modref":"corebit.and"
          },
          "ctrl__U268":{
            "modref":"global.affine_controller__U246"
          },
          "ctrl__U311":{
            "modref":"global.affine_controller__U289"
          },
          "ctrl__U354":{
            "modref":"global.affine_controller__U332"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U285"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U328"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U371"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_valid_net":{
            "modref":"corebit.wire"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U283":{
            "modref":"global.aff__U269"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U326":{
            "modref":"global.aff__U312"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U369":{
            "modref":"global.aff__U355"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U164"
          },
          "row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_sr__U245"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_sr__U288"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_sr__U331"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "zero_cst_U284":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U327":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U370":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_ready_net.out","and_all__U286.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_ready_net.out","and_all__U286.in1"],
          ["and_all__U287.in0","and_all__U286.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10_ready_net.out","and_all__U287.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr.ready_out","and_all__U287.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_ready_net.out","and_all__U329.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12_ready_net.out","and_all__U329.in1"],
          ["and_all__U330.in0","and_all__U329.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14_ready_net.out","and_all__U330.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr.ready_out","and_all__U330.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6_ready_net.out","and_all__U372.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_ready_net.out","and_all__U372.in1"],
          ["and_all__U373.in0","and_all__U372.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7_ready_net.out","and_all__U373.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr.ready_out","and_all__U373.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11.push_data_ready","and_all__U374.in0"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13.push_data_ready","and_all__U374.in1"],
          ["and_all__U375.in0","and_all__U374.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8.push_data_ready","and_all__U375.in1"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_data_ready","and_all__U375.out"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U283.d","ctrl__U268.d"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11.read_idx_ready","ctrl__U268.ready"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11.read_idx_valid","ctrl__U268.valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U326.d","ctrl__U311.d"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13.read_idx_ready","ctrl__U311.ready"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13.read_idx_valid","ctrl__U311.valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U369.d","ctrl__U354.d"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8.read_idx_ready","ctrl__U354.ready"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8.read_idx_valid","ctrl__U354.valid"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr.out_data.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10_net.in"],
          ["self.op_hcompute_conv_stencil_1_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10_net.out"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.ready_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr.valid_out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10_valid_net.in"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.valid_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr.out_data.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_net.in"],
          ["self.op_hcompute_conv_stencil_1_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_net.out"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.ready_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr_net.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr.in_data"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr.out_data.2"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr_ready_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr.ready_in"],
          ["self.rst_n","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr_valid_net.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr.valid_in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_valid_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr.valid_out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_valid_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr.valid_out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11.read_data","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr_net.in"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11.read_data_ready","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr_ready_net.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11.read_data_valid","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr_valid_net.in"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.valid_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr.out_data.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12_net.in"],
          ["self.op_hcompute_conv_stencil_1_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12_net.out"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.ready_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr.valid_out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12_valid_net.in"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.valid_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr.out_data.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_net.in"],
          ["self.op_hcompute_conv_stencil_1_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_net.out"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.ready_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr_net.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr.in_data"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr.out_data.1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr_ready_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr.ready_in"],
          ["self.rst_n","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr_valid_net.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr.valid_in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_valid_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr.valid_out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14_valid_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr.valid_out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13.read_data","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr_net.in"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13.read_data_ready","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr_ready_net.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13.read_data_valid","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr_valid_net.in"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.valid_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_valid_net.out"],
          ["self.op_hcompute_conv_stencil_1_read.8","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14_net.out"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.ready_in_8","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14_ready_net.in"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.valid_in_8","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr.out_data.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6_net.in"],
          ["self.op_hcompute_conv_stencil_1_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6_net.out"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.ready_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr.valid_out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6_valid_net.in"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.valid_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr.out_data.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7_net.in"],
          ["self.op_hcompute_conv_stencil_1_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7_net.out"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.ready_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr.valid_out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7_valid_net.in"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.valid_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr.out_data.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_net.in"],
          ["self.op_hcompute_conv_stencil_1_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_net.out"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.ready_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr_net.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr.in_data"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr_ready_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr.ready_in"],
          ["self.rst_n","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr_valid_net.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr.valid_in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_valid_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr.valid_out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8.read_data","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr_net.in"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8.read_data_ready","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr_ready_net.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8.read_data_valid","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr_valid_net.in"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.valid_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_valid_net.out"],
          ["self.op_hcompute_conv_stencil_1_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_net.out"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.ready_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_ready_net.in"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.valid_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_valid_net.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11.read_idx","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U283.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13.read_idx","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U326.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8.read_idx","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U369.out"],
          ["self.op_hcompute_conv_stencil_1_read_rready","one_cst.out"],
          ["self.op_hcompute_conv_stencil_1_read_data_ready","op_hcompute_conv_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_1_read_data_valid","op_hcompute_conv_stencil_1_read_flow_ctrl.valid_out_0"],
          ["self.rst_n","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_data_valid","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11.push_data_valid"],
          ["zero_cst_U284.out","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11.read_will_update"],
          ["self.rst_n","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_data_valid","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13.push_data_valid"],
          ["zero_cst_U327.out","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13.read_will_update"],
          ["self.rst_n","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_data_valid","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8.push_data_valid"],
          ["zero_cst_U370.out","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8.read_will_update"]
        ]
      },
      "op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U96":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_exe_start_pt__U95":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_ready_pt__U92":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_start_control_vars_pt__U94":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_start_pt__U93":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_write_start_control_vars_pt__U98":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_write_start_pt__U97":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_exe_start_control_vars_pt__U67":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_exe_start_pt__U66":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_ready_pt__U63":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_start_control_vars_pt__U65":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_start_pt__U64":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_write_start_control_vars_pt__U69":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_write_start_pt__U68":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U38":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U37":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_ready_pt__U34":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U36":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U35":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U40":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U39":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U125":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U124":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_ready_pt__U121":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U123":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U122":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U127":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U126":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U376":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U376.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["ready_in_conv_stencil_clkwrk_dsa0","BitIn"],
          ["ready_in_hw_input_global_wrapper_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U377":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_conv_stencil_clkwrk_dsa0","and_all__U377.in0"],
          ["self.ready_in_hw_input_global_wrapper_stencil","and_all__U377.in1"],
          ["self.ready_out","and_all__U377.out"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["ready_in_hw_input_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv_stencil"]
        ]
      },
      "update_drain_fork_mod_conv_stencil_BANK_0":{
        "type":["Record",[
          ["ready_in_conv_stencil_op_hcompute_hw_output_stencil_1","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_hw_output_stencil_1","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv_stencil_op_hcompute_hw_output_stencil_1"],
          ["self.valid_out_conv_stencil_op_hcompute_hw_output_stencil_1","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_conv_stencil_clkwrk_dsa0_BANK_0":{
        "type":["Record",[
          ["ready_in_conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5","BitIn"],
          ["valid_out_conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5"],
          ["self.valid_out_conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5","self.valid_in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
