#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Feb 22 19:15:05 2021
# Process ID: 3900
# Current directory: D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1
# Command line: vivado.exe -log eth1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source eth1_wrapper.tcl
# Log file: D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/eth1_wrapper.vds
# Journal file: D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source eth1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 390.156 ; gain = 95.613
Command: synth_design -top eth1_wrapper -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1768 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 972.820 ; gain = 233.695
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'eth1_wrapper' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/hdl/eth1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'eth1' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:13]
INFO: [Synth 8-6157] synthesizing module 'eth1_axi_bram_ctrl_0_0' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth1_axi_bram_ctrl_0_0' (1#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'eth1_axi_cdma_0_0' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_axi_cdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth1_axi_cdma_0_0' (2#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_axi_cdma_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_cdma_0' of module 'eth1_axi_cdma_0_0' has 50 connections declared, but only 49 given [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:593]
INFO: [Synth 8-6157] synthesizing module 'eth1_axi_ethernet_0_0' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_axi_ethernet_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth1_axi_ethernet_0_0' (3#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_axi_ethernet_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'eth1_axi_ethernet_0_dma_0' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_axi_ethernet_0_dma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth1_axi_ethernet_0_dma_0' (4#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_axi_ethernet_0_dma_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_ethernet_0_dma' of module 'eth1_axi_ethernet_0_dma_0' has 106 connections declared, but only 105 given [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:706]
INFO: [Synth 8-6157] synthesizing module 'eth1_axi_ethernet_0_gtxclk_0' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_axi_ethernet_0_gtxclk_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'eth1_axi_ethernet_0_gtxclk_0' (5#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_axi_ethernet_0_gtxclk_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'axi_ethernet_0_gtxclk' of module 'eth1_axi_ethernet_0_gtxclk_0' has 3 connections declared, but only 2 given [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:812]
INFO: [Synth 8-6157] synthesizing module 'eth1_axi_smc_1' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_axi_smc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth1_axi_smc_1' (6#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_axi_smc_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'eth1_axi_smc_1' has 234 connections declared, but only 228 given [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:815]
INFO: [Synth 8-6157] synthesizing module 'eth1_axi_timer_0_0' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth1_axi_timer_0_0' (7#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'eth1_axi_timer_0_0' has 26 connections declared, but only 23 given [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:1044]
INFO: [Synth 8-6157] synthesizing module 'eth1_axi_uartlite_0_0' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth1_axi_uartlite_0_0' (8#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'eth1_blk_mem_gen_0_0' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth1_blk_mem_gen_0_0' (9#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_blk_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'eth1_blk_mem_gen_0_0' has 8 connections declared, but only 7 given [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:1091]
INFO: [Synth 8-6157] synthesizing module 'eth1_mdm_1_3' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_mdm_1_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth1_mdm_1_3' (10#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_mdm_1_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'eth1_microblaze_0_2' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_microblaze_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth1_microblaze_0_2' (11#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_microblaze_0_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'eth1_microblaze_0_2' has 126 connections declared, but only 108 given [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:1112]
INFO: [Synth 8-6157] synthesizing module 'eth1_microblaze_0_axi_intc_3' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_microblaze_0_axi_intc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth1_microblaze_0_axi_intc_3' (12#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_microblaze_0_axi_intc_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'eth1_microblaze_0_axi_periph_3' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:1491]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_F5HX7I' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:2440]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_F5HX7I' (13#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:2440]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1BLTLBC' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:2572]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1BLTLBC' (14#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:2572]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1NX10XF' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:2704]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1NX10XF' (15#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:2704]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_KT28W5' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:2829]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_KT28W5' (16#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:2829]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_D3CEO5' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:2961]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_D3CEO5' (17#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:2961]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1DGHIR7' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:3093]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1DGHIR7' (18#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:3093]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1UNJ14B' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:3452]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1UNJ14B' (19#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:3452]
INFO: [Synth 8-6157] synthesizing module 'eth1_xbar_1' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth1_xbar_1' (20#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (20) of port connection 'm_axi_wstrb' does not match port width (24) of module 'eth1_xbar_1' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:2417]
WARNING: [Synth 8-7023] instance 'xbar' of module 'eth1_xbar_1' has 40 connections declared, but only 38 given [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'eth1_microblaze_0_axi_periph_3' (21#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:1491]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_15K586Y' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:3218]
INFO: [Synth 8-6157] synthesizing module 'eth1_dlmb_bram_if_cntlr_3' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_dlmb_bram_if_cntlr_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth1_dlmb_bram_if_cntlr_3' (22#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_dlmb_bram_if_cntlr_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'eth1_dlmb_v10_3' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_dlmb_v10_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth1_dlmb_v10_3' (23#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_dlmb_v10_3_stub.v:6]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'eth1_dlmb_v10_3' has 25 connections declared, but only 24 given [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:3364]
INFO: [Synth 8-6157] synthesizing module 'eth1_ilmb_bram_if_cntlr_3' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_ilmb_bram_if_cntlr_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth1_ilmb_bram_if_cntlr_3' (24#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_ilmb_bram_if_cntlr_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'eth1_ilmb_v10_3' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_ilmb_v10_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth1_ilmb_v10_3' (25#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_ilmb_v10_3_stub.v:6]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'eth1_ilmb_v10_3' has 25 connections declared, but only 24 given [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:3410]
INFO: [Synth 8-6157] synthesizing module 'eth1_lmb_bram_3' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_lmb_bram_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth1_lmb_bram_3' (26#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_lmb_bram_3_stub.v:6]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'eth1_lmb_bram_3' has 16 connections declared, but only 14 given [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:3435]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_15K586Y' (27#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:3218]
INFO: [Synth 8-6157] synthesizing module 'eth1_microblaze_0_xlconcat_3' [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_microblaze_0_xlconcat_3/synth/eth1_microblaze_0_xlconcat_3.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 7 - type: integer 
	Parameter NUM_PORTS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (28#1) [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'eth1_microblaze_0_xlconcat_3' (29#1) [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_microblaze_0_xlconcat_3/synth/eth1_microblaze_0_xlconcat_3.v:58]
INFO: [Synth 8-6157] synthesizing module 'eth1_mig_7series_0_0' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'eth1_mig_7series_0_0' (30#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'eth1_mig_7series_0_0' has 69 connections declared, but only 58 given [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:1414]
INFO: [Synth 8-6157] synthesizing module 'eth1_rst_mig_7series_0_100M_1' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_rst_mig_7series_0_100M_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth1_rst_mig_7series_0_100M_1' (31#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_rst_mig_7series_0_100M_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_mig_7series_0_100M' of module 'eth1_rst_mig_7series_0_100M_1' has 10 connections declared, but only 8 given [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:1473]
INFO: [Synth 8-6157] synthesizing module 'eth1_rst_mig_7series_0_200M_3' [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_rst_mig_7series_0_200M_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth1_rst_mig_7series_0_200M_3' (32#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/.Xil/Vivado-3900-DESKTOP-9VJG89D/realtime/eth1_rst_mig_7series_0_200M_3_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_mig_7series_0_200M' of module 'eth1_rst_mig_7series_0_200M_3' has 10 connections declared, but only 6 given [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:1482]
INFO: [Synth 8-6155] done synthesizing module 'eth1' (33#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/synth/eth1.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (34#1) [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
INFO: [Synth 8-6155] done synthesizing module 'eth1_wrapper' (35#1) [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/hdl/eth1_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_1UNJ14B has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1UNJ14B has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1UNJ14B has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1UNJ14B has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1DGHIR7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1DGHIR7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1DGHIR7 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1DGHIR7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_D3CEO5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_D3CEO5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_D3CEO5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_D3CEO5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_KT28W5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_KT28W5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_KT28W5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_KT28W5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1NX10XF has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1NX10XF has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1NX10XF has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1NX10XF has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1BLTLBC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1BLTLBC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1BLTLBC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1BLTLBC has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_F5HX7I has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_F5HX7I has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_F5HX7I has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_F5HX7I has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1054.281 ; gain = 315.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1054.281 ; gain = 315.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1054.281 ; gain = 315.156
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1054.281 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc] for cell 'eth1_i/mig_7series_0'
Finished Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc] for cell 'eth1_i/mig_7series_0'
Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_microblaze_0_2/eth1_microblaze_0_2/eth1_microblaze_0_2_in_context.xdc] for cell 'eth1_i/microblaze_0'
Finished Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_microblaze_0_2/eth1_microblaze_0_2/eth1_microblaze_0_2_in_context.xdc] for cell 'eth1_i/microblaze_0'
Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_dlmb_v10_3/eth1_dlmb_v10_3/eth1_dlmb_v10_0_in_context.xdc] for cell 'eth1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_dlmb_v10_3/eth1_dlmb_v10_3/eth1_dlmb_v10_0_in_context.xdc] for cell 'eth1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_ilmb_v10_3/eth1_ilmb_v10_3/eth1_dlmb_v10_0_in_context.xdc] for cell 'eth1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_ilmb_v10_3/eth1_ilmb_v10_3/eth1_dlmb_v10_0_in_context.xdc] for cell 'eth1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_dlmb_bram_if_cntlr_3/eth1_dlmb_bram_if_cntlr_3/eth1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'eth1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_dlmb_bram_if_cntlr_3/eth1_dlmb_bram_if_cntlr_3/eth1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'eth1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_ilmb_bram_if_cntlr_3/eth1_ilmb_bram_if_cntlr_3/eth1_ilmb_bram_if_cntlr_3_in_context.xdc] for cell 'eth1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_ilmb_bram_if_cntlr_3/eth1_ilmb_bram_if_cntlr_3/eth1_ilmb_bram_if_cntlr_3_in_context.xdc] for cell 'eth1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_lmb_bram_3/eth1_lmb_bram_3/eth1_lmb_bram_3_in_context.xdc] for cell 'eth1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_lmb_bram_3/eth1_lmb_bram_3/eth1_lmb_bram_3_in_context.xdc] for cell 'eth1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_xbar_1/eth1_xbar_1/eth1_xbar_1_in_context.xdc] for cell 'eth1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_xbar_1/eth1_xbar_1/eth1_xbar_1_in_context.xdc] for cell 'eth1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_microblaze_0_axi_intc_3/eth1_microblaze_0_axi_intc_3/eth1_microblaze_0_axi_intc_3_in_context.xdc] for cell 'eth1_i/microblaze_0_axi_intc'
Finished Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_microblaze_0_axi_intc_3/eth1_microblaze_0_axi_intc_3/eth1_microblaze_0_axi_intc_3_in_context.xdc] for cell 'eth1_i/microblaze_0_axi_intc'
Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mdm_1_3/eth1_mdm_1_3/eth1_mdm_1_0_in_context.xdc] for cell 'eth1_i/mdm_1'
Finished Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mdm_1_3/eth1_mdm_1_3/eth1_mdm_1_0_in_context.xdc] for cell 'eth1_i/mdm_1'
Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_rst_mig_7series_0_100M_1/eth1_rst_mig_7series_0_100M_1/eth1_rst_mig_7series_0_100M_0_in_context.xdc] for cell 'eth1_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_rst_mig_7series_0_100M_1/eth1_rst_mig_7series_0_100M_1/eth1_rst_mig_7series_0_100M_0_in_context.xdc] for cell 'eth1_i/rst_mig_7series_0_100M'
Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_smc_1/eth1_axi_smc_1/eth1_axi_smc_1_in_context.xdc] for cell 'eth1_i/axi_smc'
Finished Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_smc_1/eth1_axi_smc_1/eth1_axi_smc_1_in_context.xdc] for cell 'eth1_i/axi_smc'
Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_rst_mig_7series_0_200M_3/eth1_rst_mig_7series_0_200M_3/eth1_rst_mig_7series_0_200M_3_in_context.xdc] for cell 'eth1_i/rst_mig_7series_0_200M'
Finished Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_rst_mig_7series_0_200M_3/eth1_rst_mig_7series_0_200M_3/eth1_rst_mig_7series_0_200M_3_in_context.xdc] for cell 'eth1_i/rst_mig_7series_0_200M'
Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_uartlite_0_0/eth1_axi_uartlite_0_0/eth1_axi_uartlite_0_1_in_context.xdc] for cell 'eth1_i/axi_uartlite_0'
Finished Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_uartlite_0_0/eth1_axi_uartlite_0_0/eth1_axi_uartlite_0_1_in_context.xdc] for cell 'eth1_i/axi_uartlite_0'
Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_timer_0_0/eth1_axi_timer_0_0/eth1_axi_timer_0_1_in_context.xdc] for cell 'eth1_i/axi_timer_0'
Finished Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_timer_0_0/eth1_axi_timer_0_0/eth1_axi_timer_0_1_in_context.xdc] for cell 'eth1_i/axi_timer_0'
Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc] for cell 'eth1_i/axi_ethernet_0'
Finished Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc] for cell 'eth1_i/axi_ethernet_0'
Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_dma_0/eth1_axi_ethernet_0_dma_0/eth1_axi_ethernet_0_dma_1_in_context.xdc] for cell 'eth1_i/axi_ethernet_0_dma'
Finished Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_dma_0/eth1_axi_ethernet_0_dma_0/eth1_axi_ethernet_0_dma_1_in_context.xdc] for cell 'eth1_i/axi_ethernet_0_dma'
Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_gtxclk_0/eth1_axi_ethernet_0_gtxclk_0/eth1_axi_ethernet_0_gtxclk_0_in_context.xdc] for cell 'eth1_i/axi_ethernet_0_gtxclk'
Finished Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_gtxclk_0/eth1_axi_ethernet_0_gtxclk_0/eth1_axi_ethernet_0_gtxclk_0_in_context.xdc] for cell 'eth1_i/axi_ethernet_0_gtxclk'
Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_bram_ctrl_0_0/eth1_axi_bram_ctrl_0_0/eth1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'eth1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_bram_ctrl_0_0/eth1_axi_bram_ctrl_0_0/eth1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'eth1_i/axi_bram_ctrl_0'
Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_blk_mem_gen_0_0/eth1_blk_mem_gen_0_0/eth1_blk_mem_gen_0_0_in_context.xdc] for cell 'eth1_i/blk_mem_gen_0'
Finished Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_blk_mem_gen_0_0/eth1_blk_mem_gen_0_0/eth1_blk_mem_gen_0_0_in_context.xdc] for cell 'eth1_i/blk_mem_gen_0'
Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_cdma_0_0/eth1_axi_cdma_0_0/eth1_axi_cdma_0_0_in_context.xdc] for cell 'eth1_i/axi_cdma_0'
Finished Parsing XDC File [d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_cdma_0_0/eth1_axi_cdma_0_0/eth1_axi_cdma_0_0_in_context.xdc] for cell 'eth1_i/axi_cdma_0'
Parsing XDC File [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/constrs_1/new/clock100.xdc]
Finished Parsing XDC File [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/constrs_1/new/clock100.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/constrs_1/new/clock100.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/eth1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/eth1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/dont_touch.xdc]
write_xdc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1143.945 ; gain = 19.871
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1144.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1144.168 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'eth1_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'eth1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 1169.023 ; gain = 429.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 1169.023 ; gain = 429.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[2]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[2]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[3]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[3]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[4]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[4]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[5]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[5]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[6]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[6]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[7]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[7]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[16]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[16]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[17]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[17]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[18]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[18]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[19]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[19]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[20]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[20]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[21]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[21]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[22]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[22]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[23]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[23]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[24]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[24]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[25]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[25]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[26]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[26]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[27]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[27]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[28]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[28]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[29]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[29]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[30]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[30]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[31]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[31]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[32]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[32]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[33]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[33]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[34]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[34]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[35]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[35]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[36]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[36]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[37]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[37]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[38]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[38]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[39]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[39]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[40]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[40]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[41]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[41]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[42]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[42]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[43]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[43]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[44]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[44]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[45]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[45]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[46]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[46]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[47]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[47]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[48]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[48]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[49]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[49]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[50]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[50]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[51]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[51]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[52]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[52]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[53]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[53]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[54]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[54]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[55]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[55]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[56]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[56]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[57]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[57]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[58]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[58]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[59]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[59]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[60]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[60]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[61]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[61]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[62]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[62]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[63]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[63]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[2]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[2]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[3]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[3]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[4]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[4]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[5]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[5]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[6]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[6]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[7]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[7]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[2]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[2]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[3]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[3]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[4]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[4]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[5]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[5]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[6]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[6]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[7]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[7]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for sys_diff_clock_clk_n. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_diff_clock_clk_n. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for sys_diff_clock_clk_p. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_diff_clock_clk_p. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_mig_7series_0_0/eth1_mig_7series_0_0/eth1_mig_7series_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_gtx_clk. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_gtx_clk. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rx_clk. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rx_clk. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rx_dv. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rx_dv. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rx_er. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rx_er. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[0]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[0]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[1]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[1]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[2]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[2]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[3]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[3]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[4]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[4]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[5]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[5]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[6]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[6]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[7]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[7]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_tx_clk. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_tx_clk. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_tx_en. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_tx_en. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_tx_er. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_tx_er. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[0]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[0]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[1]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[1]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[2]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[2]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[3]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[3]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[4]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[4]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[5]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[5]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[6]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[6]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[7]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[7]. (constraint file  d:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.srcs/sources_1/bd/eth1/ip/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0/eth1_axi_ethernet_0_0_in_context.xdc, line 184).
Applied set_property DONT_TOUCH = true for eth1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth1_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth1_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth1_i/rst_mig_7series_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth1_i/rst_mig_7series_0_200M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth1_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth1_i/axi_ethernet_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth1_i/axi_ethernet_0_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth1_i/axi_ethernet_0_gtxclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth1_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth1_i/axi_cdma_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 1169.023 ; gain = 429.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:42 . Memory (MB): peak = 1169.023 ; gain = 429.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design eth1_microblaze_0_axi_periph_3 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 1169.023 ; gain = 429.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1169.023 ; gain = 429.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1169.023 ; gain = 429.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1169.023 ; gain = 429.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 1169.023 ; gain = 429.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 1169.023 ; gain = 429.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 1169.023 ; gain = 429.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 1169.023 ; gain = 429.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 1169.023 ; gain = 429.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 1169.023 ; gain = 429.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |eth1_xbar_1                   |         1|
|2     |eth1_axi_bram_ctrl_0_0        |         1|
|3     |eth1_axi_cdma_0_0             |         1|
|4     |eth1_axi_ethernet_0_0         |         1|
|5     |eth1_axi_ethernet_0_dma_0     |         1|
|6     |eth1_axi_ethernet_0_gtxclk_0  |         1|
|7     |eth1_axi_smc_1                |         1|
|8     |eth1_axi_timer_0_0            |         1|
|9     |eth1_axi_uartlite_0_0         |         1|
|10    |eth1_blk_mem_gen_0_0          |         1|
|11    |eth1_mdm_1_3                  |         1|
|12    |eth1_microblaze_0_2           |         1|
|13    |eth1_microblaze_0_axi_intc_3  |         1|
|14    |eth1_mig_7series_0_0          |         1|
|15    |eth1_rst_mig_7series_0_100M_1 |         1|
|16    |eth1_rst_mig_7series_0_200M_3 |         1|
|17    |eth1_dlmb_bram_if_cntlr_3     |         1|
|18    |eth1_dlmb_v10_3               |         1|
|19    |eth1_ilmb_bram_if_cntlr_3     |         1|
|20    |eth1_ilmb_v10_3               |         1|
|21    |eth1_lmb_bram_3               |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |eth1_axi_bram_ctrl_0_0        |     1|
|2     |eth1_axi_cdma_0_0             |     1|
|3     |eth1_axi_ethernet_0_0         |     1|
|4     |eth1_axi_ethernet_0_dma_0     |     1|
|5     |eth1_axi_ethernet_0_gtxclk_0  |     1|
|6     |eth1_axi_smc_1                |     1|
|7     |eth1_axi_timer_0_0            |     1|
|8     |eth1_axi_uartlite_0_0         |     1|
|9     |eth1_blk_mem_gen_0_0          |     1|
|10    |eth1_dlmb_bram_if_cntlr_3     |     1|
|11    |eth1_dlmb_v10_3               |     1|
|12    |eth1_ilmb_bram_if_cntlr_3     |     1|
|13    |eth1_ilmb_v10_3               |     1|
|14    |eth1_lmb_bram_3               |     1|
|15    |eth1_mdm_1_3                  |     1|
|16    |eth1_microblaze_0_2           |     1|
|17    |eth1_microblaze_0_axi_intc_3  |     1|
|18    |eth1_mig_7series_0_0          |     1|
|19    |eth1_rst_mig_7series_0_100M_1 |     1|
|20    |eth1_rst_mig_7series_0_200M_3 |     1|
|21    |eth1_xbar_1                   |     1|
|22    |IBUF                          |     2|
|23    |IOBUF                         |     1|
|24    |OBUF                          |     4|
+------+------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  4469|
|2     |  eth1_i                      |eth1                                  |  4462|
|3     |    microblaze_0_axi_periph   |eth1_microblaze_0_axi_periph_3        |   707|
|4     |    microblaze_0_xlconcat     |eth1_microblaze_0_xlconcat_3          |     0|
|5     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_15K586Y |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 1169.023 ; gain = 429.898
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:16 . Memory (MB): peak = 1169.023 ; gain = 315.156
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:01:34 . Memory (MB): peak = 1169.023 ; gain = 429.898
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 1169.023 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1175.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:51 . Memory (MB): peak = 1175.270 ; gain = 785.113
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1175.270 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/dario/fulgor/trabajo_final/TPF-Fulgor-2020/Ethernet/ethernet_base_v2019/ethernet_GMII_v1.runs/synth_1/eth1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file eth1_wrapper_utilization_synth.rpt -pb eth1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 22 19:17:44 2021...
