// Seed: 2952506707
module module_0 (
    input supply0 id_0,
    input uwire id_1
    , id_11,
    input wand id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri1 id_5,
    output wand id_6,
    output tri1 id_7,
    output wire id_8,
    output logic id_9
    , id_12
);
  initial begin : LABEL_0
    id_13(1);
    id_9 <= -1;
  end
endmodule
module module_1 #(
    parameter id_10 = 32'd79,
    parameter id_4  = 32'd90
) (
    output wor id_0,
    output uwire id_1,
    output wor id_2,
    input wor id_3,
    input wor _id_4,
    output uwire id_5,
    input tri0 id_6,
    output logic id_7,
    input tri0 id_8,
    input wire id_9,
    output supply1 _id_10,
    output wand id_11,
    input uwire id_12,
    output tri1 id_13,
    input uwire id_14,
    input wire id_15,
    input uwire id_16,
    output tri id_17
    , id_22,
    output wire id_18,
    output uwire id_19,
    output supply0 id_20
);
  assign id_22 = 1 - -1'b0;
  logic [-1 : -1] id_23, id_24, id_25;
  wire id_26 = !-1;
  always @(posedge 1 or posedge id_4);
  logic [id_4 : id_4] id_27;
  logic [ id_10 : -1] id_28 = 1'b0;
  module_0 modCall_1 (
      id_15,
      id_6,
      id_3,
      id_9,
      id_8,
      id_15,
      id_20,
      id_17,
      id_18,
      id_7
  );
  final begin : LABEL_0
    id_7 <= id_24;
  end
endmodule
