timestamp=1424968104245

[OAO]
A/OAO=22|./src/adder.v|1|1*60996
B/OAO=3*25811
P/~emb=233,433,602,815
R=./src/adder.v|1

[TestBench]
A/TestBench=22|./src/TestBench.v|3|1*69925
B/TestBench=3*26868
P/~emb=59,310,464,583
R=./src/TestBench.v|3

[adder]
A/adder=22|./src/adder.v|15|1*65022
B/adder=3*25932
P/~emb=182,397,571,800
R=./src/adder.v|15

[~A]
LastVerilogToplevel=TestBench
ModifyID=484
Version=73
c:/My_Designs/Design2/Design2/src/TestBench.v=0*73703*74540

[~MFT]
0=184|0Design2.mgf|74540|34477
1=82|1Design2.mgf|69925|60996
3=82|3Design2.mgf|26868|25811

[~U]
OAO=12|0*70967||0x80
TestBench=12|0*72784||0x90
adder=12|0*71876||0x80

