$date
	Sun Dec 05 19:21:00 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var reg 4 ! a [3:0] $end
$upscope $end
$scope module top $end
$var reg 2 " b [1:0] $end
$upscope $end
$scope module top $end
$var wire 8 # x [7:0] $end
$upscope $end
$scope module top $end
$var wire 2 $ y [1:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#1
b1 $
b1 "
#2
b10 $
b10 "
#3
b11 $
b11 "
#4
b1111 #
b0 $
b1 !
b0 "
#5
b1 $
b1 "
#6
b10 $
b10 "
#7
b11 $
b11 "
#8
b0 $
b10 !
b0 "
#9
b1 $
b1 "
#10
b10 $
b10 "
#11
b11 $
b11 "
#12
b110011 #
b0 $
b11 !
b0 "
#13
b1 $
b1 "
#14
b10 $
b10 "
#15
b11 $
b11 "
#16
b0 $
b100 !
b0 "
#17
b1 $
b1 "
#18
b10 $
b10 "
#19
b11 $
b11 "
#20
b0 $
b101 !
b0 "
#21
b1 $
b1 "
#22
b10 $
b10 "
#23
b11 $
b11 "
#24
b0 $
b110 !
b0 "
#25
b1 $
b1 "
#26
b10 $
b10 "
#27
b11 $
b11 "
#28
b0 $
b111 !
b0 "
#29
b1 $
b1 "
#30
b10 $
b10 "
#31
b11 $
b11 "
#32
b11000011 #
b0 $
b1000 !
b0 "
#33
b1 $
b1 "
#34
b10 $
b10 "
#35
b11 $
b11 "
#36
b0 $
b1001 !
b0 "
#37
b1 $
b1 "
#38
b10 $
b10 "
#39
b11 $
b11 "
#40
b0 $
b1010 !
b0 "
#41
b1 $
b1 "
#42
b10 $
b10 "
#43
b11 $
b11 "
#44
b0 $
b1011 !
b0 "
#45
b1 $
b1 "
#46
b10 $
b10 "
#47
b11 $
b11 "
#48
b0 $
b1100 !
b0 "
#49
b1 $
b1 "
#50
b10 $
b10 "
#51
b11 $
b11 "
#52
b0 $
b1101 !
b0 "
#53
b1 $
b1 "
#54
b10 $
b10 "
#55
b11 $
b11 "
#56
b0 $
b1110 !
b0 "
#57
b1 $
b1 "
#58
b10 $
b10 "
#59
b11 $
b11 "
#60
b0 $
b1111 !
b0 "
#61
b1 $
b1 "
#62
b10 $
b10 "
#63
b11 $
b11 "
#64
