#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Mar 11 14:28:20 2024
# Process ID: 21236
# Current directory: C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.runs/synth_1
# Command line: vivado.exe -log ShiftRegister_v2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ShiftRegister_v2.tcl
# Log file: C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.runs/synth_1/ShiftRegister_v2.vds
# Journal file: C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ShiftRegister_v2.tcl -notrace
Command: synth_design -top ShiftRegister_v2 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3388
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1017.477 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ShiftRegister_v2' [C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v2.vhd:49]
	Parameter SR_WIDTH bound to: 8 - type: integer 
	Parameter SR_DEPTH bound to: 4 - type: integer 
	Parameter SR_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ShiftRegister_v1' declared at 'C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v1.vhd:34' bound to instance 'ShiftRegister_v1_inst1' of component 'ShiftRegister_v1' [C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v2.vhd:65]
INFO: [Synth 8-638] synthesizing module 'ShiftRegister_v1' [C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v1.vhd:50]
	Parameter SR_DEPTH bound to: 4 - type: integer 
	Parameter SR_INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'ShiftRegister_v0' declared at 'C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v0.vhd:34' bound to instance 'shiftregister_inst1' of component 'ShiftRegister_v0' [C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v1.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ShiftRegister_v0' [C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v0.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegister_v0' (1#1) [C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v0.vhd:44]
INFO: [Synth 8-3491] module 'ShiftRegister_v0' declared at 'C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v0.vhd:34' bound to instance 'shiftregister_inst2' of component 'ShiftRegister_v0' [C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v1.vhd:76]
INFO: [Synth 8-3491] module 'ShiftRegister_v0' declared at 'C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v0.vhd:34' bound to instance 'shiftregister_inst3' of component 'ShiftRegister_v0' [C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v1.vhd:81]
INFO: [Synth 8-3491] module 'ShiftRegister_v0' declared at 'C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v0.vhd:34' bound to instance 'shiftregister_inst4' of component 'ShiftRegister_v0' [C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v1.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegister_v1' (2#1) [C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v1.vhd:50]
INFO: [Synth 8-3491] module 'ShiftRegister_v1' declared at 'C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v1.vhd:34' bound to instance 'ShiftRegister_v1_inst2' of component 'ShiftRegister_v1' [C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v2.vhd:71]
INFO: [Synth 8-3491] module 'ShiftRegister_v1' declared at 'C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v1.vhd:34' bound to instance 'ShiftRegister_v1_inst3' of component 'ShiftRegister_v1' [C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v2.vhd:76]
INFO: [Synth 8-3491] module 'ShiftRegister_v1' declared at 'C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v1.vhd:34' bound to instance 'ShiftRegister_v1_inst4' of component 'ShiftRegister_v1' [C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v2.vhd:81]
INFO: [Synth 8-3491] module 'ShiftRegister_v1' declared at 'C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v1.vhd:34' bound to instance 'ShiftRegister_v1_inst5' of component 'ShiftRegister_v1' [C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v2.vhd:86]
INFO: [Synth 8-3491] module 'ShiftRegister_v1' declared at 'C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v1.vhd:34' bound to instance 'ShiftRegister_v1_inst6' of component 'ShiftRegister_v1' [C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v2.vhd:91]
INFO: [Synth 8-3491] module 'ShiftRegister_v1' declared at 'C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v1.vhd:34' bound to instance 'ShiftRegister_v1_inst7' of component 'ShiftRegister_v1' [C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v2.vhd:96]
INFO: [Synth 8-3491] module 'ShiftRegister_v1' declared at 'C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v1.vhd:34' bound to instance 'ShiftRegister_v1_inst8' of component 'ShiftRegister_v1' [C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v2.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegister_v2' (3#1) [C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v2.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.477 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.477 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.477 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1017.477 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/euzun/Downloads/basys3_master_xdc.xdc]
Finished Parsing XDC File [C:/Users/euzun/Downloads/basys3_master_xdc.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1017.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1017.477 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1017.477 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1017.477 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1017.477 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1017.477 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1017.477 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1017.477 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1017.477 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1019.043 ; gain = 1.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1025.816 ; gain = 8.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1025.816 ; gain = 8.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1025.816 ; gain = 8.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1025.816 ; gain = 8.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1025.816 ; gain = 8.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1025.816 ; gain = 8.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ShiftRegister_v2 | ShiftRegister_v1_inst1/shiftregister_inst4/dout_reg | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ShiftRegister_v2 | ShiftRegister_v1_inst2/shiftregister_inst4/dout_reg | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ShiftRegister_v2 | ShiftRegister_v1_inst3/shiftregister_inst4/dout_reg | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ShiftRegister_v2 | ShiftRegister_v1_inst4/shiftregister_inst4/dout_reg | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ShiftRegister_v2 | ShiftRegister_v1_inst5/shiftregister_inst4/dout_reg | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ShiftRegister_v2 | ShiftRegister_v1_inst6/shiftregister_inst4/dout_reg | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ShiftRegister_v2 | ShiftRegister_v1_inst7/shiftregister_inst4/dout_reg | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ShiftRegister_v2 | ShiftRegister_v1_inst8/shiftregister_inst4/dout_reg | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-----------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT2   |     8|
|3     |SRL16E |     8|
|4     |FDRE   |    19|
|5     |IBUF   |    10|
|6     |OBUF   |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1025.816 ; gain = 8.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1025.816 ; gain = 8.340
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1025.816 ; gain = 8.340
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1037.895 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1037.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1037.895 ; gain = 20.418
INFO: [Common 17-1381] The checkpoint 'C:/Users/euzun/Desktop/DESD/lab0_real/lab0_real.runs/synth_1/ShiftRegister_v2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ShiftRegister_v2_utilization_synth.rpt -pb ShiftRegister_v2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 11 14:28:50 2024...
