
Copyright (C) 1994-2025 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: W-2024.09LR-SP1-1
Install: /home/dev/lscc/radiant/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: ed1f83f45e99
max virtual memory: unlimited (bytes)
max user processes: unlimited
max stack size: 8388608 (bytes)


Implementation : impl
Synopsys HDL compiler and linker, Version comp202409synp2, Build 075R, Built Jun 12 2025 06:33:50, @6080475

Modified Files: 2
FID:  path (prevtimestamp, timestamp)
0        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00)
1        /build/vexriscv_imac+dcache.v (2026-01-02 10:30:30, 2026-01-02 22:26:00)

*******************************************************************
Modules that may have changed as a result of file changes: 210
MID:  lib.cell.view
0        work.DataCache.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (may instantiate this module)
                        /build/vexriscv_imac+dcache.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
1        work.InstructionCache.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (may instantiate this module)
                        /build/vexriscv_imac+dcache.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
2        work.VexRiscv.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (may instantiate this module)
                        /build/vexriscv_imac+dcache.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
3        work.\top.pin_amp_0__clk.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
4        work.\top.pin_amp_0__clk.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
5        work.\top.pin_amp_0__clk.buf.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
6        work.\top.pin_amp_0__data.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
7        work.\top.pin_amp_0__data.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
8        work.\top.pin_amp_0__data.buf.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
9        work.\top.pin_amp_0__en.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
10       work.\top.pin_amp_0__en.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
11       work.\top.pin_amp_0__en.buf.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
12       work.\top.pin_amp_0__lrclk.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
13       work.\top.pin_amp_0__lrclk.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
14       work.\top.pin_amp_0__lrclk.buf.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
15       work.\top.pin_bl_0.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
16       work.\top.pin_bl_0.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
17       work.\top.pin_bl_0.buf.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
18       work.\top.pin_btn_pwr_0.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
19       work.\top.pin_btn_pwr_0.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
20       work.\top.pin_btn_pwr_0.buf.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
21       work.\top.pin_clk12_0.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
22       work.\top.pin_clk12_0.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
23       work.\top.pin_clk12_0.buf.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
24       work.\top.pin_dc_0.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
25       work.\top.pin_dc_0.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
26       work.\top.pin_dc_0.buf.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
27       work.\top.pin_i2c_0__scl.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
28       work.\top.pin_i2c_0__scl.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
29       work.\top.pin_i2c_0__scl.buf.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
30       work.\top.pin_i2c_0__sda.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
31       work.\top.pin_i2c_0__sda.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
32       work.\top.pin_i2c_0__sda.buf.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
33       work.\top.pin_led_0.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
34       work.\top.pin_led_0.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
35       work.\top.pin_led_0.buf.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
36       work.\top.pin_mic_0__clk.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
37       work.\top.pin_mic_0__clk.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
38       work.\top.pin_mic_0__clk.buf.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
39       work.\top.pin_mic_0__data.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
40       work.\top.pin_mic_0__data.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
41       work.\top.pin_mic_0__data.buf.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
42       work.\top.pin_mic_0__lrclk.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
43       work.\top.pin_mic_0__lrclk.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
44       work.\top.pin_mic_0__lrclk.buf.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
45       work.\top.pin_pwr_en_0.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
46       work.\top.pin_pwr_en_0.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
47       work.\top.pin_pwr_en_0.buf.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
48       work.\top.pin_spi_0__clk.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
49       work.\top.pin_spi_0__clk.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
50       work.\top.pin_spi_0__clk.buf.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
51       work.\top.pin_spi_0__copi.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
52       work.\top.pin_spi_0__copi.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
53       work.\top.pin_spi_0__copi.buf.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
54       work.\top.pin_spi_0__cs.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
55       work.\top.pin_spi_0__cs.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
56       work.\top.pin_spi_0__cs.buf.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
57       work.\top.pin_uart_0__rx.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
58       work.\top.pin_uart_0__rx.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
59       work.\top.pin_uart_0__rx.buf.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
60       work.\top.pin_uart_0__tx.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
61       work.\top.pin_uart_0__tx.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
62       work.\top.pin_uart_0__tx.buf.buf.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
63       work.\top.pll.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
64       work.\top.soc.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
65       work.\top.soc.cpu.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
66       work.\top.soc.csr_decoder.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
282      work.\top.soc.envelope_csr.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
283      work.\top.soc.envelope_csr.bridge.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
284      work.\top.soc.envelope_csr.bridge.mux.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
67       work.\top.soc.gpo1.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
68       work.\top.soc.gpo1.bridge.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
69       work.\top.soc.gpo1.bridge.Input.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
70       work.\top.soc.gpo1.bridge.Mode.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
71       work.\top.soc.gpo1.bridge.Mode.pin__0.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
72       work.\top.soc.gpo1.bridge.Mode.pin__1.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
73       work.\top.soc.gpo1.bridge.Output.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
74       work.\top.soc.gpo1.bridge.Output.pin__0.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
75       work.\top.soc.gpo1.bridge.Output.pin__1.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
76       work.\top.soc.gpo1.bridge.mux.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
77       work.\top.soc.i2c0.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
78       work.\top.soc.i2s_rx.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
79       work.\top.soc.i2s_tx.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
80       work.\top.soc.interrupt_controller.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
81       work.\top.soc.led0.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
82       work.\top.soc.led0.bridge.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
83       work.\top.soc.led0.bridge.Mode.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
84       work.\top.soc.led0.bridge.Mode.pin__0.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
85       work.\top.soc.led0.bridge.Output.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
86       work.\top.soc.led0.bridge.Output.pin__0.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
87       work.\top.soc.led0.bridge.mux.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
88       work.\top.soc.mainram.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
89       work.\top.soc.mainram.U$0.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
90       work.\top.soc.mainram.U$1.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
91       work.\top.soc.mainram.U$2.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
92       work.\top.soc.mainram.U$3.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
93       work.\top.soc.spi0.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
94       work.\top.soc.spi0.bridge.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
95       work.\top.soc.spi0.bridge.mux.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
96       work.\top.soc.spi0.bridge.phy.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
97       work.\top.soc.spi0.bridge.phy.length.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
98       work.\top.soc.spi0.bridge.phy.mask.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
99       work.\top.soc.spi0.bridge.phy.width.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
100      work.\top.soc.spi0.cs_cdc.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
101      work.\top.soc.spi0.tx_fifo.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
102      work.\top.soc.spi0.tx_fifo.consume_cdc.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
103      work.\top.soc.spi0.tx_fifo.produce_cdc.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
104      work.\top.soc.spi0.tx_fifo.rst_cdc.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
105      work.\top.soc.spi0_phy.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
106      work.\top.soc.spi0_phy.clkgen.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
107      work.\top.soc.timer0.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
108      work.\top.soc.timer0.U$0.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
109      work.\top.soc.timer0.U$0.enable.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
110      work.\top.soc.timer0.U$0.enable.enable.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
111      work.\top.soc.timer0.U$0.mode.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
112      work.\top.soc.timer0.U$0.mode.periodic.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
113      work.\top.soc.timer0.U$0.mux.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
114      work.\top.soc.timer0.U$0.reload.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
115      work.\top.soc.timer0.U$0.reload.value.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
116      work.\top.soc.timer0.U$1.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
117      work.\top.soc.timer0.U$1.monitor.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
118      work.\top.soc.timer0.U$1.mux.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
119      work.\top.soc.timer0.U$2.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
120      work.\top.soc.uart0.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
121      work.\top.soc.uart0.bridge.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
122      work.\top.soc.uart0.bridge.divisor.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
123      work.\top.soc.uart0.bridge.divisor.div.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
124      work.\top.soc.uart0.bridge.mux.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
125      work.\top.soc.uart0.rx.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
126      work.\top.soc.uart0.tx.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
127      work.\top.soc.vocoder.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
128      work.\top.soc.vocoder.U$10.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
129      work.\top.soc.vocoder.U$10.bandpass.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
130      work.\top.soc.vocoder.U$10.envelope.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
131      work.\top.soc.vocoder.U$10.mult.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
132      work.\top.soc.vocoder.U$10.vga.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
133      work.\top.soc.vocoder.U$11.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
134      work.\top.soc.vocoder.U$11.bandpass.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
135      work.\top.soc.vocoder.U$11.envelope.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
136      work.\top.soc.vocoder.U$11.mult.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
137      work.\top.soc.vocoder.U$11.vga.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
138      work.\top.soc.vocoder.U$12.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
139      work.\top.soc.vocoder.U$12.bandpass.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
140      work.\top.soc.vocoder.U$12.envelope.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
141      work.\top.soc.vocoder.U$12.mult.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
142      work.\top.soc.vocoder.U$12.vga.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
143      work.\top.soc.vocoder.U$13.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
144      work.\top.soc.vocoder.U$13.bandpass.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
145      work.\top.soc.vocoder.U$13.envelope.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
146      work.\top.soc.vocoder.U$13.mult.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
147      work.\top.soc.vocoder.U$13.vga.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
148      work.\top.soc.vocoder.U$14.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
149      work.\top.soc.vocoder.U$14.bandpass.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
150      work.\top.soc.vocoder.U$14.envelope.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
151      work.\top.soc.vocoder.U$14.mult.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
152      work.\top.soc.vocoder.U$14.vga.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
153      work.\top.soc.vocoder.U$15.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
154      work.\top.soc.vocoder.U$15.bandpass.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
155      work.\top.soc.vocoder.U$15.envelope.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
156      work.\top.soc.vocoder.U$15.mult.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
157      work.\top.soc.vocoder.U$15.vga.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
158      work.\top.soc.vocoder.U$16.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
159      work.\top.soc.vocoder.U$16.bandpass.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
160      work.\top.soc.vocoder.U$16.envelope.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
161      work.\top.soc.vocoder.U$16.mult.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
162      work.\top.soc.vocoder.U$16.vga.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
163      work.\top.soc.vocoder.U$3.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
164      work.\top.soc.vocoder.U$3.bandpass.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
165      work.\top.soc.vocoder.U$3.envelope.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
166      work.\top.soc.vocoder.U$3.mult.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
167      work.\top.soc.vocoder.U$3.vga.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
168      work.\top.soc.vocoder.U$4.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
169      work.\top.soc.vocoder.U$4.bandpass.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
170      work.\top.soc.vocoder.U$4.envelope.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
171      work.\top.soc.vocoder.U$4.mult.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
172      work.\top.soc.vocoder.U$4.vga.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
173      work.\top.soc.vocoder.U$5.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
174      work.\top.soc.vocoder.U$5.bandpass.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
175      work.\top.soc.vocoder.U$5.envelope.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
176      work.\top.soc.vocoder.U$5.mult.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
177      work.\top.soc.vocoder.U$5.vga.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
178      work.\top.soc.vocoder.U$6.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
179      work.\top.soc.vocoder.U$6.bandpass.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
180      work.\top.soc.vocoder.U$6.envelope.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
181      work.\top.soc.vocoder.U$6.mult.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
182      work.\top.soc.vocoder.U$6.vga.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
183      work.\top.soc.vocoder.U$7.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
184      work.\top.soc.vocoder.U$7.bandpass.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
185      work.\top.soc.vocoder.U$7.envelope.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
186      work.\top.soc.vocoder.U$7.mult.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
187      work.\top.soc.vocoder.U$7.vga.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
188      work.\top.soc.vocoder.U$8.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
189      work.\top.soc.vocoder.U$8.bandpass.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
190      work.\top.soc.vocoder.U$8.envelope.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
191      work.\top.soc.vocoder.U$8.mult.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
192      work.\top.soc.vocoder.U$8.vga.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
193      work.\top.soc.vocoder.U$9.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
194      work.\top.soc.vocoder.U$9.bandpass.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
195      work.\top.soc.vocoder.U$9.envelope.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
196      work.\top.soc.vocoder.U$9.mult.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
197      work.\top.soc.vocoder.U$9.vga.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
198      work.\top.soc.vocoder.demux.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
199      work.\top.soc.vocoder.mux.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
200      work.\top.soc.vocoder.synth.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
201      work.\top.soc.vocoder.synth.ram.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
202      work.\top.soc.wb_arbiter.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
203      work.\top.soc.wb_decoder.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
204      work.\top.soc.wb_to_csr.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
205      work.\top.soc.wb_to_lmmi.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)
281      work.top.verilog may have changed because the following files changed:
                        /build/top.v (2026-01-02 10:30:30, 2026-01-02 22:26:00) <-- (module definition)

*******************************************************************
Unmodified files: 48
FID:  path (timestamp)
2        /home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v (2025-05-19 21:40:46)
3        /home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v (2025-05-19 21:40:47)
4        /home/dev/lscc/radiant/ip/pmi/../common/adder/rtl/lscc_adder.v (2025-05-19 21:40:49)
5        /home/dev/lscc/radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v (2025-05-19 21:40:49)
6        /home/dev/lscc/radiant/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v (2025-05-19 21:40:49)
7        /home/dev/lscc/radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v (2025-05-19 21:40:49)
8        /home/dev/lscc/radiant/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v (2025-05-19 21:40:49)
9        /home/dev/lscc/radiant/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v (2025-05-19 21:40:49)
10       /home/dev/lscc/radiant/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v (2025-05-19 21:40:49)
11       /home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v (2025-05-19 21:40:49)
12       /home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v (2025-05-19 21:40:49)
13       /home/dev/lscc/radiant/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v (2025-05-19 21:40:50)
14       /home/dev/lscc/radiant/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v (2025-05-19 21:40:50)
15       /home/dev/lscc/radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v (2025-05-19 21:40:50)
16       /home/dev/lscc/radiant/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v (2025-05-19 21:40:50)
17       /home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v (2025-05-19 21:40:51)
18       /home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v (2025-05-19 21:40:51)
19       /home/dev/lscc/radiant/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v (2025-05-19 21:40:50)
20       /home/dev/lscc/radiant/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v (2025-05-19 21:40:48)
21       /home/dev/lscc/radiant/ip/pmi/../common/rom/rtl/lscc_rom.v (2025-05-19 21:40:51)
22       /home/dev/lscc/radiant/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v (2025-05-19 21:40:51)
23       /home/dev/lscc/radiant/ip/pmi/pmi_add.v (2025-05-19 21:40:53)
24       /home/dev/lscc/radiant/ip/pmi/pmi_addsub.v (2025-05-19 21:40:53)
25       /home/dev/lscc/radiant/ip/pmi/pmi_complex_mult.v (2025-05-19 21:40:53)
26       /home/dev/lscc/radiant/ip/pmi/pmi_counter.v (2025-05-19 21:40:53)
27       /home/dev/lscc/radiant/ip/pmi/pmi_distributed_dpram.v (2025-05-19 21:40:53)
28       /home/dev/lscc/radiant/ip/pmi/pmi_distributed_rom.v (2025-05-19 21:40:53)
29       /home/dev/lscc/radiant/ip/pmi/pmi_distributed_shift_reg.v (2025-05-19 21:40:53)
30       /home/dev/lscc/radiant/ip/pmi/pmi_distributed_spram.v (2025-05-19 21:40:53)
31       /home/dev/lscc/radiant/ip/pmi/pmi_fifo.v (2025-05-19 21:40:53)
32       /home/dev/lscc/radiant/ip/pmi/pmi_fifo_dc.v (2025-05-19 21:40:53)
33       /home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v (2025-05-19 21:40:50)
34       /home/dev/lscc/radiant/ip/pmi/pmi_mac.v (2025-05-19 21:40:50)
35       /home/dev/lscc/radiant/ip/pmi/pmi_mult.v (2025-05-19 21:40:50)
36       /home/dev/lscc/radiant/ip/pmi/pmi_multaddsub.v (2025-05-19 21:40:50)
37       /home/dev/lscc/radiant/ip/pmi/pmi_multaddsubsum.v (2025-05-19 21:40:50)
38       /home/dev/lscc/radiant/ip/pmi/pmi_ram_dp.v (2025-05-19 21:40:50)
39       /home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_be.v (2025-05-19 21:40:50)
40       /home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_true.v (2025-05-19 21:40:50)
41       /home/dev/lscc/radiant/ip/pmi/pmi_ram_dq.v (2025-05-19 21:40:49)
42       /home/dev/lscc/radiant/ip/pmi/pmi_ram_dq_be.v (2025-05-19 21:40:49)
43       /home/dev/lscc/radiant/ip/pmi/pmi_rom.v (2025-05-19 21:40:49)
44       /home/dev/lscc/radiant/ip/pmi/pmi_sub.v (2025-05-19 21:40:49)
45       /home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v (2025-06-13 22:52:03)
46       /home/dev/lscc/radiant/synpbase/lib/lucent/pmi_def.v (2025-06-12 06:37:38)
47       /home/dev/lscc/radiant/synpbase/lib/vlog/hypermods.v (2025-06-12 06:38:10)
48       /home/dev/lscc/radiant/synpbase/lib/vlog/scemi_objects.v (2025-06-12 06:38:10)
49       /home/dev/lscc/radiant/synpbase/lib/vlog/scemi_pipes.svh (2025-06-12 06:38:10)

*******************************************************************
Unchanged modules: 75
MID:  lib.cell.view
206      work.lscc_add_sub.verilog
207      work.lscc_adder.verilog
208      work.lscc_cntr.verilog
209      work.lscc_complex_mult.verilog
210      work.lscc_distributed_dpram.verilog
211      work.lscc_distributed_rom.verilog
212      work.lscc_distributed_spram.verilog
213      work.lscc_fifo.verilog
214      work.lscc_fifo_dc.verilog
215      work.lscc_fifo_dc_fwft_fabric.verilog
216      work.lscc_fifo_dc_hw_core.verilog
217      work.lscc_fifo_dc_main.verilog
218      work.lscc_fifo_fwft_fabric.verilog
219      work.lscc_fifo_hw_core.verilog
220      work.lscc_fifo_main.verilog
221      work.lscc_fifo_mem_core.verilog
222      work.lscc_fifo_mem_main.verilog
223      work.lscc_fifo_soft_mem.verilog
224      work.lscc_hard_fifo.verilog
225      work.lscc_hard_fifo_dc.verilog
226      work.lscc_lfmxo4_ram_dp.verilog
227      work.lscc_lfmxo4_ram_dp_core.verilog
228      work.lscc_lfmxo4_ram_dp_main.verilog
229      work.lscc_lfmxo4_ram_dq.verilog
230      work.lscc_lfmxo4_ram_dq_core.verilog
231      work.lscc_lfmxo4_ram_dq_inst.verilog
232      work.lscc_lfmxo4_ram_dq_main.verilog
233      work.lscc_lfmxo4_write_through.verilog
234      work.lscc_mult_accumulate.verilog
235      work.lscc_mult_add_sub.verilog
236      work.lscc_mult_add_sub_sum.verilog
237      work.lscc_multiplier.verilog
238      work.lscc_multiplier_dsp.verilog
239      work.lscc_multiplier_lut.verilog
240      work.lscc_ram_dp.verilog
241      work.lscc_ram_dp_core.verilog
242      work.lscc_ram_dp_main.verilog
243      work.lscc_ram_dp_true.verilog
244      work.lscc_ram_dp_true_core.verilog
245      work.lscc_ram_dp_true_inst.verilog
246      work.lscc_ram_dp_true_main.verilog
247      work.lscc_ram_dq.verilog
248      work.lscc_ram_dq_core.verilog
249      work.lscc_ram_dq_inst.verilog
250      work.lscc_ram_dq_main.verilog
251      work.lscc_reset_async.verilog
252      work.lscc_rom.verilog
253      work.lscc_rom_inst.verilog
254      work.lscc_rom_inst_core.verilog
255      work.lscc_shift_register.verilog
256      work.lscc_soft_fifo.verilog
257      work.lscc_soft_fifo_dc.verilog
258      work.lscc_subtractor.verilog
259      work.lscc_write_through.verilog
260      work.pmi_add.verilog
261      work.pmi_addsub.verilog
262      work.pmi_complex_mult.verilog
263      work.pmi_counter.verilog
264      work.pmi_distributed_dpram.verilog
265      work.pmi_distributed_rom.verilog
266      work.pmi_distributed_shift_reg.verilog
267      work.pmi_distributed_spram.verilog
268      work.pmi_fifo.verilog
269      work.pmi_fifo_dc.verilog
270      work.pmi_mac.verilog
271      work.pmi_mult.verilog
272      work.pmi_multaddsub.verilog
273      work.pmi_multaddsubsum.verilog
274      work.pmi_ram_dp.verilog
275      work.pmi_ram_dp_be.verilog
276      work.pmi_ram_dp_true.verilog
277      work.pmi_ram_dq.verilog
278      work.pmi_ram_dq_be.verilog
279      work.pmi_rom.verilog
280      work.pmi_sub.verilog
