# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/sim_access_2/Lab2_BUCUR_S_sim_access.mpf
# Loading project Lab2_BUCUR_S_sim_access
# Compile of access.v was successful.
