<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › sn › intr.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>intr.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1992 - 1997 Silicon Graphics, Inc.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __ASM_SN_INTR_H</span>
<span class="cp">#define __ASM_SN_INTR_H</span>

<span class="cm">/* Number of interrupt levels associated with each interrupt register. */</span>
<span class="cp">#define N_INTPEND_BITS		64</span>

<span class="cp">#define INT_PEND0_BASELVL	0</span>
<span class="cp">#define INT_PEND1_BASELVL	64</span>

<span class="cp">#define	N_INTPENDJUNK_BITS	8</span>
<span class="cp">#define	INTPENDJUNK_CLRBIT	0x80</span>

<span class="cm">/*</span>
<span class="cm"> * Macros to manipulate the interrupt register on the calling hub chip.</span>
<span class="cm"> */</span>

<span class="cp">#define LOCAL_HUB_SEND_INTR(level)				\</span>
<span class="cp">	LOCAL_HUB_S(PI_INT_PEND_MOD, (0x100 | (level)))</span>
<span class="cp">#define REMOTE_HUB_SEND_INTR(hub, level)			\</span>
<span class="cp">	REMOTE_HUB_S((hub), PI_INT_PEND_MOD, (0x100 | (level)))</span>

<span class="cm">/*</span>
<span class="cm"> * When clearing the interrupt, make sure this clear does make it</span>
<span class="cm"> * to the hub. Otherwise we could end up losing interrupts.</span>
<span class="cm"> * We do an uncached load of the int_pend0 register to ensure this.</span>
<span class="cm"> */</span>

<span class="cp">#define LOCAL_HUB_CLR_INTR(level)	  			\</span>
<span class="cp">do {								\</span>
<span class="cp">	LOCAL_HUB_S(PI_INT_PEND_MOD, (level));			\</span>
<span class="cp">	LOCAL_HUB_L(PI_INT_PEND0);				\</span>
<span class="cp">} while (0);</span>

<span class="cp">#define REMOTE_HUB_CLR_INTR(hub, level)				\</span>
<span class="cp">do {								\</span>
<span class="cp">	nasid_t  __hub = (hub);					\</span>
<span class="cp">								\</span>
<span class="cp">	REMOTE_HUB_S(__hub, PI_INT_PEND_MOD, (level));		\</span>
<span class="cp">	REMOTE_HUB_L(__hub, PI_INT_PEND0);			\</span>
<span class="cp">} while (0);</span>

<span class="cm">/*</span>
<span class="cm"> * Hard-coded interrupt levels:</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> *	L0 = SW1</span>
<span class="cm"> *	L1 = SW2</span>
<span class="cm"> *	L2 = INT_PEND0</span>
<span class="cm"> *	L3 = INT_PEND1</span>
<span class="cm"> *	L4 = RTC</span>
<span class="cm"> *	L5 = Profiling Timer</span>
<span class="cm"> *	L6 = Hub Errors</span>
<span class="cm"> *	L7 = Count/Compare (T5 counters)</span>
<span class="cm"> */</span>


<span class="cm">/*</span>
<span class="cm"> * INT_PEND0 hard-coded bits.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * INT_PEND0 bits determined by hardware:</span>
<span class="cm"> */</span>
<span class="cp">#define RESERVED_INTR		 0	</span><span class="cm">/* What is this bit? */</span><span class="cp"></span>
<span class="cp">#define GFX_INTR_A		 1</span>
<span class="cp">#define GFX_INTR_B		 2</span>
<span class="cp">#define PG_MIG_INTR		 3</span>
<span class="cp">#define UART_INTR		 4</span>
<span class="cp">#define CC_PEND_A		 5</span>
<span class="cp">#define CC_PEND_B		 6</span>

<span class="cm">/*</span>
<span class="cm"> * INT_PEND0 used by the kernel for itself ...</span>
<span class="cm"> */</span>
<span class="cp">#define CPU_RESCHED_A_IRQ	 7</span>
<span class="cp">#define CPU_RESCHED_B_IRQ	 8</span>
<span class="cp">#define CPU_CALL_A_IRQ		 9</span>
<span class="cp">#define CPU_CALL_B_IRQ		10</span>
<span class="cp">#define MSC_MESG_INTR		11</span>
<span class="cp">#define BASE_PCI_IRQ		12</span>

<span class="cm">/*</span>
<span class="cm"> * INT_PEND0 again, bits determined by hardware / hardcoded:</span>
<span class="cm"> */</span>
<span class="cp">#define SDISK_INTR		63	</span><span class="cm">/* SABLE name */</span><span class="cp"></span>
<span class="cp">#define IP_PEND0_6_63		63	</span><span class="cm">/* What is this bit? */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * INT_PEND1 hard-coded bits:</span>
<span class="cm"> */</span>
<span class="cp">#define NI_BRDCAST_ERR_A	39</span>
<span class="cp">#define NI_BRDCAST_ERR_B	40</span>

<span class="cp">#define LLP_PFAIL_INTR_A	41	</span><span class="cm">/* see ml/SN/SN0/sysctlr.c */</span><span class="cp"></span>
<span class="cp">#define LLP_PFAIL_INTR_B	42</span>

<span class="cp">#define	TLB_INTR_A		43	</span><span class="cm">/* used for tlb flush random */</span><span class="cp"></span>
<span class="cp">#define	TLB_INTR_B		44</span>

<span class="cp">#define IP27_INTR_0		45	</span><span class="cm">/* Reserved for PROM use */</span><span class="cp"></span>
<span class="cp">#define IP27_INTR_1		46	</span><span class="cm">/* do not use in Kernel */</span><span class="cp"></span>
<span class="cp">#define IP27_INTR_2		47</span>
<span class="cp">#define IP27_INTR_3		48</span>
<span class="cp">#define IP27_INTR_4		49</span>
<span class="cp">#define IP27_INTR_5		50</span>
<span class="cp">#define IP27_INTR_6		51</span>
<span class="cp">#define IP27_INTR_7		52</span>

<span class="cp">#define BRIDGE_ERROR_INTR	53	</span><span class="cm">/* Setup by PROM to catch	*/</span><span class="cp"></span>
					<span class="cm">/* Bridge Errors */</span>
<span class="cp">#define	DEBUG_INTR_A		54</span>
<span class="cp">#define	DEBUG_INTR_B		55	</span><span class="cm">/* Used by symmon to stop all cpus */</span><span class="cp"></span>
<span class="cp">#define IO_ERROR_INTR		57	</span><span class="cm">/* Setup by PROM */</span><span class="cp"></span>
<span class="cp">#define CLK_ERR_INTR		58</span>
<span class="cp">#define COR_ERR_INTR_A		59</span>
<span class="cp">#define COR_ERR_INTR_B		60</span>
<span class="cp">#define MD_COR_ERR_INTR		61</span>
<span class="cp">#define NI_ERROR_INTR		62</span>
<span class="cp">#define MSC_PANIC_INTR		63</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_SN_INTR_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
