

================================================================
== Vitis HLS Report for 'fpadd503_6_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Tue May 20 14:35:46 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |       17|       17|         3|          2|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    558|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|     206|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     206|    626|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_114_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln24_fu_153_p2     |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_147_p2      |         +|   0|  0|  71|          64|          64|
    |and_ln24_fu_197_p2     |       and|   0|  0|  64|          64|          64|
    |ap_condition_266       |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_fu_108_p2    |      icmp|   0|  0|  13|           4|           5|
    |or_ln24_5_fu_208_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln24_fu_167_p2      |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |xor_ln24_13_fu_163_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln24_14_fu_180_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln24_15_fu_202_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln24_fu_158_p2     |       xor|   0|  0|  64|          64|          64|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 558|         523|         523|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_214   |   9|          2|    4|          8|
    |carry_reg_89             |   9|          2|    1|          2|
    |i_fu_46                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|   13|         27|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |R_X_load_reg_248             |  64|   0|   64|          0|
    |R_Z_load_reg_262             |  64|   0|   64|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |carry_reg_89                 |   1|   0|    1|          0|
    |i_fu_46                      |   4|   0|    4|          0|
    |icmp_ln23_reg_229            |   1|   0|    1|          0|
    |tempReg_reg_253              |  64|   0|   64|          0|
    |zext_ln24_11_reg_233         |   3|   0|   32|         29|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 206|   0|  235|         29|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  fpadd503.6_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  fpadd503.6_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  fpadd503.6_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  fpadd503.6_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  fpadd503.6_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  fpadd503.6_Pipeline_VITIS_LOOP_23_1|  return value|
|R_X_address0  |  out|    4|   ap_memory|                                  R_X|         array|
|R_X_ce0       |  out|    1|   ap_memory|                                  R_X|         array|
|R_X_q0        |   in|   64|   ap_memory|                                  R_X|         array|
|R_Z_address0  |  out|    4|   ap_memory|                                  R_Z|         array|
|R_Z_ce0       |  out|    1|   ap_memory|                                  R_Z|         array|
|R_Z_q0        |   in|   64|   ap_memory|                                  R_Z|         array|
|c_address0    |  out|    4|   ap_memory|                                    c|         array|
|c_ce0         |  out|    1|   ap_memory|                                    c|         array|
|c_we0         |  out|    1|   ap_memory|                                    c|         array|
|c_d0          |  out|   64|   ap_memory|                                    c|         array|
+--------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/generic/fp_generic.c:20]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 0, i4 %i" [src/generic/fp_generic.c:20]   --->   Operation 7 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_214 = load i4 %i" [src/generic/fp_generic.c:24]   --->   Operation 9 'load' 'i_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.73ns)   --->   "%icmp_ln23 = icmp_eq  i4 %i_214, i4 8" [src/generic/fp_generic.c:23]   --->   Operation 10 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%add_ln23 = add i4 %i_214, i4 1" [src/generic/fp_generic.c:23]   --->   Operation 11 'add' 'add_ln23' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc.split, void %for.inc29.preheader.exitStub" [src/generic/fp_generic.c:23]   --->   Operation 12 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i4 %i_214" [src/generic/fp_generic.c:24]   --->   Operation 13 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln24_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %trunc_ln24" [src/generic/fp_generic.c:24]   --->   Operation 14 'bitconcatenate' 'zext_ln24_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln24_11 = zext i4 %zext_ln24_s" [src/generic/fp_generic.c:24]   --->   Operation 15 'zext' 'zext_ln24_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%R_X_addr = getelementptr i64 %R_X, i32 0, i32 %zext_ln24_11" [src/generic/fp_generic.c:24]   --->   Operation 16 'getelementptr' 'R_X_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%R_X_load = load i4 %R_X_addr" [src/generic/fp_generic.c:24]   --->   Operation 17 'load' 'R_X_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%R_Z_addr = getelementptr i64 %R_Z, i32 0, i32 %zext_ln24_11" [src/generic/fp_generic.c:24]   --->   Operation 18 'getelementptr' 'R_Z_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%R_Z_load = load i4 %R_Z_addr" [src/generic/fp_generic.c:24]   --->   Operation 19 'load' 'R_Z_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 %add_ln23, i4 %i" [src/generic/fp_generic.c:20]   --->   Operation 20 'store' 'store_ln20' <Predicate = (!icmp_ln23)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%carry = phi i1 0, void %newFuncRoot, i1 %tmp, void %for.inc.split" [src/generic/fp_generic.c:23]   --->   Operation 21 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] ( I:3.25ns O:3.25ns )   --->   "%R_X_load = load i4 %R_X_addr" [src/generic/fp_generic.c:24]   --->   Operation 22 'load' 'R_X_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i1 %carry" [src/generic/fp_generic.c:24]   --->   Operation 23 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (3.52ns)   --->   "%tempReg = add i64 %R_X_load, i64 %zext_ln24" [src/generic/fp_generic.c:24]   --->   Operation 24 'add' 'tempReg' <Predicate = (!icmp_ln23)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/2] ( I:3.25ns O:3.25ns )   --->   "%R_Z_load = load i4 %R_Z_addr" [src/generic/fp_generic.c:24]   --->   Operation 25 'load' 'R_Z_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:20]   --->   Operation 26 'specpipeline' 'specpipeline_ln20' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:20]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln20' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/generic/fp_generic.c:23]   --->   Operation 28 'specloopname' 'specloopname_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (3.52ns)   --->   "%add_ln24 = add i64 %R_Z_load, i64 %tempReg" [src/generic/fp_generic.c:24]   --->   Operation 29 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i64 %c, i32 0, i32 %zext_ln24_11" [src/generic/fp_generic.c:24]   --->   Operation 30 'getelementptr' 'c_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln24 = store i64 %add_ln24, i4 %c_addr" [src/generic/fp_generic.c:24]   --->   Operation 31 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node xor_ln24_15)   --->   "%xor_ln24 = xor i64 %add_ln24, i64 %tempReg" [src/generic/fp_generic.c:24]   --->   Operation 32 'xor' 'xor_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node xor_ln24_15)   --->   "%xor_ln24_13 = xor i64 %R_Z_load, i64 %tempReg" [src/generic/fp_generic.c:24]   --->   Operation 33 'xor' 'xor_ln24_13' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln24_15)   --->   "%or_ln24 = or i64 %xor_ln24, i64 %xor_ln24_13" [src/generic/fp_generic.c:24]   --->   Operation 34 'or' 'or_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_5)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:24]   --->   Operation 35 'bitselect' 'bit_sel' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_5)   --->   "%xor_ln24_14 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:24]   --->   Operation 36 'xor' 'xor_ln24_14' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_5)   --->   "%trunc_ln24_5 = trunc i64 %tempReg" [src/generic/fp_generic.c:24]   --->   Operation 37 'trunc' 'trunc_ln24_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_5)   --->   "%xor_ln24_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln24_14, i63 %trunc_ln24_5" [src/generic/fp_generic.c:24]   --->   Operation 38 'bitconcatenate' 'xor_ln24_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_5)   --->   "%and_ln24 = and i64 %R_X_load, i64 %xor_ln24_s" [src/generic/fp_generic.c:24]   --->   Operation 39 'and' 'and_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln24_15 = xor i64 %or_ln24, i64 %add_ln24" [src/generic/fp_generic.c:24]   --->   Operation 40 'xor' 'xor_ln24_15' <Predicate = (!icmp_ln23)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln24_5 = or i64 %xor_ln24_15, i64 %and_ln24" [src/generic/fp_generic.c:24]   --->   Operation 41 'or' 'or_ln24_5' <Predicate = (!icmp_ln23)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln24_5, i32 63" [src/generic/fp_generic.c:23]   --->   Operation 42 'bitselect' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc" [src/generic/fp_generic.c:23]   --->   Operation 43 'br' 'br_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ R_X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ R_Z]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0100]
store_ln20             (store            ) [ 0000]
br_ln0                 (br               ) [ 0111]
i_214                  (load             ) [ 0000]
icmp_ln23              (icmp             ) [ 0111]
add_ln23               (add              ) [ 0000]
br_ln23                (br               ) [ 0000]
trunc_ln24             (trunc            ) [ 0000]
zext_ln24_s            (bitconcatenate   ) [ 0000]
zext_ln24_11           (zext             ) [ 0111]
R_X_addr               (getelementptr    ) [ 0010]
R_Z_addr               (getelementptr    ) [ 0010]
store_ln20             (store            ) [ 0000]
carry                  (phi              ) [ 0010]
R_X_load               (load             ) [ 0101]
zext_ln24              (zext             ) [ 0000]
tempReg                (add              ) [ 0101]
R_Z_load               (load             ) [ 0101]
specpipeline_ln20      (specpipeline     ) [ 0000]
speclooptripcount_ln20 (speclooptripcount) [ 0000]
specloopname_ln23      (specloopname     ) [ 0000]
add_ln24               (add              ) [ 0000]
c_addr                 (getelementptr    ) [ 0000]
store_ln24             (store            ) [ 0000]
xor_ln24               (xor              ) [ 0000]
xor_ln24_13            (xor              ) [ 0000]
or_ln24                (or               ) [ 0000]
bit_sel                (bitselect        ) [ 0000]
xor_ln24_14            (xor              ) [ 0000]
trunc_ln24_5           (trunc            ) [ 0000]
xor_ln24_s             (bitconcatenate   ) [ 0000]
and_ln24               (and              ) [ 0000]
xor_ln24_15            (xor              ) [ 0000]
or_ln24_5              (or               ) [ 0000]
tmp                    (bitselect        ) [ 0111]
br_ln23                (br               ) [ 0111]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="R_X">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_X"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="R_Z">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_Z"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="R_X_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="64" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="4" slack="0"/>
<pin id="54" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_X_addr/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="4" slack="0"/>
<pin id="59" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R_X_load/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="R_Z_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="64" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="4" slack="0"/>
<pin id="67" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_Z_addr/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R_Z_load/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="c_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="4" slack="2"/>
<pin id="80" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln24_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="0"/>
<pin id="85" dir="0" index="1" bw="64" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/3 "/>
</bind>
</comp>

<comp id="89" class="1005" name="carry_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="carry_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="1" slack="1"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln20_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="4" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_214_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_214/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln23_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_ln23_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="trunc_ln24_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln24_s_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="3" slack="0"/>
<pin id="128" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln24_s/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln24_11_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_11/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln20_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="4" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln24_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tempReg_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln24_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="1"/>
<pin id="155" dir="0" index="1" bw="64" slack="1"/>
<pin id="156" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="xor_ln24_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="1"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="xor_ln24_13_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="1"/>
<pin id="165" dir="0" index="1" bw="64" slack="1"/>
<pin id="166" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_13/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="or_ln24_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="0"/>
<pin id="170" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="bit_sel_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="1"/>
<pin id="176" dir="0" index="2" bw="7" slack="0"/>
<pin id="177" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="xor_ln24_14_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_14/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="trunc_ln24_5_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="1"/>
<pin id="188" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_5/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="xor_ln24_s_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="63" slack="0"/>
<pin id="193" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln24_s/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="and_ln24_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="1"/>
<pin id="199" dir="0" index="1" bw="64" slack="0"/>
<pin id="200" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="xor_ln24_15_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_15/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="or_ln24_5_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24_5/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="0" index="2" bw="7" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="222" class="1005" name="i_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="229" class="1005" name="icmp_ln23_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="233" class="1005" name="zext_ln24_11_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="2"/>
<pin id="235" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln24_11 "/>
</bind>
</comp>

<comp id="238" class="1005" name="R_X_addr_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="1"/>
<pin id="240" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="R_X_addr "/>
</bind>
</comp>

<comp id="243" class="1005" name="R_Z_addr_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="1"/>
<pin id="245" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="R_Z_addr "/>
</bind>
</comp>

<comp id="248" class="1005" name="R_X_load_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="1"/>
<pin id="250" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="R_X_load "/>
</bind>
</comp>

<comp id="253" class="1005" name="tempReg_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="1"/>
<pin id="255" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="262" class="1005" name="R_Z_load_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="1"/>
<pin id="264" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="R_Z_load "/>
</bind>
</comp>

<comp id="268" class="1005" name="tmp_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="18" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="112"><net_src comp="105" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="105" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="105" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="120" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="135"><net_src comp="124" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="142"><net_src comp="114" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="93" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="57" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="143" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="153" pin="2"/><net_sink comp="83" pin=1"/></net>

<net id="162"><net_src comp="153" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="171"><net_src comp="158" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="163" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="38" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="184"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="194"><net_src comp="40" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="180" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="167" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="153" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="197" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="208" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="44" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="46" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="228"><net_src comp="222" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="232"><net_src comp="108" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="132" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="241"><net_src comp="50" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="246"><net_src comp="63" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="251"><net_src comp="57" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="256"><net_src comp="147" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="265"><net_src comp="70" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="271"><net_src comp="214" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="93" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: R_X | {}
	Port: R_Z | {}
	Port: c | {3 }
 - Input state : 
	Port: fpadd503.6_Pipeline_VITIS_LOOP_23_1 : R_X | {1 2 }
	Port: fpadd503.6_Pipeline_VITIS_LOOP_23_1 : R_Z | {1 2 }
	Port: fpadd503.6_Pipeline_VITIS_LOOP_23_1 : c | {}
  - Chain level:
	State 1
		store_ln20 : 1
		i_214 : 1
		icmp_ln23 : 2
		add_ln23 : 2
		br_ln23 : 3
		trunc_ln24 : 2
		zext_ln24_s : 3
		zext_ln24_11 : 4
		R_X_addr : 5
		R_X_load : 6
		R_Z_addr : 5
		R_Z_load : 6
		store_ln20 : 3
	State 2
		zext_ln24 : 1
		tempReg : 2
	State 3
		store_ln24 : 1
		xor_ln24 : 1
		or_ln24 : 1
		xor_ln24_14 : 1
		xor_ln24_s : 1
		and_ln24 : 2
		xor_ln24_15 : 1
		or_ln24_5 : 2
		tmp : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   xor_ln24_fu_158   |    0    |    64   |
|    xor   |  xor_ln24_13_fu_163 |    0    |    64   |
|          |  xor_ln24_14_fu_180 |    0    |    2    |
|          |  xor_ln24_15_fu_202 |    0    |    64   |
|----------|---------------------|---------|---------|
|          |   add_ln23_fu_114   |    0    |    13   |
|    add   |    tempReg_fu_147   |    0    |    71   |
|          |   add_ln24_fu_153   |    0    |    71   |
|----------|---------------------|---------|---------|
|    or    |    or_ln24_fu_167   |    0    |    64   |
|          |   or_ln24_5_fu_208  |    0    |    64   |
|----------|---------------------|---------|---------|
|    and   |   and_ln24_fu_197   |    0    |    64   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln23_fu_108  |    0    |    13   |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln24_fu_120  |    0    |    0    |
|          | trunc_ln24_5_fu_186 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|  zext_ln24_s_fu_124 |    0    |    0    |
|          |  xor_ln24_s_fu_189  |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   | zext_ln24_11_fu_132 |    0    |    0    |
|          |   zext_ln24_fu_143  |    0    |    0    |
|----------|---------------------|---------|---------|
| bitselect|    bit_sel_fu_173   |    0    |    0    |
|          |      tmp_fu_214     |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   554   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  R_X_addr_reg_238  |    4   |
|  R_X_load_reg_248  |   64   |
|  R_Z_addr_reg_243  |    4   |
|  R_Z_load_reg_262  |   64   |
|    carry_reg_89    |    1   |
|      i_reg_222     |    4   |
|  icmp_ln23_reg_229 |    1   |
|   tempReg_reg_253  |   64   |
|     tmp_reg_268    |    1   |
|zext_ln24_11_reg_233|   32   |
+--------------------+--------+
|        Total       |   239  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_57 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_70 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   16   ||  3.176  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   554  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   239  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   239  |   572  |
+-----------+--------+--------+--------+
