
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.135816                       # Number of seconds simulated
sim_ticks                                135816210000                       # Number of ticks simulated
final_tick                               15649311799000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  72295                       # Simulator instruction rate (inst/s)
host_op_rate                                    94336                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               98188178                       # Simulator tick rate (ticks/s)
host_mem_usage                                2431372                       # Number of bytes of host memory used
host_seconds                                  1383.22                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     130488356                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              2304                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          99692160                       # Number of bytes read from this memory
system.physmem.bytes_read::total             99694464                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         2304                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2304                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     34684352                       # Number of bytes written to this memory
system.physmem.bytes_written::total          34684352                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                 36                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            1557690                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               1557726                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          541943                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               541943                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                16964                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            734022544                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               734039508                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           16964                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              16964                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         255377116                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              255377116                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         255377116                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               16964                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           734022544                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              989416624                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        1687478                       # number of replacements
system.l2.tagsinuse                       1016.035843                       # Cycle average of tags in use
system.l2.total_refs                           173927                       # Total number of references to valid blocks.
system.l2.sampled_refs                        1688502                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.103007                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   15514218664500                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           609.644080                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.093080                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             406.298683                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.595356                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000091                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.396776                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.992223                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data                  386                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     386                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           542391                       # number of Writeback hits
system.l2.Writeback_hits::total                542391                       # number of Writeback hits
system.l2.demand_hits::cpu.data                   386                       # number of demand (read+write) hits
system.l2.demand_hits::total                      386                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                  386                       # number of overall hits
system.l2.overall_hits::total                     386                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                 36                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            1319616                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1319652                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data           238074                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              238074                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                  36                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1557690                       # number of demand (read+write) misses
system.l2.demand_misses::total                1557726                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 36                       # number of overall misses
system.l2.overall_misses::cpu.data            1557690                       # number of overall misses
system.l2.overall_misses::total               1557726                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      1942000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data  70832911000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     70834853000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  12433318000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12433318000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       1942000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   83266229000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      83268171000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      1942000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  83266229000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     83268171000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst               36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          1320002                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1320038                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       542391                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            542391                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         238074                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            238074                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                36                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1558076                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1558112                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               36                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1558076                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1558112                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.999708                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.999708                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.999752                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999752                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.999752                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999752                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53944.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53676.911314                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53676.918612                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52224.594034                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52224.594034                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53944.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53454.942254                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53454.953567                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53944.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53454.942254                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53454.953567                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               541943                       # number of writebacks
system.l2.writebacks::total                    541943                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst            36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       1319616                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1319652                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       238074                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         238074                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1557690                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1557726                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1557690                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1557726                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      1502500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data  54660149000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  54661651500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9522968500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9522968500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      1502500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  64183117500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  64184620000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      1502500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  64183117500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  64184620000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.999708                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.999708                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.999752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999752                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.999752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999752                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41736.111111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41421.253607                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41421.262196                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40000.035703                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40000.035703                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41736.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41204.037710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41204.050006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41736.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41204.037710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41204.050006                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 3570736                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3570736                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                82                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2679922                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2679882                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.998507                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        271632420                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            8940971                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100000492                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     3570736                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2679882                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      37657524                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                     209                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              135258076                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                   8939788                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    10                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          181856680                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.717538                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.495585                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                146488324     80.55%     80.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   987663      0.54%     81.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2736835      1.50%     82.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2547611      1.40%     84.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 29096247     16.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            181856680                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.013145                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.368146                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 31437603                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             115050667                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  20147434                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              15220864                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    109                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              130488958                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                    109                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 38372985                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                62288772                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  23951818                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              57242995                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              130488751                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               52195064                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           148157616                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             329487544                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         72552425                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         256935119                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             148157086                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                      521                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  74138500                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             26166953                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5772141                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            442809                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  130488568                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 130488553                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              93                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined          127                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     181856680                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.717535                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.729242                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            78186108     42.99%     42.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            79669766     43.81%     86.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            21474392     11.81%     98.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2235653      1.23%     99.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              290761      0.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       181856680                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              20607589    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                18      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              38237521     29.30%     29.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     29.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     29.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            60311923     46.22%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26166951     20.05%     95.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5772140      4.42%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              130488553                       # Type of FU issued
system.cpu.iq.rate                           0.480387                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    20607589                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.157926                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          262294845                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          40219190                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     40219015                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           201146529                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           90269489                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     90269459                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               40219065                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               110877059                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads           59                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores            3                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    109                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                19738649                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1822294                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           130488568                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                50                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              26166953                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              5772141                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 931012                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             18                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect              5                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                   82                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             130488497                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              26166944                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                55                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     31939084                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  3570674                       # Number of branches executed
system.cpu.iew.exec_stores                    5772140                       # Number of stores executed
system.cpu.iew.exec_rate                     0.480386                       # Inst execution rate
system.cpu.iew.wb_sent                      130488474                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     130488474                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  35580241                       # num instructions producing a value
system.cpu.iew.wb_consumers                  46779671                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.480386                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.760592                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts             209                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts                82                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    181856571                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.717534                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.839221                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     85176160     46.84%     46.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     72919827     40.10%     86.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     15468774      8.51%     95.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      6536259      3.59%     99.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1755551      0.97%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    181856571                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              130488356                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       31939032                       # Number of memory references committed
system.cpu.commit.loads                      26166894                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    3570673                       # Number of branches committed
system.cpu.commit.fp_insts                   90269429                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  70176441                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               1755551                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    310589585                       # The number of ROB reads
system.cpu.rob.rob_writes                   260977244                       # The number of ROB writes
system.cpu.timesIdled                         1120181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        89775740                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     130488356                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               2.716324                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.716324                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.368145                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.368145                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                122973536                       # number of integer regfile reads
system.cpu.int_regfile_writes                63204521                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 167062379                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 84952699                       # number of floating regfile writes
system.cpu.misc_regfile_reads                39451209                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 25.047450                       # Cycle average of tags in use
system.cpu.icache.total_refs                  8939751                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                     36                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               248326.416667                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      25.047450                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.048921                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.048921                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      8939751                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8939751                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       8939751                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8939751                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      8939751                       # number of overall hits
system.cpu.icache.overall_hits::total         8939751                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           37                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            37                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           37                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             37                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           37                       # number of overall misses
system.cpu.icache.overall_misses::total            37                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      2103500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2103500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      2103500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2103500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      2103500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2103500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      8939788                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8939788                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      8939788                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8939788                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      8939788                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8939788                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 56851.351351                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56851.351351                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 56851.351351                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56851.351351                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 56851.351351                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56851.351351                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           36                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           36                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           36                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      1978000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1978000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      1978000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1978000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      1978000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1978000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54944.444444                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54944.444444                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54944.444444                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54944.444444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54944.444444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54944.444444                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                1557564                       # number of replacements
system.cpu.dcache.tagsinuse                511.668239                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 29508706                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                1558076                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  18.939196                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           15513725313000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.668239                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999352                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999352                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     23974643                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23974643                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5534063                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5534063                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      29508706                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         29508706                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     29508706                       # number of overall hits
system.cpu.dcache.overall_hits::total        29508706                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2192301                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2192301                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       238074                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       238074                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      2430375                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2430375                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2430375                       # number of overall misses
system.cpu.dcache.overall_misses::total       2430375                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 116598868000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 116598868000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  13147540000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13147540000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 129746408000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 129746408000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 129746408000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 129746408000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26166944                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26166944                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5772137                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5772137                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     31939081                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31939081                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     31939081                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31939081                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.083781                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.083781                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.041245                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041245                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.076094                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.076094                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.076094                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.076094                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53185.610917                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53185.610917                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55224.594034                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55224.594034                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 53385.345060                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53385.345060                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 53385.345060                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53385.345060                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       542391                       # number of writebacks
system.cpu.dcache.writebacks::total            542391                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       872299                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       872299                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       872299                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       872299                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       872299                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       872299                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1320002                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1320002                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       238074                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       238074                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1558076                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1558076                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1558076                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1558076                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  72157098500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  72157098500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  12671392000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12671392000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  84828490500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  84828490500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  84828490500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  84828490500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.050445                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.050445                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.041245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.041245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.048783                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048783                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.048783                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048783                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54664.385736                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54664.385736                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53224.594034                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53224.594034                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 54444.385576                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54444.385576                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 54444.385576                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54444.385576                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
