<h3 id=x132><a href=PreExecution_IR.html#x132>x132</a> = DRAMHostNew(dims=[9],zero=0)</h3>
<text><strong>Name</strong>: inDRAM<br></text>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:16:25<br></text>
<text><strong>Type</strong>: DRAM1[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x2<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x134>x134</a>, <a href=PreExecution_IR.html#x140>x140</a>, <a href=PreExecution_IR.html#x142>x142</a>, <a href=PreExecution_IR.html#x147>x147</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x132>x132</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x133><a href=PreExecution_IR.html#x133>x133</a> = DRAMHostNew(dims=[9],zero=0)</h3>
<text><strong>Name</strong>: outDRAM<br></text>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:17:26<br></text>
<text><strong>Type</strong>: DRAM1[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x3<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x189>x189</a>, <a href=PreExecution_IR.html#x191>x191</a>, <a href=PreExecution_IR.html#x208>x208</a>, <a href=PreExecution_IR.html#x215>x215</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x133>x133</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x135><a href=PreExecution_IR.html#x135>x135</a> = SRAMNew(dims=[9],evidence$1=SRAM1[Fix[TRUE,_16,_8]])</h3>
<text><strong>Name</strong>: inSRAM<br></text>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:22:27<br></text>
<text><strong>Type</strong>: SRAM1[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x5<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x164>x164</a>, <a href=PreExecution_IR.html#x170>x170</a>, <a href=PreExecution_IR.html#x213>x213</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x135>x135</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x213>x213</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x213>x213</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x213>x213</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x170>x170</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x164>x164</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x164><a href=PreExecution_IR.html#x164>x164</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x135>x135</a>,data=<a href=PreExecution_IR.html#x163>x163</a>,addr=[<a href=PreExecution_IR.html#b86>b86</a>],ens=[<a href=PreExecution_IR.html#x162>x162</a>])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x93<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x165>x165</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x135}, writes={x135})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x164>x164</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b86>b86</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b86>b86</a>:[<a href=PreExecution_IR.html#b86>b86</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b86>b86</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x164>x164</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b86>b86</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x163>x163</a>, <a href=PreExecution_IR.html#x160>x160</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x165>x165</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x165>x165</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 32<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x165>x165</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x170><a href=PreExecution_IR.html#x170>x170</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x135>x135</a>,addr=[<a href=PreExecution_IR.html#b9>b9</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:28:23<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x11<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x171>x171</a>, <a href=PreExecution_IR.html#x183>x183</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x135})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x170>x170</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b9>b9</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b9>b9</a>:[<a href=PreExecution_IR.html#b9>b9</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b9>b9</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x170>x170</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b9>b9</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x170>x170</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x183>x183</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x183>x183</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 36<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x183>x183</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x136><a href=PreExecution_IR.html#x136>x136</a> = SRAMNew(dims=[9],evidence$1=SRAM1[Fix[TRUE,_16,_8]])</h3>
<text><strong>Name</strong>: outSRAM<br></text>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:23:28<br></text>
<text><strong>Type</strong>: SRAM1[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x6<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x182>x182</a>, <a href=PreExecution_IR.html#x203>x203</a>, <a href=PreExecution_IR.html#x213>x213</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x136>x136</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x213>x213</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x213>x213</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x213>x213</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x203>x203</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x182>x182</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x182><a href=PreExecution_IR.html#x182>x182</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x136>x136</a>,data=<a href=PreExecution_IR.html#x181>x181</a>,addr=[<a href=PreExecution_IR.html#b9>b9</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:33:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x23<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x183>x183</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x136}, writes={x136})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x182>x182</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b9>b9</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b9>b9</a>:[<a href=PreExecution_IR.html#b9>b9</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b9>b9</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x182>x182</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b9>b9</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x170>x170</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x183>x183</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x183>x183</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 48<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x183>x183</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 11.45<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x203><a href=PreExecution_IR.html#x203>x203</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x136>x136</a>,addr=[<a href=PreExecution_IR.html#b113>b113</a>],ens=[<a href=PreExecution_IR.html#x202>x202</a>])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x119<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x204>x204</a>, <a href=PreExecution_IR.html#x206>x206</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x136})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x203>x203</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b113>b113</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b113>b113</a>:[<a href=PreExecution_IR.html#b113>b113</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b113>b113</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x203>x203</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b113>b113</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x203>x203</a>, <a href=PreExecution_IR.html#x200>x200</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 72<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.6<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x137><a href=PreExecution_IR.html#x137>x137</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x62<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x143>x143</a>, <a href=PreExecution_IR.html#x147>x147</a>, <a href=PreExecution_IR.html#x167>x167</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x137>x137</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x167>x167</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x167>x167</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 3<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x167>x167</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x143>x143</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x143><a href=PreExecution_IR.html#x143>x143</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x137>x137</a>,data=<a href=PreExecution_IR.html#x141>x141</a>,ens=[<a href=PreExecution_IR.html#x142>x142</a>])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x68<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x146>x146</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x137}, writes={x137})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x143>x143</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x143>x143</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x146>x146</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x146>x146</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 10<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x146>x146</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x138><a href=PreExecution_IR.html#x138>x138</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x63<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x145>x145</a>, <a href=PreExecution_IR.html#x150>x150</a>, <a href=PreExecution_IR.html#x167>x167</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x138>x138</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x167>x167</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x167>x167</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x167>x167</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x150>x150</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x145>x145</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x145><a href=PreExecution_IR.html#x145>x145</a> = FIFOEnq(mem=<a href=PreExecution_IR.html#x138>x138</a>,data=<a href=PreExecution_IR.html#x144>x144</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x70<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x146>x146</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x138}, writes={x138})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x145>x145</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x145>x145</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x146>x146</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x146>x146</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 12<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x146>x146</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x150><a href=PreExecution_IR.html#x150>x150</a> = FIFODeq(mem=<a href=PreExecution_IR.html#x138>x138</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0035: x76<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x151>x151</a>, <a href=PreExecution_IR.html#x153>x153</a>, <a href=PreExecution_IR.html#x155>x155</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x138}, writes={x138})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x150>x150</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x150>x150</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x150>x150</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x155>x155</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x155>x155</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 18<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x155>x155</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x139><a href=PreExecution_IR.html#x139>x139</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: StreamIn[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x64<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x147>x147</a>, <a href=PreExecution_IR.html#x163>x163</a>, <a href=PreExecution_IR.html#x167>x167</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x139>x139</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x167>x167</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x167>x167</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x167>x167</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x163>x163</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x163><a href=PreExecution_IR.html#x163>x163</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x139>x139</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x92<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x164>x164</a>, <a href=PreExecution_IR.html#x165>x165</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x139}, writes={x139})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x163>x163</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b86>b86</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b86>b86</a>:[<a href=PreExecution_IR.html#b86>b86</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b86>b86</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x163>x163</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b86>b86</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x163>x163</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x165>x165</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x165>x165</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 31<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x165>x165</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x148><a href=PreExecution_IR.html#x148>x148</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x74<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x152>x152</a>, <a href=PreExecution_IR.html#x160>x160</a>, <a href=PreExecution_IR.html#x166>x166</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x148>x148</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x166>x166</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x166>x166</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 15<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x166>x166</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x160>x160</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x152>x152</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x152><a href=PreExecution_IR.html#x152>x152</a> = RegWrite(mem=<a href=PreExecution_IR.html#x148>x148</a>,data=<a href=PreExecution_IR.html#x151>x151</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x80<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x155>x155</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x148}, writes={x148})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x152>x152</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x152>x152</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x150>x150</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x155>x155</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x155>x155</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 20<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x155>x155</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x160><a href=PreExecution_IR.html#x160>x160</a> = RegRead(mem=<a href=PreExecution_IR.html#x148>x148</a>)</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x89<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x161>x161</a>, <a href=PreExecution_IR.html#x165>x165</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x148})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x160>x160</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x160>x160</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x160>x160</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x165>x165</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x165>x165</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 28<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x165>x165</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x149><a href=PreExecution_IR.html#x149>x149</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x75<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x154>x154</a>, <a href=PreExecution_IR.html#x156>x156</a>, <a href=PreExecution_IR.html#x166>x166</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x149>x149</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x166>x166</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x166>x166</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 16<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x166>x166</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x156>x156</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x154>x154</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x154><a href=PreExecution_IR.html#x154>x154</a> = RegWrite(mem=<a href=PreExecution_IR.html#x149>x149</a>,data=<a href=PreExecution_IR.html#x153>x153</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x82<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x155>x155</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x149}, writes={x149})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x154>x154</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x154>x154</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x150>x150</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x155>x155</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x155>x155</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 22<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x155>x155</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x156><a href=PreExecution_IR.html#x156>x156</a> = RegRead(mem=<a href=PreExecution_IR.html#x149>x149</a>)</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x129, 0031: x84<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x157>x157</a>, <a href=PreExecution_IR.html#x166>x166</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x149})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x156>x156</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x153>x153</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x153>x153</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x156>x156</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x156>x156</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x166>x166</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x165>x165</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 23<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x165>x165</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x184><a href=PreExecution_IR.html#x184>x184</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x97<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x192>x192</a>, <a href=PreExecution_IR.html#x208>x208</a>, <a href=PreExecution_IR.html#x212>x212</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x184>x184</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x212>x212</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x212>x212</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 50<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x212>x212</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x192>x192</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x192><a href=PreExecution_IR.html#x192>x192</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x184>x184</a>,data=<a href=PreExecution_IR.html#x190>x190</a>,ens=[<a href=PreExecution_IR.html#x191>x191</a>])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x106<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x195>x195</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x184}, writes={x184})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x192>x192</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x192>x192</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x195>x195</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x195>x195</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 61<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x195>x195</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x185><a href=PreExecution_IR.html#x185>x185</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Fix[TRUE,_16,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0035: x98<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x205>x205</a>, <a href=PreExecution_IR.html#x208>x208</a>, <a href=PreExecution_IR.html#x212>x212</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x185>x185</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x212>x212</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x212>x212</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 51<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x212>x212</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x205>x205</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x205><a href=PreExecution_IR.html#x205>x205</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x185>x185</a>,data=<a href=PreExecution_IR.html#x204>x204</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x121<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x206>x206</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x185}, writes={x185})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x205>x205</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b113>b113</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b113>b113</a>:[<a href=PreExecution_IR.html#b113>b113</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b113>b113</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x205>x205</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b113>b113</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x203>x203</a>, <a href=PreExecution_IR.html#x200>x200</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 74<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 4.6<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x186><a href=PreExecution_IR.html#x186>x186</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0035: x99<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x208>x208</a>, <a href=PreExecution_IR.html#x209>x209</a>, <a href=PreExecution_IR.html#x212>x212</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x186>x186</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x212>x212</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x212>x212</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 52<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x212>x212</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x209>x209</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x209><a href=PreExecution_IR.html#x209>x209</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x186>x186</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x125<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x210>x210</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x186}, writes={x186})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x209>x209</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x209>x209</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x209>x209</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x210>x210</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x210>x210</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 77<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x210>x210</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x187><a href=PreExecution_IR.html#x187>x187</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x101<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x193>x193</a>, <a href=PreExecution_IR.html#x200>x200</a>, <a href=PreExecution_IR.html#x207>x207</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x187>x187</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 55<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x200>x200</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x193>x193</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x193><a href=PreExecution_IR.html#x193>x193</a> = RegWrite(mem=<a href=PreExecution_IR.html#x187>x187</a>,data=9,ens=[])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x108<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x195>x195</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x187}, writes={x187})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x193>x193</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x193>x193</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x195>x195</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x195>x195</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 62<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x195>x195</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x200><a href=PreExecution_IR.html#x200>x200</a> = RegRead(mem=<a href=PreExecution_IR.html#x187>x187</a>)</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x116<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x201>x201</a>, <a href=PreExecution_IR.html#x206>x206</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x187})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x200>x200</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x200>x200</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x200>x200</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 69<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x188><a href=PreExecution_IR.html#x188>x188</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x102<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x194>x194</a>, <a href=PreExecution_IR.html#x196>x196</a>, <a href=PreExecution_IR.html#x207>x207</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x188>x188</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 56<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x196>x196</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x194>x194</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x194><a href=PreExecution_IR.html#x194>x194</a> = RegWrite(mem=<a href=PreExecution_IR.html#x188>x188</a>,data=21,ens=[])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x109<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x195>x195</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x188}, writes={x188})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x194>x194</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x194>x194</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x195>x195</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x195>x195</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 63<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x195>x195</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x196><a href=PreExecution_IR.html#x196>x196</a> = RegRead(mem=<a href=PreExecution_IR.html#x188>x188</a>)</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x130, 0031: x111<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x197>x197</a>, <a href=PreExecution_IR.html#x207>x207</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x188})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x196>x196</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=21),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x196>x196</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x196>x196</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 64<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x132><a href=PostExecution_IR.html#x132>x132</a> = DRAMHostNew(dims=[9],zero=0)</h3>
<text><strong>Name</strong>: inDRAM<br></text>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:16:25<br></text>
<text><strong>Type</strong>: DRAM1[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x2<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x134>x134</a>, <a href=PostExecution_IR.html#x140>x140</a>, <a href=PostExecution_IR.html#x142>x142</a>, <a href=PostExecution_IR.html#x147>x147</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x132>x132</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x133><a href=PostExecution_IR.html#x133>x133</a> = DRAMHostNew(dims=[9],zero=0)</h3>
<text><strong>Name</strong>: outDRAM<br></text>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:17:26<br></text>
<text><strong>Type</strong>: DRAM1[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x3<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x189>x189</a>, <a href=PostExecution_IR.html#x191>x191</a>, <a href=PostExecution_IR.html#x208>x208</a>, <a href=PostExecution_IR.html#x215>x215</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x133>x133</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x135><a href=PostExecution_IR.html#x135>x135</a> = SRAMNew(dims=[9],evidence$1=SRAM1[Fix[TRUE,_16,_8]])</h3>
<text><strong>Name</strong>: inSRAM<br></text>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:22:27<br></text>
<text><strong>Type</strong>: SRAM1[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x5<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x164>x164</a>, <a href=PostExecution_IR.html#x170>x170</a>, <a href=PostExecution_IR.html#x213>x213</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x135>x135</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x213>x213</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x213>x213</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x213>x213</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x170>x170</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x164>x164</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x164><a href=PostExecution_IR.html#x164>x164</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x135>x135</a>,data=<a href=PostExecution_IR.html#x163>x163</a>,addr=[<a href=PostExecution_IR.html#b86>b86</a>],ens=[<a href=PostExecution_IR.html#x162>x162</a>])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x93<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x165>x165</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x135}, writes={x135})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x164>x164</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b86>b86</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b86>b86</a>:[<a href=PostExecution_IR.html#b86>b86</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b86>b86</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x164>x164</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b86>b86</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x163>x163</a>, <a href=PostExecution_IR.html#x160>x160</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x165>x165</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x165>x165</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 32<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x165>x165</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x170><a href=PostExecution_IR.html#x170>x170</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x135>x135</a>,addr=[<a href=PostExecution_IR.html#b9>b9</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:28:23<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x11<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x171>x171</a>, <a href=PostExecution_IR.html#x183>x183</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x135})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x170>x170</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b9>b9</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b9>b9</a>:[<a href=PostExecution_IR.html#b9>b9</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b9>b9</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x170>x170</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b9>b9</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x170>x170</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x183>x183</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x183>x183</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 36<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x183>x183</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x136><a href=PostExecution_IR.html#x136>x136</a> = SRAMNew(dims=[9],evidence$1=SRAM1[Fix[TRUE,_16,_8]])</h3>
<text><strong>Name</strong>: outSRAM<br></text>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:23:28<br></text>
<text><strong>Type</strong>: SRAM1[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x6<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x182>x182</a>, <a href=PostExecution_IR.html#x203>x203</a>, <a href=PostExecution_IR.html#x213>x213</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x136>x136</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x213>x213</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x213>x213</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x213>x213</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x203>x203</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x182>x182</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x182><a href=PostExecution_IR.html#x182>x182</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x136>x136</a>,data=<a href=PostExecution_IR.html#x181>x181</a>,addr=[<a href=PostExecution_IR.html#b9>b9</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:33:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x23<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x183>x183</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x136}, writes={x136})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x182>x182</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b9>b9</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b9>b9</a>:[<a href=PostExecution_IR.html#b9>b9</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b9>b9</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x182>x182</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b9>b9</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x170>x170</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x183>x183</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x183>x183</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 48<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x183>x183</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 11.45<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x203><a href=PostExecution_IR.html#x203>x203</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x136>x136</a>,addr=[<a href=PostExecution_IR.html#b113>b113</a>],ens=[<a href=PostExecution_IR.html#x202>x202</a>])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x119<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x204>x204</a>, <a href=PostExecution_IR.html#x206>x206</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x136})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x203>x203</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b113>b113</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b113>b113</a>:[<a href=PostExecution_IR.html#b113>b113</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b113>b113</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x203>x203</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b113>b113</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x203>x203</a>, <a href=PostExecution_IR.html#x200>x200</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x206>x206</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x206>x206</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 72<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x206>x206</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.6<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x137><a href=PostExecution_IR.html#x137>x137</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x62<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x143>x143</a>, <a href=PostExecution_IR.html#x147>x147</a>, <a href=PostExecution_IR.html#x167>x167</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x137>x137</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x167>x167</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x167>x167</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 3<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x167>x167</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x143>x143</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x143><a href=PostExecution_IR.html#x143>x143</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x137>x137</a>,data=<a href=PostExecution_IR.html#x141>x141</a>,ens=[<a href=PostExecution_IR.html#x142>x142</a>])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x68<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x146>x146</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x137}, writes={x137})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x143>x143</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x143>x143</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x146>x146</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x146>x146</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 10<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x146>x146</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x138><a href=PostExecution_IR.html#x138>x138</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x63<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x145>x145</a>, <a href=PostExecution_IR.html#x150>x150</a>, <a href=PostExecution_IR.html#x167>x167</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x138>x138</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x167>x167</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x167>x167</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x167>x167</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x150>x150</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x145>x145</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x145><a href=PostExecution_IR.html#x145>x145</a> = FIFOEnq(mem=<a href=PostExecution_IR.html#x138>x138</a>,data=<a href=PostExecution_IR.html#x144>x144</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x70<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x146>x146</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x138}, writes={x138})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x145>x145</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x145>x145</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x146>x146</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x146>x146</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 12<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x146>x146</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x150><a href=PostExecution_IR.html#x150>x150</a> = FIFODeq(mem=<a href=PostExecution_IR.html#x138>x138</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0035: x76<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x151>x151</a>, <a href=PostExecution_IR.html#x153>x153</a>, <a href=PostExecution_IR.html#x155>x155</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x138}, writes={x138})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x150>x150</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x150>x150</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x150>x150</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x155>x155</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x155>x155</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 18<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x155>x155</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x139><a href=PostExecution_IR.html#x139>x139</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: StreamIn[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x64<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x147>x147</a>, <a href=PostExecution_IR.html#x163>x163</a>, <a href=PostExecution_IR.html#x167>x167</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x139>x139</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x167>x167</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x167>x167</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x167>x167</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x163>x163</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x163><a href=PostExecution_IR.html#x163>x163</a> = StreamInRead(mem=<a href=PostExecution_IR.html#x139>x139</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Fix[TRUE,_16,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x92<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x164>x164</a>, <a href=PostExecution_IR.html#x165>x165</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x139}, writes={x139})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x163>x163</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b86>b86</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b86>b86</a>:[<a href=PostExecution_IR.html#b86>b86</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b86>b86</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x163>x163</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b86>b86</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x163>x163</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x165>x165</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x165>x165</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 31<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x165>x165</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x148><a href=PostExecution_IR.html#x148>x148</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x74<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x152>x152</a>, <a href=PostExecution_IR.html#x160>x160</a>, <a href=PostExecution_IR.html#x166>x166</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x148>x148</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x166>x166</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x166>x166</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 15<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x166>x166</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x160>x160</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x152>x152</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x152><a href=PostExecution_IR.html#x152>x152</a> = RegWrite(mem=<a href=PostExecution_IR.html#x148>x148</a>,data=<a href=PostExecution_IR.html#x151>x151</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x80<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x155>x155</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x148}, writes={x148})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x152>x152</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x152>x152</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x150>x150</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x155>x155</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x155>x155</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 20<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x155>x155</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x160><a href=PostExecution_IR.html#x160>x160</a> = RegRead(mem=<a href=PostExecution_IR.html#x148>x148</a>)</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x89<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x161>x161</a>, <a href=PostExecution_IR.html#x165>x165</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x148})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x160>x160</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x160>x160</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x160>x160</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x165>x165</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x165>x165</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 28<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x165>x165</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x149><a href=PostExecution_IR.html#x149>x149</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x75<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x154>x154</a>, <a href=PostExecution_IR.html#x156>x156</a>, <a href=PostExecution_IR.html#x166>x166</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x149>x149</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x166>x166</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x166>x166</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 16<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x166>x166</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x156>x156</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x154>x154</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x154><a href=PostExecution_IR.html#x154>x154</a> = RegWrite(mem=<a href=PostExecution_IR.html#x149>x149</a>,data=<a href=PostExecution_IR.html#x153>x153</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x82<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x155>x155</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x149}, writes={x149})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x154>x154</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x154>x154</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x150>x150</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x155>x155</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x155>x155</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 22<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x155>x155</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x156><a href=PostExecution_IR.html#x156>x156</a> = RegRead(mem=<a href=PostExecution_IR.html#x149>x149</a>)</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x129, 0031: x84<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x157>x157</a>, <a href=PostExecution_IR.html#x166>x166</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x149})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x156>x156</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x153>x153</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x153>x153</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x156>x156</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x156>x156</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x166>x166</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x165>x165</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 23<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x165>x165</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x184><a href=PostExecution_IR.html#x184>x184</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x97<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x192>x192</a>, <a href=PostExecution_IR.html#x208>x208</a>, <a href=PostExecution_IR.html#x212>x212</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x184>x184</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x212>x212</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x212>x212</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 50<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x212>x212</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x192>x192</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x192><a href=PostExecution_IR.html#x192>x192</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x184>x184</a>,data=<a href=PostExecution_IR.html#x190>x190</a>,ens=[<a href=PostExecution_IR.html#x191>x191</a>])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x106<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x195>x195</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x184}, writes={x184})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x192>x192</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x192>x192</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x195>x195</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x195>x195</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 61<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x195>x195</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x185><a href=PostExecution_IR.html#x185>x185</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Fix[TRUE,_16,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0035: x98<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x205>x205</a>, <a href=PostExecution_IR.html#x208>x208</a>, <a href=PostExecution_IR.html#x212>x212</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x185>x185</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x212>x212</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x212>x212</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 51<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x212>x212</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x205>x205</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x205><a href=PostExecution_IR.html#x205>x205</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x185>x185</a>,data=<a href=PostExecution_IR.html#x204>x204</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x121<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x206>x206</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x185}, writes={x185})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x205>x205</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b113>b113</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b113>b113</a>:[<a href=PostExecution_IR.html#b113>b113</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b113>b113</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x205>x205</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b113>b113</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x203>x203</a>, <a href=PostExecution_IR.html#x200>x200</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x206>x206</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x206>x206</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 74<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x206>x206</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 4.6<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x186><a href=PostExecution_IR.html#x186>x186</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0035: x99<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x208>x208</a>, <a href=PostExecution_IR.html#x209>x209</a>, <a href=PostExecution_IR.html#x212>x212</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x186>x186</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x212>x212</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x212>x212</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 52<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x212>x212</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x209>x209</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x209><a href=PostExecution_IR.html#x209>x209</a> = StreamInRead(mem=<a href=PostExecution_IR.html#x186>x186</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x125<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x210>x210</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x186}, writes={x186})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x209>x209</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x209>x209</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x209>x209</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x210>x210</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x210>x210</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 77<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x210>x210</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x187><a href=PostExecution_IR.html#x187>x187</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x101<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x193>x193</a>, <a href=PostExecution_IR.html#x200>x200</a>, <a href=PostExecution_IR.html#x207>x207</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x187>x187</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x207>x207</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x207>x207</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 55<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x207>x207</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x200>x200</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x193>x193</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x193><a href=PostExecution_IR.html#x193>x193</a> = RegWrite(mem=<a href=PostExecution_IR.html#x187>x187</a>,data=9,ens=[])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x108<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x195>x195</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x187}, writes={x187})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x193>x193</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x193>x193</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x195>x195</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x195>x195</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 62<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x195>x195</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x200><a href=PostExecution_IR.html#x200>x200</a> = RegRead(mem=<a href=PostExecution_IR.html#x187>x187</a>)</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x116<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x201>x201</a>, <a href=PostExecution_IR.html#x206>x206</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x187})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x200>x200</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x200>x200</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x200>x200</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x206>x206</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x206>x206</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 69<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x206>x206</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x188><a href=PostExecution_IR.html#x188>x188</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x102<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x194>x194</a>, <a href=PostExecution_IR.html#x196>x196</a>, <a href=PostExecution_IR.html#x207>x207</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x188>x188</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x207>x207</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x207>x207</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 56<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x207>x207</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x196>x196</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x194>x194</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x194><a href=PostExecution_IR.html#x194>x194</a> = RegWrite(mem=<a href=PostExecution_IR.html#x188>x188</a>,data=21,ens=[])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x109<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x195>x195</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x188}, writes={x188})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x194>x194</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x194>x194</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x195>x195</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x195>x195</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 63<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x195>x195</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x196><a href=PostExecution_IR.html#x196>x196</a> = RegRead(mem=<a href=PostExecution_IR.html#x188>x188</a>)</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x130, 0031: x111<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x197>x197</a>, <a href=PostExecution_IR.html#x207>x207</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x188})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x196>x196</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=21),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x196>x196</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x196>x196</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x207>x207</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x206>x206</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 64<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x206>x206</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x250><a href=IR.html#x250>x250</a> = DRAMHostNew(dims=[9],zero=0)</h3>
<text><strong>Name</strong>: inDRAM<br></text>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:16:25<br></text>
<text><strong>Type</strong>: DRAM1[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x132, 0035: x2<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x252>x252</a>, <a href=IR.html#x258>x258</a>, <a href=IR.html#x260>x260</a>, <a href=IR.html#x265>x265</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x250>x250</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x251><a href=IR.html#x251>x251</a> = DRAMHostNew(dims=[9],zero=0)</h3>
<text><strong>Name</strong>: outDRAM<br></text>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:17:26<br></text>
<text><strong>Type</strong>: DRAM1[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x133, 0035: x3<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x314>x314</a>, <a href=IR.html#x316>x316</a>, <a href=IR.html#x336>x336</a>, <a href=IR.html#x343>x343</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x251>x251</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x253><a href=IR.html#x253>x253</a> = SRAMNew(dims=[9],evidence$1=SRAM1[Fix[TRUE,_16,_8]])</h3>
<text><strong>Name</strong>: inSRAM_0<br></text>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:22:27<br></text>
<text><strong>Type</strong>: SRAM1[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x135, 0035: x5<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x286>x286</a>, <a href=IR.html#x294>x294</a>, <a href=IR.html#x213>x213</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x253>x253</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x213>x213</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x213>x213</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x213>x213</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x135>x135</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x294>x294</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x286>x286</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x286><a href=IR.html#x286>x286</a> = SRAMBankedWrite(mem=<a href=IR.html#x253>x253</a>,data=[<a href=IR.html#x285>x285</a>],bank=[[0]],ofs=[<a href=IR.html#x378>x378</a>],enss=[[<a href=IR.html#x377>x377</a>, <a href=IR.html#x379>x379</a>]])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x287>x287</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x253}, writes={x253})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x286>x286</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x284>x284</a>, <a href=IR.html#x281>x281</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x287>x287</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x287>x287</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 32<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x287>x287</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x164>x164</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x294><a href=IR.html#x294>x294</a> = SRAMBankedRead(mem=<a href=IR.html#x253>x253</a>,bank=[[0]],ofs=[<a href=IR.html#b292>b292</a>],enss=[[<a href=IR.html#b293>b293</a>]],evidence$4=Vec[Fix[TRUE,_16,_8]])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:28:23<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x295>x295</a>, <a href=IR.html#x308>x308</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x253})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x294>x294</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x294>x294</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x308>x308</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x308>x308</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 36<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x308>x308</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x170>x170</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x254><a href=IR.html#x254>x254</a> = SRAMNew(dims=[9],evidence$1=SRAM1[Fix[TRUE,_16,_8]])</h3>
<text><strong>Name</strong>: outSRAM_0<br></text>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:23:28<br></text>
<text><strong>Type</strong>: SRAM1[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x136, 0035: x6<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x307>x307</a>, <a href=IR.html#x330>x330</a>, <a href=IR.html#x213>x213</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x254>x254</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x213>x213</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x213>x213</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x213>x213</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x136>x136</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x330>x330</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x307>x307</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x307><a href=IR.html#x307>x307</a> = SRAMBankedWrite(mem=<a href=IR.html#x254>x254</a>,data=[<a href=IR.html#x306>x306</a>],bank=[[0]],ofs=[<a href=IR.html#x382>x382</a>],enss=[[<a href=IR.html#x383>x383</a>]])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:33:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x308>x308</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x254}, writes={x254})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x307>x307</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x294>x294</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x308>x308</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x308>x308</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 48<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x308>x308</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x182>x182</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 6.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x330><a href=IR.html#x330>x330</a> = SRAMBankedRead(mem=<a href=IR.html#x254>x254</a>,bank=[[0]],ofs=[<a href=IR.html#b324>b324</a>],enss=[[<a href=IR.html#x329>x329</a>, <a href=IR.html#b325>b325</a>]],evidence$4=Vec[Fix[TRUE,_16,_8]])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x331>x331</a>, <a href=IR.html#x334>x334</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x254})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x330>x330</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x330>x330</a>, <a href=IR.html#x327>x327</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x334>x334</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x334>x334</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 72<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x334>x334</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x203>x203</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.6<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x255><a href=IR.html#x255>x255</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0055: x137, 0035: x62<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x261>x261</a>, <a href=IR.html#x265>x265</a>, <a href=IR.html#x289>x289</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x255>x255</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x289>x289</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x289>x289</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 3<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x289>x289</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x261>x261</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x261><a href=IR.html#x261>x261</a> = StreamOutBankedWrite(mem=<a href=IR.html#x255>x255</a>,data=[<a href=IR.html#x259>x259</a>],enss=[[<a href=IR.html#x260>x260</a>]])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x264>x264</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x255}, writes={x255})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x255>x255</a>, <a href=IR.html#x259>x259</a>, <a href=IR.html#x260>x260</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x261>x261</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x264>x264</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x264>x264</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 10<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x264>x264</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x143>x143</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x256><a href=IR.html#x256>x256</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0055: x138, 0035: x63<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x263>x263</a>, <a href=IR.html#x268>x268</a>, <a href=IR.html#x289>x289</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x256>x256</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x289>x289</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x289>x289</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x289>x289</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x138>x138</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x268>x268</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x263>x263</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x263><a href=IR.html#x263>x263</a> = FIFOBankedEnq(mem=<a href=IR.html#x256>x256</a>,data=[<a href=IR.html#x262>x262</a>],enss=[[true]])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x264>x264</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x256}, writes={x256})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x256>x256</a>, <a href=IR.html#x262>x262</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x263>x263</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x264>x264</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x264>x264</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 12<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x264>x264</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x145>x145</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x268><a href=IR.html#x268>x268</a> = FIFOBankedDeq(mem=<a href=IR.html#x256>x256</a>,enss=[[true]],evidence$15=Vec[IssuedCmd])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Vec[IssuedCmd]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x269>x269</a>, <a href=IR.html#x274>x274</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x256}, writes={x256})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x256>x256</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x268>x268</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x268>x268</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x274>x274</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x274>x274</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 18<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x274>x274</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x150>x150</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x257><a href=IR.html#x257>x257</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: StreamIn[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x139, 0035: x64<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x265>x265</a>, <a href=IR.html#x284>x284</a>, <a href=IR.html#x289>x289</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x257>x257</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x289>x289</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x289>x289</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x289>x289</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x284>x284</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x284><a href=IR.html#x284>x284</a> = StreamInBankedRead(mem=<a href=IR.html#x257>x257</a>,enss=[[<a href=IR.html#b279>b279</a>]])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_16,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x376>x376</a>, <a href=IR.html#x287>x287</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x257}, writes={x257})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x257>x257</a>, <a href=IR.html#b279>b279</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x284>x284</a>, <a href=IR.html#x376>x376</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x284>x284</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x287>x287</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x287>x287</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 31<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x287>x287</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x163>x163</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x266><a href=IR.html#x266>x266</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x148, 0035: x74<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x271>x271</a>, <a href=IR.html#x281>x281</a>, <a href=IR.html#x288>x288</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x266>x266</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x288>x288</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x288>x288</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 15<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x288>x288</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x148>x148</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x281>x281</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x271>x271</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x271><a href=IR.html#x271>x271</a> = RegWrite(mem=<a href=IR.html#x266>x266</a>,data=<a href=IR.html#x270>x270</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x274>x274</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x266}, writes={x266})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x266>x266</a>, <a href=IR.html#x270>x270</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x271>x271</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x268>x268</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x274>x274</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x274>x274</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 20<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x274>x274</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x152>x152</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x281><a href=IR.html#x281>x281</a> = RegRead(mem=<a href=IR.html#x266>x266</a>)</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x282>x282</a>, <a href=IR.html#x287>x287</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x266})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x266>x266</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x281>x281</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x281>x281</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x287>x287</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x287>x287</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 28<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x287>x287</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x160>x160</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x267><a href=IR.html#x267>x267</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x149, 0035: x75<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x273>x273</a>, <a href=IR.html#x371>x371</a>, <a href=IR.html#x288>x288</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x267>x267</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x288>x288</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x288>x288</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 16<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x288>x288</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x149>x149</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x371>x371</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x273>x273</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x273><a href=IR.html#x273>x273</a> = RegWrite(mem=<a href=IR.html#x267>x267</a>,data=<a href=IR.html#x272>x272</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x274>x274</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x267}, writes={x267})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x267>x267</a>, <a href=IR.html#x272>x272</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x273>x273</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x268>x268</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x274>x274</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x274>x274</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 22<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x274>x274</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x154>x154</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x371><a href=IR.html#x371>x371</a> = RegRead(mem=<a href=IR.html#x267>x267</a>)</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:25:14<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x275<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x276>x276</a>, <a href=IR.html#x288>x288</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x267})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x371>x371</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x371>x371</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x288>x288</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x287>x287</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 23<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x287>x287</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x156>x156</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x309><a href=IR.html#x309>x309</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0055: x184, 0035: x97<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x317>x317</a>, <a href=IR.html#x336>x336</a>, <a href=IR.html#x341>x341</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x309>x309</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x341>x341</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x341>x341</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 50<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x341>x341</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x317>x317</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x317><a href=IR.html#x317>x317</a> = StreamOutBankedWrite(mem=<a href=IR.html#x309>x309</a>,data=[<a href=IR.html#x315>x315</a>],enss=[[<a href=IR.html#x316>x316</a>]])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x320>x320</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x309}, writes={x309})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x309>x309</a>, <a href=IR.html#x315>x315</a>, <a href=IR.html#x316>x316</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x317>x317</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x320>x320</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x320>x320</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 61<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x320>x320</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x192>x192</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x310><a href=IR.html#x310>x310</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Fix[TRUE,_16,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0055: x185, 0035: x98<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x333>x333</a>, <a href=IR.html#x336>x336</a>, <a href=IR.html#x341>x341</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x310>x310</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x341>x341</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x341>x341</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 51<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x341>x341</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x333>x333</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x333><a href=IR.html#x333>x333</a> = StreamOutBankedWrite(mem=<a href=IR.html#x310>x310</a>,data=[<a href=IR.html#x332>x332</a>],enss=[[<a href=IR.html#x385>x385</a>]])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x334>x334</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x310}, writes={x310})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x310>x310</a>, <a href=IR.html#x332>x332</a>, <a href=IR.html#x385>x385</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x333>x333</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x330>x330</a>, <a href=IR.html#x327>x327</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x334>x334</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x334>x334</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 74<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x334>x334</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x205>x205</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.6<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x311><a href=IR.html#x311>x311</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0055: x186, 0035: x99<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x336>x336</a>, <a href=IR.html#x337>x337</a>, <a href=IR.html#x341>x341</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x311>x311</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x341>x341</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x341>x341</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 52<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x341>x341</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x337>x337</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x337><a href=IR.html#x337>x337</a> = StreamInBankedRead(mem=<a href=IR.html#x311>x311</a>,enss=[[]])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Vec[Bit]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x339>x339</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x311}, writes={x311})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x311>x311</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x337>x337</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x337>x337</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x339>x339</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x339>x339</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 77<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x339>x339</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x209>x209</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x312><a href=IR.html#x312>x312</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x187, 0035: x101<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x318>x318</a>, <a href=IR.html#x327>x327</a>, <a href=IR.html#x335>x335</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x312>x312</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x335>x335</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x335>x335</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 55<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x335>x335</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x187>x187</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x327>x327</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x318>x318</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x318><a href=IR.html#x318>x318</a> = RegWrite(mem=<a href=IR.html#x312>x312</a>,data=9,ens=[])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x320>x320</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x312}, writes={x312})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x312>x312</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x318>x318</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x320>x320</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x320>x320</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 62<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x320>x320</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x193>x193</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x327><a href=IR.html#x327>x327</a> = RegRead(mem=<a href=IR.html#x312>x312</a>)</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x328>x328</a>, <a href=IR.html#x334>x334</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x312})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x312>x312</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x327>x327</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x327>x327</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x334>x334</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x334>x334</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 69<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x334>x334</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x200>x200</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x313><a href=IR.html#x313>x313</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x188, 0035: x102<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x319>x319</a>, <a href=IR.html#x372>x372</a>, <a href=IR.html#x335>x335</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x313>x313</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x335>x335</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x335>x335</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 56<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x335>x335</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x188>x188</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x372>x372</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x319>x319</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x319><a href=IR.html#x319>x319</a> = RegWrite(mem=<a href=IR.html#x313>x313</a>,data=21,ens=[])</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x320>x320</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x313}, writes={x313})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x313>x313</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x319>x319</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x320>x320</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x320>x320</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 63<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x320>x320</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x194>x194</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x372><a href=IR.html#x372>x372</a> = RegRead(mem=<a href=IR.html#x313>x313</a>)</h3>
<text><strong>SrcCtx</strong>: QuantizeKernelTest.scala:36:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x321<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x322>x322</a>, <a href=IR.html#x335>x335</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x313})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x372>x372</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x372>x372</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x335>x335</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x334>x334</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 64<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x334>x334</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x196>x196</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
