#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Aug 29 15:07:42 2025
# Process ID         : 13160
# Current directory  : C:/Users/student/Documents/Test/GAN_Malware/HDC_Verilog/HDC_Verilog.runs/synth_1
# Command line       : vivado.exe -log top_inference_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_inference_wrapper.tcl
# Log file           : C:/Users/student/Documents/Test/GAN_Malware/HDC_Verilog/HDC_Verilog.runs/synth_1/top_inference_wrapper.vds
# Journal file       : C:/Users/student/Documents/Test/GAN_Malware/HDC_Verilog/HDC_Verilog.runs/synth_1\vivado.jou
# Running On         : DESKTOP-AQRALDA
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : Intel(R) Core(TM) i5-2400 CPU @ 3.10GHz
# CPU Frequency      : 3093 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 8561 MB
# Swap memory        : 1578 MB
# Total Virtual      : 10140 MB
# Available Virtual  : 3530 MB
#-----------------------------------------------------------
source top_inference_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 618.504 ; gain = 189.062
Command: read_checkpoint -auto_incremental -incremental C:/Users/student/Documents/Test/GAN_Malware/HDC_Verilog/HDC_Verilog.srcs/utils_1/imports/synth_1/top_inference_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/student/Documents/Test/GAN_Malware/HDC_Verilog/HDC_Verilog.srcs/utils_1/imports/synth_1/top_inference_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_inference_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5348
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1292.555 ; gain = 470.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_inference_wrapper' [C:/Users/student/Documents/Test/GAN_Malware/HDC_Verilog/HDC_Verilog.srcs/sources_1/new/top_inference_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'inference_core' [C:/Users/student/Documents/Test/GAN_Malware/HDC_Verilog/HDC_Verilog.srcs/sources_1/new/inference_core.v:3]
	Parameter D bound to: 1024 - type: integer 
	Parameter CHUNK bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xor_bundle' [C:/Users/student/Documents/Test/GAN_Malware/HDC_Verilog/HDC_Verilog.srcs/sources_1/new/xor_bundle.v:3]
	Parameter D bound to: 1024 - type: integer 
	Parameter CHUNK bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xor_bundle' (0#1) [C:/Users/student/Documents/Test/GAN_Malware/HDC_Verilog/HDC_Verilog.srcs/sources_1/new/xor_bundle.v:3]
INFO: [Synth 8-6157] synthesizing module 'hamming_similarity' [C:/Users/student/Documents/Test/GAN_Malware/HDC_Verilog/HDC_Verilog.srcs/sources_1/new/hamming_similarity.v:3]
	Parameter D bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hamming_similarity' (0#1) [C:/Users/student/Documents/Test/GAN_Malware/HDC_Verilog/HDC_Verilog.srcs/sources_1/new/hamming_similarity.v:3]
INFO: [Synth 8-6155] done synthesizing module 'inference_core' (0#1) [C:/Users/student/Documents/Test/GAN_Malware/HDC_Verilog/HDC_Verilog.srcs/sources_1/new/inference_core.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_inference_wrapper' (0#1) [C:/Users/student/Documents/Test/GAN_Malware/HDC_Verilog/HDC_Verilog.srcs/sources_1/new/top_inference_wrapper.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2099.590 ; gain = 1277.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 2099.590 ; gain = 1277.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 2099.590 ; gain = 1277.109
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2099.590 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/student/Documents/Test/GAN_Malware/HDC_Verilog/HDC_Verilog.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [C:/Users/student/Documents/Test/GAN_Malware/HDC_Verilog/HDC_Verilog.srcs/constrs_1/new/clock.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2353.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 2353.422 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:05 ; elapsed = 00:01:57 . Memory (MB): peak = 2353.422 ; gain = 1530.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:05 ; elapsed = 00:01:57 . Memory (MB): peak = 2353.422 ; gain = 1530.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:01:57 . Memory (MB): peak = 2353.422 ; gain = 1530.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:35 ; elapsed = 00:02:28 . Memory (MB): peak = 2353.422 ; gain = 1530.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  10 Input   32 Bit       Adders := 1024  
	1024 Input   11 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 10240 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:57 ; elapsed = 00:05:52 . Memory (MB): peak = 2353.422 ; gain = 1530.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:08 ; elapsed = 00:06:04 . Memory (MB): peak = 2353.422 ; gain = 1530.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:10 ; elapsed = 00:06:05 . Memory (MB): peak = 2353.422 ; gain = 1530.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:10 ; elapsed = 00:06:06 . Memory (MB): peak = 2353.422 ; gain = 1530.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:16 ; elapsed = 00:06:12 . Memory (MB): peak = 2353.422 ; gain = 1530.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:16 ; elapsed = 00:06:12 . Memory (MB): peak = 2353.422 ; gain = 1530.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:16 ; elapsed = 00:06:13 . Memory (MB): peak = 2353.422 ; gain = 1530.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:16 ; elapsed = 00:06:13 . Memory (MB): peak = 2353.422 ; gain = 1530.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:16 ; elapsed = 00:06:13 . Memory (MB): peak = 2353.422 ; gain = 1530.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:16 ; elapsed = 00:06:13 . Memory (MB): peak = 2353.422 ; gain = 1530.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     6|
|4     |LUT2   |     2|
|5     |LUT4   |    10|
|6     |FDCE   |    24|
|7     |IBUF   |     2|
|8     |OBUF   |    34|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:16 ; elapsed = 00:06:13 . Memory (MB): peak = 2353.422 ; gain = 1530.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:28 ; elapsed = 00:05:19 . Memory (MB): peak = 2353.422 ; gain = 1277.109
Synthesis Optimization Complete : Time (s): cpu = 00:05:17 ; elapsed = 00:06:15 . Memory (MB): peak = 2353.422 ; gain = 1530.941
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2353.422 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2353.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ac8c8ee6
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:24 ; elapsed = 00:06:24 . Memory (MB): peak = 2353.422 ; gain = 1730.062
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2353.422 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/student/Documents/Test/GAN_Malware/HDC_Verilog/HDC_Verilog.runs/synth_1/top_inference_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_inference_wrapper_utilization_synth.rpt -pb top_inference_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 29 15:14:26 2025...
