{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 22:21:22 2023 " "Info: Processing started: Thu May 11 22:21:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off My_Extende_Function_Level_Two_Overall_Design_5_2 -c My_Extende_Function_Level_Two_Overall_Design_5_2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off My_Extende_Function_Level_Two_Overall_Design_5_2 -c My_Extende_Function_Level_Two_Overall_Design_5_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "My_Extende_Function_Level_Two_Overall_Design_5_2 EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"My_Extende_Function_Level_Two_Overall_Design_5_2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 129 " "Warning: No exact pin location assignment(s) for 33 pins of 129 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ0 " "Info: Pin RZ0 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ0 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 136 672 848 152 "RZ0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ1 " "Info: Pin RZ1 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ1 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 152 672 848 168 "RZ1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ2 " "Info: Pin RZ2 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ2 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 168 672 848 184 "RZ2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ3 " "Info: Pin RZ3 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ3 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 184 672 848 200 "RZ3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ4 " "Info: Pin RZ4 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ4 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 200 672 848 216 "RZ4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ5 " "Info: Pin RZ5 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ5 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 216 672 848 232 "RZ5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ6 " "Info: Pin RZ6 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ6 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 232 672 848 248 "RZ6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ7 " "Info: Pin RZ7 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ7 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 248 672 848 264 "RZ7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X0 " "Info: Pin X0 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X0 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 144 3152 3328 160 "X0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X1 " "Info: Pin X1 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X1 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 160 3152 3328 176 "X1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X2 " "Info: Pin X2 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X2 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 176 3152 3328 192 "X2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X3 " "Info: Pin X3 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X3 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 192 3152 3328 208 "X3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X4 " "Info: Pin X4 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X4 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 208 3152 3328 224 "X4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X5 " "Info: Pin X5 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X5 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 224 3152 3328 240 "X5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X6 " "Info: Pin X6 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X6 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 240 3152 3328 256 "X6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X7 " "Info: Pin X7 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X7 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 256 3152 3328 272 "X7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR7 " "Info: Pin MAR7 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR7 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 328 6704 6880 344 "MAR7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR6 " "Info: Pin MAR6 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR6 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 344 6704 6880 360 "MAR6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR5 " "Info: Pin MAR5 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR5 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 360 6704 6880 376 "MAR5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR4 " "Info: Pin MAR4 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR4 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 376 6704 6880 392 "MAR4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR3 " "Info: Pin MAR3 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR3 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 392 6704 6880 408 "MAR3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR2 " "Info: Pin MAR2 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR2 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 408 6704 6880 424 "MAR2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR1 " "Info: Pin MAR1 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR1 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 424 6704 6880 440 "MAR1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR0 " "Info: Pin MAR0 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR0 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 440 6704 6880 456 "MAR0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YB0 " "Info: Pin YB0 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YB0 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 528 2336 2512 544 "YB0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YB0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YB1 " "Info: Pin YB1 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YB1 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 544 2336 2512 560 "YB1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YB1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YB2 " "Info: Pin YB2 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YB2 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 560 2336 2512 576 "YB2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YB2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YB4 " "Info: Pin YB4 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YB4 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 576 2336 2512 592 "YB4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YB4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YB6 " "Info: Pin YB6 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YB6 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 608 2336 2512 624 "YB6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YB6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YB7 " "Info: Pin YB7 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YB7 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 624 2336 2512 640 "YB7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YB7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YB3 " "Info: Pin YB3 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YB3 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 640 2336 2512 656 "YB3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YB3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YB5 " "Info: Pin YB5 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YB5 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 592 2336 2512 608 "YB5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YB5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SYM " "Info: Pin SYM not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SYM } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 744 1680 1856 760 "SYM" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYM } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst  " "Info: Automatically promoted node inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -368 1944 2008 -320 "inst" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst26  " "Info: Automatically promoted node inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst26 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst34  " "Info: Automatically promoted node inst34 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPR2 " "Info: Destination node CPR2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { CPR2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR2" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 336 1792 1968 352 "CPR2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -320 1944 2008 -272 "inst34" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst34 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst35  " "Info: Automatically promoted node inst35 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -272 1944 2008 -224 "inst35" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst35 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst37  " "Info: Automatically promoted node inst37 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst37 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst41  " "Info: Automatically promoted node inst41 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 80 3520 3568 144 "inst41" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst41 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst42  " "Info: Automatically promoted node inst42 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 2600 2648 96 "inst42" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst42 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst44  " "Info: Automatically promoted node inst44 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 24 6256 6304 88 "inst44" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst44 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "33 unused 3.3V 0 33 0 " "Info: Number of I/O pins in group: 33 (unused VREF, 3.3V VCCIO, 0 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 19 13 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 31 4 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  4 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 32 3 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  3 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 16 20 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "11.744 ns register register " "Info: Estimated most critical path is register to register delay of 11.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst10 1 REG LAB_X28_Y6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X28_Y6; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst10 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 456 320 384 536 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.647 ns) 1.560 ns My_4_register_group:Reg_Group\|My_8_bit_four_plexer:TO_A_PLEXER\|My_8_bit_double_plexer:2To1\|inst38~89 2 COMB LAB_X25_Y6 1 " "Info: 2: + IC(0.913 ns) + CELL(0.647 ns) = 1.560 ns; Loc. = LAB_X25_Y6; Fanout = 1; COMB Node = 'My_4_register_group:Reg_Group\|My_8_bit_four_plexer:TO_A_PLEXER\|My_8_bit_double_plexer:2To1\|inst38~89'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst10 My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_A_PLEXER|My_8_bit_double_plexer:2To1|inst38~89 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_double_plexer.bdf" { { 888 1136 1200 936 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 2.371 ns My_4_register_group:Reg_Group\|My_8_bit_four_plexer:TO_A_PLEXER\|My_8_bit_double_plexer:2To1\|inst38~90 3 COMB LAB_X25_Y6 3 " "Info: 3: + IC(0.605 ns) + CELL(0.206 ns) = 2.371 ns; Loc. = LAB_X25_Y6; Fanout = 3; COMB Node = 'My_4_register_group:Reg_Group\|My_8_bit_four_plexer:TO_A_PLEXER\|My_8_bit_double_plexer:2To1\|inst38~90'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_A_PLEXER|My_8_bit_double_plexer:2To1|inst38~89 My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_A_PLEXER|My_8_bit_double_plexer:2To1|inst38~90 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_double_plexer.bdf" { { 888 1136 1200 936 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 3.182 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst50~110 4 COMB LAB_X25_Y6 3 " "Info: 4: + IC(0.187 ns) + CELL(0.624 ns) = 3.182 ns; Loc. = LAB_X25_Y6; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst50~110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_A_PLEXER|My_8_bit_double_plexer:2To1|inst38~90 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst50~110 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_double_plexer.bdf" { { 864 1016 1080 912 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.206 ns) 4.720 ns My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63 5 COMB LAB_X26_Y4 4 " "Info: 5: + IC(1.332 ns) + CELL(0.206 ns) = 4.720 ns; Loc. = LAB_X26_Y4; Fanout = 4; COMB Node = 'My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst50~110 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 56 1128 1192 128 "63" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.370 ns) 6.214 ns My_ALU:ALU\|74181:inst1\|46~309 6 COMB LAB_X28_Y4 1 " "Info: 6: + IC(1.124 ns) + CELL(0.370 ns) = 6.214 ns; Loc. = LAB_X28_Y4; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|46~309'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 7.025 ns My_ALU:ALU\|74181:inst1\|43 7 COMB LAB_X28_Y4 3 " "Info: 7: + IC(0.160 ns) + CELL(0.651 ns) = 7.025 ns; Loc. = LAB_X28_Y4; Fanout = 3; COMB Node = 'My_ALU:ALU\|74181:inst1\|43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.370 ns) 8.519 ns My_ALU:ALU\|74181:inst1\|74~82 8 COMB LAB_X26_Y4 1 " "Info: 8: + IC(1.124 ns) + CELL(0.370 ns) = 8.519 ns; Loc. = LAB_X26_Y4; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 9.330 ns My_ALU:ALU\|74181:inst1\|74~83 9 COMB LAB_X26_Y4 2 " "Info: 9: + IC(0.160 ns) + CELL(0.651 ns) = 9.330 ns; Loc. = LAB_X26_Y4; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~83'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.651 ns) 10.825 ns My_ALU:ALU\|74181:inst1\|74~84 10 COMB LAB_X29_Y4 1 " "Info: 10: + IC(0.844 ns) + CELL(0.651 ns) = 10.825 ns; Loc. = LAB_X29_Y4; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~84'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|74~84 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 11.636 ns My_8_bit_shifter:SHIFTER\|inst28~10 11 COMB LAB_X29_Y4 1 " "Info: 11: + IC(0.441 ns) + CELL(0.370 ns) = 11.636 ns; Loc. = LAB_X29_Y4; Fanout = 1; COMB Node = 'My_8_bit_shifter:SHIFTER\|inst28~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { My_ALU:ALU|74181:inst1|74~84 My_8_bit_shifter:SHIFTER|inst28~10 } "NODE_NAME" } } { "My_8_bit_shifter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_shifter.bdf" { { 464 912 976 512 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.744 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 12 REG LAB_X29_Y4 8 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 11.744 ns; Loc. = LAB_X29_Y4; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.854 ns ( 41.33 % ) " "Info: Total cell delay = 4.854 ns ( 41.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.890 ns ( 58.67 % ) " "Info: Total interconnect delay = 6.890 ns ( 58.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.744 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst10 My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_A_PLEXER|My_8_bit_double_plexer:2To1|inst38~89 My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_A_PLEXER|My_8_bit_double_plexer:2To1|inst38~90 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst50~110 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|74~84 My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "1 784 " "Info: 1 (of 784) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X23_Y0 X34_Y9 " "Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X23_Y0 to location X34_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "102 " "Warning: Found 102 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-DATA7 0 " "Info: Pin \"RAM-DATA7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-DATA6 0 " "Info: Pin \"RAM-DATA6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-DATA5 0 " "Info: Pin \"RAM-DATA5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-DATA4 0 " "Info: Pin \"RAM-DATA4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-DATA3 0 " "Info: Pin \"RAM-DATA3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-DATA2 0 " "Info: Pin \"RAM-DATA2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-DATA1 0 " "Info: Pin \"RAM-DATA1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-DATA0 0 " "Info: Pin \"RAM-DATA0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_ADDRESS7 0 " "Info: Pin \"RAM_ADDRESS7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_ADDRESS6 0 " "Info: Pin \"RAM_ADDRESS6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_ADDRESS4 0 " "Info: Pin \"RAM_ADDRESS4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_ADDRESS3 0 " "Info: Pin \"RAM_ADDRESS3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_ADDRESS2 0 " "Info: Pin \"RAM_ADDRESS2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_ADDRESS1 0 " "Info: Pin \"RAM_ADDRESS1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_ADDRESS0 0 " "Info: Pin \"RAM_ADDRESS0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPuIR 0 " "Info: Pin \"CPuIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uRD 0 " "Info: Pin \"uRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WRY 0 " "Info: Pin \"WRY\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDY 0 " "Info: Pin \"RDY\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM_ADDRESS0 0 " "Info: Pin \"ROM_ADDRESS0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM_ADDRESS1 0 " "Info: Pin \"ROM_ADDRESS1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM_ADDRESS2 0 " "Info: Pin \"ROM_ADDRESS2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM_ADDRESS3 0 " "Info: Pin \"ROM_ADDRESS3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM_ADDRESS4 0 " "Info: Pin \"ROM_ADDRESS4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM_ADDRESS5 0 " "Info: Pin \"ROM_ADDRESS5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM_ADDRESS6 0 " "Info: Pin \"ROM_ADDRESS6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM_ADDRESS7 0 " "Info: Pin \"ROM_ADDRESS7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC0 0 " "Info: Pin \"PC0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC2 0 " "Info: Pin \"PC2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC3 0 " "Info: Pin \"PC3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC4 0 " "Info: Pin \"PC4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC5 0 " "Info: Pin \"PC5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC6 0 " "Info: Pin \"PC6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC7 0 " "Info: Pin \"PC7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC1 0 " "Info: Pin \"PC1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ0 0 " "Info: Pin \"RZ0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ1 0 " "Info: Pin \"RZ1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ2 0 " "Info: Pin \"RZ2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ3 0 " "Info: Pin \"RZ3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ4 0 " "Info: Pin \"RZ4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ5 0 " "Info: Pin \"RZ5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ6 0 " "Info: Pin \"RZ6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ7 0 " "Info: Pin \"RZ7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X0 0 " "Info: Pin \"X0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X1 0 " "Info: Pin \"X1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X2 0 " "Info: Pin \"X2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X3 0 " "Info: Pin \"X3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X4 0 " "Info: Pin \"X4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X5 0 " "Info: Pin \"X5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X6 0 " "Info: Pin \"X6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X7 0 " "Info: Pin \"X7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR7 0 " "Info: Pin \"MDR7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR6 0 " "Info: Pin \"MDR6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR5 0 " "Info: Pin \"MDR5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR4 0 " "Info: Pin \"MDR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR3 0 " "Info: Pin \"MDR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR2 0 " "Info: Pin \"MDR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR1 0 " "Info: Pin \"MDR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR0 0 " "Info: Pin \"MDR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR7 0 " "Info: Pin \"MAR7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR6 0 " "Info: Pin \"MAR6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR5 0 " "Info: Pin \"MAR5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR4 0 " "Info: Pin \"MAR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR3 0 " "Info: Pin \"MAR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR2 0 " "Info: Pin \"MAR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR1 0 " "Info: Pin \"MAR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR0 0 " "Info: Pin \"MAR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS7 0 " "Info: Pin \"BUS7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS6 0 " "Info: Pin \"BUS6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS5 0 " "Info: Pin \"BUS5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS4 0 " "Info: Pin \"BUS4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS3 0 " "Info: Pin \"BUS3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS2 0 " "Info: Pin \"BUS2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS1 0 " "Info: Pin \"BUS1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS0 0 " "Info: Pin \"BUS0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_ADDRESS5 0 " "Info: Pin \"RAM_ADDRESS5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMPLE7 0 " "Info: Pin \"COMPLE7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMPLE6 0 " "Info: Pin \"COMPLE6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMPLE5 0 " "Info: Pin \"COMPLE5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMPLE4 0 " "Info: Pin \"COMPLE4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMPLE3 0 " "Info: Pin \"COMPLE3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMPLE2 0 " "Info: Pin \"COMPLE2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMPLE1 0 " "Info: Pin \"COMPLE1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMPLE0 0 " "Info: Pin \"COMPLE0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YA0 0 " "Info: Pin \"YA0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YA1 0 " "Info: Pin \"YA1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YA2 0 " "Info: Pin \"YA2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YA3 0 " "Info: Pin \"YA3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YA4 0 " "Info: Pin \"YA4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YA5 0 " "Info: Pin \"YA5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YA6 0 " "Info: Pin \"YA6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YA7 0 " "Info: Pin \"YA7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPR2 0 " "Info: Pin \"CPR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YB0 0 " "Info: Pin \"YB0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YB1 0 " "Info: Pin \"YB1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YB2 0 " "Info: Pin \"YB2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YB4 0 " "Info: Pin \"YB4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YB6 0 " "Info: Pin \"YB6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YB7 0 " "Info: Pin \"YB7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YB3 0 " "Info: Pin \"YB3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YB5 0 " "Info: Pin \"YB5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SYM 0 " "Info: Pin \"SYM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "58 " "Warning: Following 58 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "uRD GND " "Info: Pin uRD has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { uRD } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uRD" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -472 488 664 -456 "uRD" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uRD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PC0 GND " "Info: Pin PC0 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { PC0 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC0" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 144 4264 4440 160 "PC0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PC2 GND " "Info: Pin PC2 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { PC2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC2" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 176 4264 4440 192 "PC2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PC3 GND " "Info: Pin PC3 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { PC3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC3" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 192 4264 4440 208 "PC3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PC4 GND " "Info: Pin PC4 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { PC4 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC4" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 208 4264 4440 224 "PC4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PC5 GND " "Info: Pin PC5 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { PC5 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC5" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 224 4264 4440 240 "PC5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PC6 GND " "Info: Pin PC6 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { PC6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC6" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 240 4264 4440 256 "PC6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PC7 GND " "Info: Pin PC7 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { PC7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC7" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 256 4264 4440 272 "PC7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PC1 GND " "Info: Pin PC1 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { PC1 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC1" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 160 4264 4440 176 "PC1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RZ0 GND " "Info: Pin RZ0 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ0 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 136 672 848 152 "RZ0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RZ1 GND " "Info: Pin RZ1 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ1 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 152 672 848 168 "RZ1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RZ2 GND " "Info: Pin RZ2 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ2 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 168 672 848 184 "RZ2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RZ3 GND " "Info: Pin RZ3 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ3 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 184 672 848 200 "RZ3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RZ4 GND " "Info: Pin RZ4 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ4 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 200 672 848 216 "RZ4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RZ5 GND " "Info: Pin RZ5 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ5 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 216 672 848 232 "RZ5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RZ6 GND " "Info: Pin RZ6 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ6 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 232 672 848 248 "RZ6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RZ7 GND " "Info: Pin RZ7 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ7 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 248 672 848 264 "RZ7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "X0 GND " "Info: Pin X0 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X0 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 144 3152 3328 160 "X0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "X1 GND " "Info: Pin X1 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X1 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 160 3152 3328 176 "X1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "X2 GND " "Info: Pin X2 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X2 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 176 3152 3328 192 "X2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "X3 GND " "Info: Pin X3 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X3 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 192 3152 3328 208 "X3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "X4 GND " "Info: Pin X4 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X4 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 208 3152 3328 224 "X4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "X5 GND " "Info: Pin X5 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X5 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 224 3152 3328 240 "X5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "X6 GND " "Info: Pin X6 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X6 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 240 3152 3328 256 "X6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "X7 GND " "Info: Pin X7 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X7 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 256 3152 3328 272 "X7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAR7 GND " "Info: Pin MAR7 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR7 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 328 6704 6880 344 "MAR7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAR6 GND " "Info: Pin MAR6 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR6 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 344 6704 6880 360 "MAR6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAR5 GND " "Info: Pin MAR5 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR5 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 360 6704 6880 376 "MAR5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAR4 GND " "Info: Pin MAR4 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR4 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 376 6704 6880 392 "MAR4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAR3 GND " "Info: Pin MAR3 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR3 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 392 6704 6880 408 "MAR3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAR2 GND " "Info: Pin MAR2 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR2 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 408 6704 6880 424 "MAR2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAR1 GND " "Info: Pin MAR1 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR1 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 424 6704 6880 440 "MAR1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAR0 GND " "Info: Pin MAR0 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR0 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 440 6704 6880 456 "MAR0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BUS7 GND " "Info: Pin BUS7 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { BUS7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUS7" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 120 1320 1496 136 "BUS7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BUS6 GND " "Info: Pin BUS6 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { BUS6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUS6" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 136 1320 1496 152 "BUS6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BUS5 GND " "Info: Pin BUS5 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { BUS5 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUS5" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 152 1320 1496 168 "BUS5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BUS4 GND " "Info: Pin BUS4 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { BUS4 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUS4" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 168 1320 1496 184 "BUS4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BUS3 GND " "Info: Pin BUS3 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { BUS3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUS3" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 184 1320 1496 200 "BUS3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BUS2 GND " "Info: Pin BUS2 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { BUS2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUS2" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 200 1320 1496 216 "BUS2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BUS1 GND " "Info: Pin BUS1 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { BUS1 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUS1" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 216 1320 1496 232 "BUS1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BUS0 GND " "Info: Pin BUS0 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { BUS0 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUS0" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 232 1320 1496 248 "BUS0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "COMPLE7 GND " "Info: Pin COMPLE7 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { COMPLE7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "COMPLE7" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1856 912 1088 1872 "COMPLE7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMPLE7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "COMPLE6 GND " "Info: Pin COMPLE6 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { COMPLE6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "COMPLE6" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1872 912 1088 1888 "COMPLE6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMPLE6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "COMPLE5 GND " "Info: Pin COMPLE5 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { COMPLE5 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "COMPLE5" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1888 912 1088 1904 "COMPLE5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMPLE5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "COMPLE4 GND " "Info: Pin COMPLE4 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { COMPLE4 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "COMPLE4" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1904 912 1088 1920 "COMPLE4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMPLE4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "COMPLE3 GND " "Info: Pin COMPLE3 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { COMPLE3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "COMPLE3" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1920 912 1088 1936 "COMPLE3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMPLE3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "COMPLE2 GND " "Info: Pin COMPLE2 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { COMPLE2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "COMPLE2" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1936 912 1088 1952 "COMPLE2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMPLE2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "COMPLE1 GND " "Info: Pin COMPLE1 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { COMPLE1 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "COMPLE1" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1952 912 1088 1968 "COMPLE1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMPLE1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "COMPLE0 GND " "Info: Pin COMPLE0 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { COMPLE0 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "COMPLE0" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1968 912 1088 1984 "COMPLE0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMPLE0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "YA0 GND " "Info: Pin YA0 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YA0 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "YA0" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 520 1776 1952 536 "YA0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YA0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "YA1 GND " "Info: Pin YA1 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YA1 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "YA1" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 536 1776 1952 552 "YA1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YA1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "YA2 GND " "Info: Pin YA2 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YA2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "YA2" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 552 1776 1952 568 "YA2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YA2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "YA3 GND " "Info: Pin YA3 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YA3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "YA3" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 568 1776 1952 584 "YA3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YA3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "YA4 GND " "Info: Pin YA4 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YA4 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "YA4" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 584 1776 1952 600 "YA4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YA4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "YA5 GND " "Info: Pin YA5 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YA5 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "YA5" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 600 1776 1952 616 "YA5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YA5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "YA6 GND " "Info: Pin YA6 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YA6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "YA6" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 616 1776 1952 632 "YA6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YA6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "YA7 GND " "Info: Pin YA7 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YA7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "YA7" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 632 1776 1952 648 "YA7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YA7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SYM GND " "Info: Pin SYM has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SYM } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 744 1680 1856 760 "SYM" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYM } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "uIR2 (inverted) " "Info: Following pins have the same output enable: uIR2 (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-DATA7 3.3-V LVTTL " "Info: Type bi-directional pin RAM-DATA7 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM-DATA7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-DATA7" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 3760 3552 3568 3936 "RAM-DATA7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-DATA7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-DATA6 3.3-V LVTTL " "Info: Type bi-directional pin RAM-DATA6 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM-DATA6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-DATA6" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 3760 3536 3552 3936 "RAM-DATA6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-DATA6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-DATA5 3.3-V LVTTL " "Info: Type bi-directional pin RAM-DATA5 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM-DATA5 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-DATA5" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 3760 3520 3536 3936 "RAM-DATA5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-DATA5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-DATA4 3.3-V LVTTL " "Info: Type bi-directional pin RAM-DATA4 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM-DATA4 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-DATA4" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 3760 3504 3520 3936 "RAM-DATA4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-DATA4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-DATA3 3.3-V LVTTL " "Info: Type bi-directional pin RAM-DATA3 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM-DATA3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-DATA3" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 3760 3488 3504 3936 "RAM-DATA3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-DATA3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-DATA2 3.3-V LVTTL " "Info: Type bi-directional pin RAM-DATA2 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM-DATA2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-DATA2" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 3760 3472 3488 3936 "RAM-DATA2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-DATA2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-DATA1 3.3-V LVTTL " "Info: Type bi-directional pin RAM-DATA1 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM-DATA1 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-DATA1" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 3760 3456 3472 3936 "RAM-DATA1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-DATA1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-DATA0 3.3-V LVTTL " "Info: Type bi-directional pin RAM-DATA0 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM-DATA0 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-DATA0" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 3760 3440 3456 3936 "RAM-DATA0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-DATA0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 22:21:25 2023 " "Info: Processing ended: Thu May 11 22:21:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
