============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 25 2022  04:05:39 am
  Module:                 mux_t_be_t_1
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5145 ps) Late External Delay Assertion at pin out
          Group: aclk
     Startpoint: (F) grst
          Clock: (R) aclk
       Endpoint: (F) out
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     455                  
             Slack:=    5145                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7 
  output_delay             2000            chip.sdc_line_8 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     F     (arrival)               262 57.8     0     0    2000    (-,-) 
  eq_56_.inst/sr/g24__6131/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      2  1.3    40    20    2020    (-,-) 
  eq_56_.inst/g35__7482/Y    -       A->Y  F     NOR3xp33_ASAP7_75t_R      1  0.9    24    19    2039    (-,-) 
  g1380__1666/Y              -       D->Y  F     OR4x1_ASAP7_75t_R         1  0.8    15    41    2080    (-,-) 
  g1373__7482/Y              -       A->Y  F     OR5x1_ASAP7_75t_R         1  0.8    17    39    2119    (-,-) 
  g1370__6131/Y              -       A->Y  F     OR5x1_ASAP7_75t_R         1  0.8    17    40    2158    (-,-) 
  g1357__5107/Y              -       A->Y  R     NOR5xp2_ASAP7_75t_R       1  0.8    61    32    2190    (-,-) 
  g1356__2398/Y              -       C->Y  R     AND5x1_ASAP7_75t_R        1  0.8    18    49    2239    (-,-) 
  g1355__5477/Y              -       A->Y  F     NAND5xp2_ASAP7_75t_R      1 15.3   450   215    2454    (-,-) 
  out                        -       -     F     (port)                    -    -     -     1    2455    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 2: MET (7434 ps) Setup Check with Pin temp_unary_select_reg/CLK->D
          Group: aclk
     Startpoint: (F) select[1]
          Clock: (R) aclk
       Endpoint: (R) temp_unary_select_reg/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     170                  
             Slack:=    7434                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_134_1 

#---------------------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  select[1]               -       -     F     (arrival)                     3  2.6     0     0    2000    (-,-) 
  g613__1666/Y            -       C->Y  R     NOR3xp33_ASAP7_75t_R          2  2.1    63    34    2034    (-,-) 
  g612__2346/Y            -       B->Y  R     AO21x1_ASAP7_75t_R            1  0.7    11    26    2059    (-,-) 
  convertor/g260/Y        -       A->Y  F     INVxp67_ASAP7_75t_R           2  1.6    19    14    2073    (-,-) 
  convertor/g254__4319/Y  -       A2->Y R     OAI21xp5_ASAP7_75t_R          2  1.5    35    23    2096    (-,-) 
  convertor/g253__6260/Y  -       A->Y  F     NAND3xp33_ASAP7_75t_R         1  0.8    27    21    2117    (-,-) 
  convertor/g251__2398/Y  -       A2->Y R     AOI211xp5_ASAP7_75t_R         1  0.9    40    26    2144    (-,-) 
  convertor/g250/Y        -       A->Y  F     INVx1_ASAP7_75t_R             1  0.9    16    14    2158    (-,-) 
  g584/Y                  -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9    13    11    2169    (-,-) 
  temp_unary_select_reg/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2170    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 3: MET (7598 ps) Setup Check with Pin temp_inputs_reg[127]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[127]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[127]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[127]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g714/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[127]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 4: MET (7598 ps) Setup Check with Pin temp_inputs_reg[126]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[126]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[126]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_2_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[126]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g715/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[126]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 5: MET (7598 ps) Setup Check with Pin temp_inputs_reg[125]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[125]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[125]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_3_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[125]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g839/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[125]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 6: MET (7598 ps) Setup Check with Pin temp_inputs_reg[124]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[124]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[124]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_4_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[124]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g835/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[124]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 7: MET (7598 ps) Setup Check with Pin temp_inputs_reg[123]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[123]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[123]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_5_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[123]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g827/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[123]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 8: MET (7598 ps) Setup Check with Pin temp_inputs_reg[122]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[122]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[122]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_6_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[122]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g811/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[122]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 9: MET (7598 ps) Setup Check with Pin temp_inputs_reg[121]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[121]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[121]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_7_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[121]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g779/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[121]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 10: MET (7598 ps) Setup Check with Pin temp_inputs_reg[120]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[120]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[120]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_8_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[120]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g717/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[120]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 11: MET (7598 ps) Setup Check with Pin temp_inputs_reg[119]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[119]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[119]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_9_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[119]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g718/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[119]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 12: MET (7598 ps) Setup Check with Pin temp_inputs_reg[118]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[118]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[118]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_10_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[118]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g780/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[118]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 13: MET (7598 ps) Setup Check with Pin temp_inputs_reg[117]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[117]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[117]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_11_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[117]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g719/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[117]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 14: MET (7598 ps) Setup Check with Pin temp_inputs_reg[116]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[116]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[116]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_12_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[116]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g720/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[116]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 15: MET (7598 ps) Setup Check with Pin temp_inputs_reg[115]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[115]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[115]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_13_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[115]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g812/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[115]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 16: MET (7598 ps) Setup Check with Pin temp_inputs_reg[114]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[114]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[114]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_14_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[114]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g781/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[114]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 17: MET (7598 ps) Setup Check with Pin temp_inputs_reg[113]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[113]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[113]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_15_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[113]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g721/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[113]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 18: MET (7598 ps) Setup Check with Pin temp_inputs_reg[112]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[112]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[112]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_16_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[112]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g722/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[112]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 19: MET (7598 ps) Setup Check with Pin temp_inputs_reg[111]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[111]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[111]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_17_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[111]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g782/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[111]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 20: MET (7598 ps) Setup Check with Pin temp_inputs_reg[110]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[110]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[110]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_18_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[110]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g723/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[110]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 21: MET (7598 ps) Setup Check with Pin temp_inputs_reg[109]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[109]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[109]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_19_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[109]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g724/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[109]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 22: MET (7598 ps) Setup Check with Pin temp_inputs_reg[108]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[108]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[108]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_20_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[108]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g828/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[108]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 23: MET (7598 ps) Setup Check with Pin temp_inputs_reg[107]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[107]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[107]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_21_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[107]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g813/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[107]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 24: MET (7598 ps) Setup Check with Pin temp_inputs_reg[106]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[106]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[106]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_22_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[106]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g783/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[106]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 25: MET (7598 ps) Setup Check with Pin temp_inputs_reg[105]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[105]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[105]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_23_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[105]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g725/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[105]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 26: MET (7598 ps) Setup Check with Pin temp_inputs_reg[104]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[104]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[104]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_24_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[104]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g726/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[104]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 27: MET (7598 ps) Setup Check with Pin temp_inputs_reg[103]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[103]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[103]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_25_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[103]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g784/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[103]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 28: MET (7598 ps) Setup Check with Pin temp_inputs_reg[102]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[102]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[102]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_26_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[102]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g727/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[102]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 29: MET (7598 ps) Setup Check with Pin temp_inputs_reg[101]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[101]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[101]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_27_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[101]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g728/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[101]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 30: MET (7598 ps) Setup Check with Pin temp_inputs_reg[100]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[100]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[100]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_28_1 

#--------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  inputs[100]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g814/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[100]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 31: MET (7598 ps) Setup Check with Pin temp_inputs_reg[99]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[99]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[99]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_29_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[99]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g785/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[99]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 32: MET (7598 ps) Setup Check with Pin temp_inputs_reg[98]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[98]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[98]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_30_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[98]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g729/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[98]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 33: MET (7598 ps) Setup Check with Pin temp_inputs_reg[97]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[97]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[97]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_31_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[97]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g730/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[97]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 34: MET (7598 ps) Setup Check with Pin temp_inputs_reg[96]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[96]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[96]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_32_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[96]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g786/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[96]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 35: MET (7598 ps) Setup Check with Pin temp_inputs_reg[95]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[95]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[95]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_33_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[95]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g731/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[95]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 36: MET (7598 ps) Setup Check with Pin temp_inputs_reg[94]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[94]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[94]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_34_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[94]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g732/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[94]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 37: MET (7598 ps) Setup Check with Pin temp_inputs_reg[93]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[93]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[93]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_35_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[93]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g836/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[93]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 38: MET (7598 ps) Setup Check with Pin temp_inputs_reg[92]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[92]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[92]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_36_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[92]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g829/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[92]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 39: MET (7598 ps) Setup Check with Pin temp_inputs_reg[91]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[91]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[91]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_37_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[91]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g815/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[91]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 40: MET (7598 ps) Setup Check with Pin temp_inputs_reg[90]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[90]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[90]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_38_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[90]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g787/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[90]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 41: MET (7598 ps) Setup Check with Pin temp_inputs_reg[89]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[89]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[89]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_39_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[89]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g733/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[89]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 42: MET (7598 ps) Setup Check with Pin temp_inputs_reg[88]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[88]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[88]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_40_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[88]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g734/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[88]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 43: MET (7598 ps) Setup Check with Pin temp_inputs_reg[87]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[87]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[87]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_41_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[87]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g788/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[87]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 44: MET (7598 ps) Setup Check with Pin temp_inputs_reg[86]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[86]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[86]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_42_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[86]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g735/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[86]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 45: MET (7598 ps) Setup Check with Pin temp_inputs_reg[85]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[85]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[85]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_43_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[85]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g736/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[85]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 46: MET (7598 ps) Setup Check with Pin temp_inputs_reg[84]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[84]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[84]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_44_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[84]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g816/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[84]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 47: MET (7598 ps) Setup Check with Pin temp_inputs_reg[83]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[83]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[83]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_45_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[83]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g789/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[83]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 48: MET (7598 ps) Setup Check with Pin temp_inputs_reg[82]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[82]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[82]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_46_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[82]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g737/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[82]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 49: MET (7598 ps) Setup Check with Pin temp_inputs_reg[81]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[81]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[81]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_47_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[81]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g738/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[81]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 50: MET (7598 ps) Setup Check with Pin temp_inputs_reg[80]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[80]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[80]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_48_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[80]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g790/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[80]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------

