+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |                                ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][11]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][3]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][11]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[3][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[3][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[3][11]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][3]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][3]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[3][8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[3][7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[3][4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[9][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[9][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[9][11]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[3][3]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[9][8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[9][7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11][8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[9][4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[9][3]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][11]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[3][0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][3]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[9][0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][0]/D|
|               clk_fpga_0 |               clk_fpga_0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sync_reg_e_k_reg[15]/D|
|               clk_fpga_0 |               clk_fpga_0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sync_reg_e_k_reg[11]/D|
|               clk_fpga_0 |               clk_fpga_0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sync_reg_e_k_reg[12]/D|
|               clk_fpga_0 |               clk_fpga_0 |  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sync_reg_e_k_reg[3]/D|
|               clk_fpga_0 |               clk_fpga_0 |  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sync_reg_e_k_reg[0]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
