{"vcs1":{"timestamp_begin":1770030259.624221229, "rt":26.28, "ut":15.15, "st":0.47}}
{"vcselab":{"timestamp_begin":1770030286.717803977, "rt":1.27, "ut":0.40, "st":0.11}}
{"link":{"timestamp_begin":1770030288.636229354, "rt":2.66, "ut":0.54, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1770030248.508947462}
{"VCS_COMP_START_TIME": 1770030248.508947462}
{"VCS_COMP_END_TIME": 1770030304.552433820}
{"VCS_USER_OPTIONS": "-l vcs.log -timescale=1ns/1ps -sverilog -ntb_opts uvm -debug_access+all -full64 -kdb -lca -P /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/novas.tab /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/pli.a ../rtl/bindfile.sv ../rtl/checker_file.sv ../rtl/sdram_controller.v ../rtl/sdram_if.sv ../rtl/sdram_model.v ../rtl/sdram_top.v +incdir+../tb +incdir+../test +incdir+../src_agent +incdir+../dst_agent ../test/sdram_pkg.sv ../tb/top.sv"}
{"vcs1": {"peak_mem": 2730200}}
{"stitch_vcselab": {"peak_mem": 2731645}}
