#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "E:\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\va_math.vpi";
S_0000027e7fd5f960 .scope module, "monostableSTIM" "monostableSTIM" 2 2;
 .timescale -7 -9;
v0000027e7fdbf320_0 .var "clk", 0 0;
v0000027e7fdbf500_0 .var "in", 0 0;
v0000027e7fdbe880_0 .net "out", 0 0, L_0000027e7fd407a0;  1 drivers
S_0000027e7fd38810 .scope module, "c20" "monostable" 2 9, 3 1 0, S_0000027e7fd5f960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "clk";
L_0000027e7fd40c70 .functor NOT 1, v0000027e7fdbf500_0, C4<0>, C4<0>, C4<0>;
L_0000027e7fd40260 .functor NOT 1, L_0000027e7fdbffa0, C4<0>, C4<0>, C4<0>;
L_0000027e7fd407a0 .functor AND 1, L_0000027e7fd40260, L_0000027e7fdbf460, C4<1>, C4<1>;
v0000027e7fdbcd40_0 .net "Q", 1 0, L_0000027e7fdbf280;  1 drivers
v0000027e7fdbcde0_0 .net "QN1", 0 0, L_0000027e7fd40260;  1 drivers
v0000027e7fdbce80_0 .net *"_ivl_1", 0 0, L_0000027e7fdbffa0;  1 drivers
v0000027e7fdbcf20_0 .net *"_ivl_3", 0 0, L_0000027e7fdbf460;  1 drivers
v0000027e7fdbd2e0_0 .net "clk", 0 0, v0000027e7fdbf320_0;  1 drivers
v0000027e7fdbd380_0 .net "in", 0 0, v0000027e7fdbf500_0;  1 drivers
v0000027e7fdbd4c0_0 .net "nin", 0 0, L_0000027e7fd40c70;  1 drivers
v0000027e7fdbda60_0 .net "q", 0 0, L_0000027e7fd407a0;  alias, 1 drivers
v0000027e7fdbef60_0 .net "slowClk", 0 0, v0000027e7fd48b80_0;  1 drivers
L_0000027e7fdbffa0 .part L_0000027e7fdbf280, 1, 1;
L_0000027e7fdbf460 .part L_0000027e7fdbf280, 0, 1;
L_0000027e7fdbf280 .concat8 [ 1 1 0 0], v0000027e7fdbc980_0, v0000027e7fdbca20_0;
L_0000027e7fdbeb00 .part L_0000027e7fdbf280, 0, 1;
S_0000027e7fd389a0 .scope module, "clkd" "clk_div" 3 13, 3 16 0, S_0000027e7fd38810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_0000027e7fd40b20 .functor AND 1, L_0000027e7fdbff00, L_0000027e7fdbf960, C4<1>, C4<1>;
L_0000027e7fd40d50 .functor AND 1, L_0000027e7fdbe420, L_0000027e7fdbe4c0, C4<1>, C4<1>;
L_0000027e7fd40180 .functor AND 1, L_0000027e7fdbe560, L_0000027e7fdbe600, C4<1>, C4<1>;
L_0000027e7fd40e30 .functor AND 1, L_0000027e7fdbf5a0, L_0000027e7fdbec40, C4<1>, C4<1>;
L_0000027e7fd40570 .functor AND 1, L_0000027e7fdbe920, L_0000027e7fdbe6a0, C4<1>, C4<1>;
L_0000027e7fd40810 .functor AND 1, L_0000027e7fdbe740, L_0000027e7fdbf780, C4<1>, C4<1>;
L_0000027e7fd3ffc0 .functor AND 1, L_0000027e7fdbe7e0, L_0000027e7fdbeba0, C4<1>, C4<1>;
L_0000027e7fd40030 .functor AND 1, L_0000027e7fdbeec0, L_0000027e7fdbe9c0, C4<1>, C4<1>;
L_0000027e7fd401f0 .functor AND 1, L_0000027e7fdbfaa0, L_0000027e7fdbfa00, C4<1>, C4<1>;
L_0000027e7fd400a0 .functor AND 1, L_0000027e7fdbea60, L_0000027e7fdbf140, C4<1>, C4<1>;
L_0000027e7fdc0630 .functor AND 1, L_0000027e7fdbf640, L_0000027e7fdbece0, C4<1>, C4<1>;
L_0000027e7fdc0710 .functor AND 1, L_0000027e7fdbed80, L_0000027e7fdbfe60, C4<1>, C4<1>;
L_0000027e7fdc04e0 .functor AND 1, L_0000027e7fdbf000, L_0000027e7fdbf0a0, C4<1>, C4<1>;
L_0000027e7fdc0d30 .functor AND 1, L_0000027e7fdbf1e0, L_0000027e7fdbf3c0, C4<1>, C4<1>;
L_0000027e7fdc0550 .functor AND 1, L_0000027e7fdbf6e0, L_0000027e7fdc0040, C4<1>, C4<1>;
L_0000027e7fdc0e80 .functor AND 1, L_0000027e7fdbe380, L_0000027e7fdbf820, C4<1>, C4<1>;
L_0000027e7fdc1200 .functor AND 1, L_0000027e7fdbf8c0, L_0000027e7fdbfd20, C4<1>, C4<1>;
v0000027e7fdb9e00_0 .net "Q", 17 0, L_0000027e7fdc22a0;  1 drivers
v0000027e7fdba620_0 .net "T", 18 0, L_0000027e7fdc0180;  1 drivers
v0000027e7fdb9fe0_0 .net *"_ivl_101", 0 0, L_0000027e7fdbe380;  1 drivers
v0000027e7fdb9a40_0 .net *"_ivl_103", 0 0, L_0000027e7fdbf820;  1 drivers
v0000027e7fdba120_0 .net *"_ivl_104", 0 0, L_0000027e7fdc1200;  1 drivers
v0000027e7fdba1c0_0 .net *"_ivl_108", 0 0, L_0000027e7fdbf8c0;  1 drivers
v0000027e7fdb8dc0_0 .net *"_ivl_11", 0 0, L_0000027e7fdbff00;  1 drivers
v0000027e7fdba300_0 .net *"_ivl_110", 0 0, L_0000027e7fdbfd20;  1 drivers
v0000027e7fdba6c0_0 .net *"_ivl_13", 0 0, L_0000027e7fdbf960;  1 drivers
v0000027e7fdb9720_0 .net *"_ivl_14", 0 0, L_0000027e7fd40d50;  1 drivers
v0000027e7fdba760_0 .net *"_ivl_17", 0 0, L_0000027e7fdbe420;  1 drivers
v0000027e7fdb9900_0 .net *"_ivl_19", 0 0, L_0000027e7fdbe4c0;  1 drivers
L_0000027e7fde0118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027e7fdb8e60_0 .net/2u *"_ivl_2", 0 0, L_0000027e7fde0118;  1 drivers
v0000027e7fdb9860_0 .net *"_ivl_20", 0 0, L_0000027e7fd40180;  1 drivers
v0000027e7fdb99a0_0 .net *"_ivl_23", 0 0, L_0000027e7fdbe560;  1 drivers
v0000027e7fdb8f00_0 .net *"_ivl_25", 0 0, L_0000027e7fdbe600;  1 drivers
v0000027e7fdb9c20_0 .net *"_ivl_26", 0 0, L_0000027e7fd40e30;  1 drivers
v0000027e7fdb9540_0 .net *"_ivl_29", 0 0, L_0000027e7fdbf5a0;  1 drivers
v0000027e7fdba800_0 .net *"_ivl_31", 0 0, L_0000027e7fdbec40;  1 drivers
v0000027e7fdb95e0_0 .net *"_ivl_32", 0 0, L_0000027e7fd40570;  1 drivers
v0000027e7fdba9e0_0 .net *"_ivl_35", 0 0, L_0000027e7fdbe920;  1 drivers
v0000027e7fdbaa80_0 .net *"_ivl_37", 0 0, L_0000027e7fdbe6a0;  1 drivers
v0000027e7fdb8fa0_0 .net *"_ivl_38", 0 0, L_0000027e7fd40810;  1 drivers
v0000027e7fdb9040_0 .net *"_ivl_41", 0 0, L_0000027e7fdbe740;  1 drivers
v0000027e7fdb90e0_0 .net *"_ivl_43", 0 0, L_0000027e7fdbf780;  1 drivers
v0000027e7fdb9180_0 .net *"_ivl_44", 0 0, L_0000027e7fd3ffc0;  1 drivers
v0000027e7fdbd240_0 .net *"_ivl_47", 0 0, L_0000027e7fdbe7e0;  1 drivers
v0000027e7fdbdc40_0 .net *"_ivl_49", 0 0, L_0000027e7fdbeba0;  1 drivers
v0000027e7fdbdce0_0 .net *"_ivl_50", 0 0, L_0000027e7fd40030;  1 drivers
v0000027e7fdbd920_0 .net *"_ivl_53", 0 0, L_0000027e7fdbeec0;  1 drivers
v0000027e7fdbdd80_0 .net *"_ivl_55", 0 0, L_0000027e7fdbe9c0;  1 drivers
v0000027e7fdbde20_0 .net *"_ivl_56", 0 0, L_0000027e7fd401f0;  1 drivers
v0000027e7fdbc5c0_0 .net *"_ivl_59", 0 0, L_0000027e7fdbfaa0;  1 drivers
v0000027e7fdbd100_0 .net *"_ivl_61", 0 0, L_0000027e7fdbfa00;  1 drivers
v0000027e7fdbd560_0 .net *"_ivl_62", 0 0, L_0000027e7fd400a0;  1 drivers
v0000027e7fdbd420_0 .net *"_ivl_65", 0 0, L_0000027e7fdbea60;  1 drivers
v0000027e7fdbdf60_0 .net *"_ivl_67", 0 0, L_0000027e7fdbf140;  1 drivers
v0000027e7fdbcfc0_0 .net *"_ivl_68", 0 0, L_0000027e7fdc0630;  1 drivers
v0000027e7fdbd6a0_0 .net *"_ivl_7", 0 0, L_0000027e7fdbee20;  1 drivers
v0000027e7fdbc700_0 .net *"_ivl_71", 0 0, L_0000027e7fdbf640;  1 drivers
v0000027e7fdbc480_0 .net *"_ivl_73", 0 0, L_0000027e7fdbece0;  1 drivers
v0000027e7fdbcb60_0 .net *"_ivl_74", 0 0, L_0000027e7fdc0710;  1 drivers
v0000027e7fdbd740_0 .net *"_ivl_77", 0 0, L_0000027e7fdbed80;  1 drivers
v0000027e7fdbdb00_0 .net *"_ivl_79", 0 0, L_0000027e7fdbfe60;  1 drivers
v0000027e7fdbe000_0 .net *"_ivl_8", 0 0, L_0000027e7fd40b20;  1 drivers
v0000027e7fdbc660_0 .net *"_ivl_80", 0 0, L_0000027e7fdc04e0;  1 drivers
v0000027e7fdbc160_0 .net *"_ivl_83", 0 0, L_0000027e7fdbf000;  1 drivers
v0000027e7fdbc7a0_0 .net *"_ivl_85", 0 0, L_0000027e7fdbf0a0;  1 drivers
v0000027e7fdbc2a0_0 .net *"_ivl_86", 0 0, L_0000027e7fdc0d30;  1 drivers
v0000027e7fdbdec0_0 .net *"_ivl_89", 0 0, L_0000027e7fdbf1e0;  1 drivers
v0000027e7fdbd9c0_0 .net *"_ivl_91", 0 0, L_0000027e7fdbf3c0;  1 drivers
v0000027e7fdbdba0_0 .net *"_ivl_92", 0 0, L_0000027e7fdc0550;  1 drivers
v0000027e7fdbc200_0 .net *"_ivl_95", 0 0, L_0000027e7fdbf6e0;  1 drivers
v0000027e7fdbd060_0 .net *"_ivl_97", 0 0, L_0000027e7fdc0040;  1 drivers
v0000027e7fdbd1a0_0 .net *"_ivl_98", 0 0, L_0000027e7fdc0e80;  1 drivers
v0000027e7fdbd600_0 .net "clk", 0 0, v0000027e7fdbf320_0;  alias, 1 drivers
v0000027e7fdbc520_0 .net "q", 0 0, v0000027e7fd48b80_0;  alias, 1 drivers
v0000027e7fdbc340_0 .net "reset", 0 0, L_0000027e7fd40c70;  alias, 1 drivers
L_0000027e7fdbee20 .part L_0000027e7fdc22a0, 0, 1;
L_0000027e7fdbff00 .part L_0000027e7fdc22a0, 1, 1;
L_0000027e7fdbf960 .part L_0000027e7fdc0180, 1, 1;
L_0000027e7fdbe420 .part L_0000027e7fdc22a0, 2, 1;
L_0000027e7fdbe4c0 .part L_0000027e7fdc0180, 2, 1;
L_0000027e7fdbe560 .part L_0000027e7fdc22a0, 3, 1;
L_0000027e7fdbe600 .part L_0000027e7fdc0180, 3, 1;
L_0000027e7fdbf5a0 .part L_0000027e7fdc22a0, 4, 1;
L_0000027e7fdbec40 .part L_0000027e7fdc0180, 4, 1;
L_0000027e7fdbe920 .part L_0000027e7fdc22a0, 5, 1;
L_0000027e7fdbe6a0 .part L_0000027e7fdc0180, 5, 1;
L_0000027e7fdbe740 .part L_0000027e7fdc22a0, 6, 1;
L_0000027e7fdbf780 .part L_0000027e7fdc0180, 6, 1;
L_0000027e7fdbe7e0 .part L_0000027e7fdc22a0, 7, 1;
L_0000027e7fdbeba0 .part L_0000027e7fdc0180, 7, 1;
L_0000027e7fdbeec0 .part L_0000027e7fdc22a0, 8, 1;
L_0000027e7fdbe9c0 .part L_0000027e7fdc0180, 8, 1;
L_0000027e7fdbfaa0 .part L_0000027e7fdc22a0, 9, 1;
L_0000027e7fdbfa00 .part L_0000027e7fdc0180, 9, 1;
L_0000027e7fdbea60 .part L_0000027e7fdc22a0, 10, 1;
L_0000027e7fdbf140 .part L_0000027e7fdc0180, 10, 1;
L_0000027e7fdbf640 .part L_0000027e7fdc22a0, 11, 1;
L_0000027e7fdbece0 .part L_0000027e7fdc0180, 11, 1;
L_0000027e7fdbed80 .part L_0000027e7fdc22a0, 12, 1;
L_0000027e7fdbfe60 .part L_0000027e7fdc0180, 12, 1;
L_0000027e7fdbf000 .part L_0000027e7fdc22a0, 13, 1;
L_0000027e7fdbf0a0 .part L_0000027e7fdc0180, 13, 1;
L_0000027e7fdbf1e0 .part L_0000027e7fdc22a0, 14, 1;
L_0000027e7fdbf3c0 .part L_0000027e7fdc0180, 14, 1;
L_0000027e7fdbf6e0 .part L_0000027e7fdc22a0, 15, 1;
L_0000027e7fdc0040 .part L_0000027e7fdc0180, 15, 1;
L_0000027e7fdbe380 .part L_0000027e7fdc22a0, 16, 1;
L_0000027e7fdbf820 .part L_0000027e7fdc0180, 16, 1;
LS_0000027e7fdc0180_0_0 .concat8 [ 1 1 1 1], L_0000027e7fde0118, L_0000027e7fdbee20, L_0000027e7fd40b20, L_0000027e7fd40d50;
LS_0000027e7fdc0180_0_4 .concat8 [ 1 1 1 1], L_0000027e7fd40180, L_0000027e7fd40e30, L_0000027e7fd40570, L_0000027e7fd40810;
LS_0000027e7fdc0180_0_8 .concat8 [ 1 1 1 1], L_0000027e7fd3ffc0, L_0000027e7fd40030, L_0000027e7fd401f0, L_0000027e7fd400a0;
LS_0000027e7fdc0180_0_12 .concat8 [ 1 1 1 1], L_0000027e7fdc0630, L_0000027e7fdc0710, L_0000027e7fdc04e0, L_0000027e7fdc0d30;
LS_0000027e7fdc0180_0_16 .concat8 [ 1 1 1 0], L_0000027e7fdc0550, L_0000027e7fdc0e80, L_0000027e7fdc1200;
LS_0000027e7fdc0180_1_0 .concat8 [ 4 4 4 4], LS_0000027e7fdc0180_0_0, LS_0000027e7fdc0180_0_4, LS_0000027e7fdc0180_0_8, LS_0000027e7fdc0180_0_12;
LS_0000027e7fdc0180_1_4 .concat8 [ 3 0 0 0], LS_0000027e7fdc0180_0_16;
L_0000027e7fdc0180 .concat8 [ 16 3 0 0], LS_0000027e7fdc0180_1_0, LS_0000027e7fdc0180_1_4;
L_0000027e7fdbf8c0 .part L_0000027e7fdc22a0, 17, 1;
L_0000027e7fdbfd20 .part L_0000027e7fdc0180, 17, 1;
L_0000027e7fdbfb40 .part L_0000027e7fdc0180, 0, 1;
L_0000027e7fdbfbe0 .part L_0000027e7fdc0180, 1, 1;
L_0000027e7fdbfc80 .part L_0000027e7fdc0180, 2, 1;
L_0000027e7fdc00e0 .part L_0000027e7fdc0180, 3, 1;
L_0000027e7fdbfdc0 .part L_0000027e7fdc0180, 4, 1;
L_0000027e7fdc0220 .part L_0000027e7fdc0180, 5, 1;
L_0000027e7fdc2fc0 .part L_0000027e7fdc0180, 6, 1;
L_0000027e7fdc1800 .part L_0000027e7fdc0180, 7, 1;
L_0000027e7fdc1620 .part L_0000027e7fdc0180, 8, 1;
L_0000027e7fdc27a0 .part L_0000027e7fdc0180, 9, 1;
L_0000027e7fdc31a0 .part L_0000027e7fdc0180, 10, 1;
L_0000027e7fdc2160 .part L_0000027e7fdc0180, 11, 1;
L_0000027e7fdc1a80 .part L_0000027e7fdc0180, 12, 1;
L_0000027e7fdc1760 .part L_0000027e7fdc0180, 13, 1;
L_0000027e7fdc2480 .part L_0000027e7fdc0180, 14, 1;
L_0000027e7fdc1da0 .part L_0000027e7fdc0180, 15, 1;
L_0000027e7fdc1e40 .part L_0000027e7fdc0180, 16, 1;
LS_0000027e7fdc22a0_0_0 .concat8 [ 1 1 1 1], v0000027e7fd56b50_0, v0000027e7fd55890_0, v0000027e7fd49300_0, v0000027e7fd420e0_0;
LS_0000027e7fdc22a0_0_4 .concat8 [ 1 1 1 1], v0000027e7fdb9f40_0, v0000027e7fdb9ea0_0, v0000027e7fdb9ae0_0, v0000027e7fdb8d20_0;
LS_0000027e7fdc22a0_0_8 .concat8 [ 1 1 1 1], v0000027e7fdba080_0, v0000027e7fdba4e0_0, v0000027e7fd55d90_0, v0000027e7fd55bb0_0;
LS_0000027e7fdc22a0_0_12 .concat8 [ 1 1 1 1], v0000027e7fd55a70_0, v0000027e7fd57410_0, v0000027e7fd56ab0_0, v0000027e7fd55b10_0;
LS_0000027e7fdc22a0_0_16 .concat8 [ 1 1 0 0], v0000027e7fd56970_0, v0000027e7fd49f80_0;
LS_0000027e7fdc22a0_1_0 .concat8 [ 4 4 4 4], LS_0000027e7fdc22a0_0_0, LS_0000027e7fdc22a0_0_4, LS_0000027e7fdc22a0_0_8, LS_0000027e7fdc22a0_0_12;
LS_0000027e7fdc22a0_1_4 .concat8 [ 2 0 0 0], LS_0000027e7fdc22a0_0_16;
L_0000027e7fdc22a0 .concat8 [ 16 2 0 0], LS_0000027e7fdc22a0_1_0, LS_0000027e7fdc22a0_1_4;
L_0000027e7fdc1ee0 .part L_0000027e7fdc0180, 17, 1;
L_0000027e7fdc2700 .part L_0000027e7fdc0180, 18, 1;
S_0000027e7fabc8d0 .scope module, "tff0" "T_FF" 3 42, 3 63 0, S_0000027e7fd389a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000027e7fd574b0_0 .net "clk", 0 0, v0000027e7fdbf320_0;  alias, 1 drivers
v0000027e7fd56b50_0 .var "q", 0 0;
v0000027e7fd55ed0_0 .net "reset", 0 0, L_0000027e7fd40c70;  alias, 1 drivers
v0000027e7fd57370_0 .net "t", 0 0, L_0000027e7fdbfb40;  1 drivers
E_0000027e7fd501f0 .event posedge, v0000027e7fd55ed0_0, v0000027e7fd574b0_0;
S_0000027e7fabca60 .scope module, "tff1" "T_FF" 3 43, 3 63 0, S_0000027e7fd389a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000027e7fd57190_0 .net "clk", 0 0, v0000027e7fdbf320_0;  alias, 1 drivers
v0000027e7fd55890_0 .var "q", 0 0;
v0000027e7fd56fb0_0 .net "reset", 0 0, L_0000027e7fd40c70;  alias, 1 drivers
v0000027e7fd55930_0 .net "t", 0 0, L_0000027e7fdbfbe0;  1 drivers
S_0000027e7fd36f20 .scope module, "tff10" "T_FF" 3 52, 3 63 0, S_0000027e7fd389a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000027e7fd56c90_0 .net "clk", 0 0, v0000027e7fdbf320_0;  alias, 1 drivers
v0000027e7fd55d90_0 .var "q", 0 0;
v0000027e7fd55f70_0 .net "reset", 0 0, L_0000027e7fd40c70;  alias, 1 drivers
v0000027e7fd568d0_0 .net "t", 0 0, L_0000027e7fdc31a0;  1 drivers
S_0000027e7fd370b0 .scope module, "tff11" "T_FF" 3 53, 3 63 0, S_0000027e7fd389a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000027e7fd56010_0 .net "clk", 0 0, v0000027e7fdbf320_0;  alias, 1 drivers
v0000027e7fd55bb0_0 .var "q", 0 0;
v0000027e7fd56330_0 .net "reset", 0 0, L_0000027e7fd40c70;  alias, 1 drivers
v0000027e7fd560b0_0 .net "t", 0 0, L_0000027e7fdc2160;  1 drivers
S_0000027e7fab6770 .scope module, "tff12" "T_FF" 3 54, 3 63 0, S_0000027e7fd389a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000027e7fd56290_0 .net "clk", 0 0, v0000027e7fdbf320_0;  alias, 1 drivers
v0000027e7fd55a70_0 .var "q", 0 0;
v0000027e7fd56d30_0 .net "reset", 0 0, L_0000027e7fd40c70;  alias, 1 drivers
v0000027e7fd565b0_0 .net "t", 0 0, L_0000027e7fdc1a80;  1 drivers
S_0000027e7fab6900 .scope module, "tff13" "T_FF" 3 55, 3 63 0, S_0000027e7fd389a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000027e7fd57230_0 .net "clk", 0 0, v0000027e7fdbf320_0;  alias, 1 drivers
v0000027e7fd57410_0 .var "q", 0 0;
v0000027e7fd56650_0 .net "reset", 0 0, L_0000027e7fd40c70;  alias, 1 drivers
v0000027e7fd56dd0_0 .net "t", 0 0, L_0000027e7fdc1760;  1 drivers
S_0000027e7fdb0040 .scope module, "tff14" "T_FF" 3 56, 3 63 0, S_0000027e7fd389a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000027e7fd561f0_0 .net "clk", 0 0, v0000027e7fdbf320_0;  alias, 1 drivers
v0000027e7fd56ab0_0 .var "q", 0 0;
v0000027e7fd56e70_0 .net "reset", 0 0, L_0000027e7fd40c70;  alias, 1 drivers
v0000027e7fd57550_0 .net "t", 0 0, L_0000027e7fdc2480;  1 drivers
S_0000027e7fdb81e0 .scope module, "tff15" "T_FF" 3 57, 3 63 0, S_0000027e7fd389a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000027e7fd563d0_0 .net "clk", 0 0, v0000027e7fdbf320_0;  alias, 1 drivers
v0000027e7fd55b10_0 .var "q", 0 0;
v0000027e7fd566f0_0 .net "reset", 0 0, L_0000027e7fd40c70;  alias, 1 drivers
v0000027e7fd57050_0 .net "t", 0 0, L_0000027e7fdc1da0;  1 drivers
S_0000027e7fdb8370 .scope module, "tff16" "T_FF" 3 58, 3 63 0, S_0000027e7fd389a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000027e7fd55cf0_0 .net "clk", 0 0, v0000027e7fdbf320_0;  alias, 1 drivers
v0000027e7fd56970_0 .var "q", 0 0;
v0000027e7fd570f0_0 .net "reset", 0 0, L_0000027e7fd40c70;  alias, 1 drivers
v0000027e7fd56a10_0 .net "t", 0 0, L_0000027e7fdc1e40;  1 drivers
S_0000027e7fdb8500 .scope module, "tff17" "T_FF" 3 59, 3 63 0, S_0000027e7fd389a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000027e7fd49c60_0 .net "clk", 0 0, v0000027e7fdbf320_0;  alias, 1 drivers
v0000027e7fd49f80_0 .var "q", 0 0;
v0000027e7fd4a0c0_0 .net "reset", 0 0, L_0000027e7fd40c70;  alias, 1 drivers
v0000027e7fd4a160_0 .net "t", 0 0, L_0000027e7fdc1ee0;  1 drivers
S_0000027e7fdb8690 .scope module, "tff18" "T_FF" 3 60, 3 63 0, S_0000027e7fd389a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000027e7fd4a200_0 .net "clk", 0 0, v0000027e7fdbf320_0;  alias, 1 drivers
v0000027e7fd48b80_0 .var "q", 0 0;
v0000027e7fd48ea0_0 .net "reset", 0 0, L_0000027e7fd40c70;  alias, 1 drivers
v0000027e7fd48f40_0 .net "t", 0 0, L_0000027e7fdc2700;  1 drivers
S_0000027e7fdb8820 .scope module, "tff2" "T_FF" 3 44, 3 63 0, S_0000027e7fd389a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000027e7fd49120_0 .net "clk", 0 0, v0000027e7fdbf320_0;  alias, 1 drivers
v0000027e7fd49300_0 .var "q", 0 0;
v0000027e7fd493a0_0 .net "reset", 0 0, L_0000027e7fd40c70;  alias, 1 drivers
v0000027e7fd41d20_0 .net "t", 0 0, L_0000027e7fdbfc80;  1 drivers
S_0000027e7fdb89b0 .scope module, "tff3" "T_FF" 3 45, 3 63 0, S_0000027e7fd389a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000027e7fd415a0_0 .net "clk", 0 0, v0000027e7fdbf320_0;  alias, 1 drivers
v0000027e7fd420e0_0 .var "q", 0 0;
v0000027e7fd41820_0 .net "reset", 0 0, L_0000027e7fd40c70;  alias, 1 drivers
v0000027e7fd41aa0_0 .net "t", 0 0, L_0000027e7fdc00e0;  1 drivers
S_0000027e7fdb8b40 .scope module, "tff4" "T_FF" 3 46, 3 63 0, S_0000027e7fd389a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000027e7fdb9220_0 .net "clk", 0 0, v0000027e7fdbf320_0;  alias, 1 drivers
v0000027e7fdb9f40_0 .var "q", 0 0;
v0000027e7fdb9b80_0 .net "reset", 0 0, L_0000027e7fd40c70;  alias, 1 drivers
v0000027e7fdbabc0_0 .net "t", 0 0, L_0000027e7fdbfdc0;  1 drivers
S_0000027e7fdbb050 .scope module, "tff5" "T_FF" 3 47, 3 63 0, S_0000027e7fd389a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000027e7fdb9cc0_0 .net "clk", 0 0, v0000027e7fdbf320_0;  alias, 1 drivers
v0000027e7fdb9ea0_0 .var "q", 0 0;
v0000027e7fdb92c0_0 .net "reset", 0 0, L_0000027e7fd40c70;  alias, 1 drivers
v0000027e7fdb9680_0 .net "t", 0 0, L_0000027e7fdc0220;  1 drivers
S_0000027e7fdbb500 .scope module, "tff6" "T_FF" 3 48, 3 63 0, S_0000027e7fd389a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000027e7fdbab20_0 .net "clk", 0 0, v0000027e7fdbf320_0;  alias, 1 drivers
v0000027e7fdb9ae0_0 .var "q", 0 0;
v0000027e7fdb9d60_0 .net "reset", 0 0, L_0000027e7fd40c70;  alias, 1 drivers
v0000027e7fdba260_0 .net "t", 0 0, L_0000027e7fdc2fc0;  1 drivers
S_0000027e7fdbb370 .scope module, "tff7" "T_FF" 3 49, 3 63 0, S_0000027e7fd389a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000027e7fdb94a0_0 .net "clk", 0 0, v0000027e7fdbf320_0;  alias, 1 drivers
v0000027e7fdb8d20_0 .var "q", 0 0;
v0000027e7fdba3a0_0 .net "reset", 0 0, L_0000027e7fd40c70;  alias, 1 drivers
v0000027e7fdb9360_0 .net "t", 0 0, L_0000027e7fdc1800;  1 drivers
S_0000027e7fdbad30 .scope module, "tff8" "T_FF" 3 50, 3 63 0, S_0000027e7fd389a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000027e7fdba940_0 .net "clk", 0 0, v0000027e7fdbf320_0;  alias, 1 drivers
v0000027e7fdba080_0 .var "q", 0 0;
v0000027e7fdb9400_0 .net "reset", 0 0, L_0000027e7fd40c70;  alias, 1 drivers
v0000027e7fdb97c0_0 .net "t", 0 0, L_0000027e7fdc1620;  1 drivers
S_0000027e7fdbaec0 .scope module, "tff9" "T_FF" 3 51, 3 63 0, S_0000027e7fd389a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000027e7fdba440_0 .net "clk", 0 0, v0000027e7fdbf320_0;  alias, 1 drivers
v0000027e7fdba4e0_0 .var "q", 0 0;
v0000027e7fdba8a0_0 .net "reset", 0 0, L_0000027e7fd40c70;  alias, 1 drivers
v0000027e7fdba580_0 .net "t", 0 0, L_0000027e7fdc27a0;  1 drivers
S_0000027e7fdbb1e0 .scope module, "d0" "D_FF" 3 11, 3 75 0, S_0000027e7fd38810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "reset";
v0000027e7fdbc840_0 .net "clk", 0 0, v0000027e7fd48b80_0;  alias, 1 drivers
v0000027e7fdbcca0_0 .net "d", 0 0, v0000027e7fdbf500_0;  alias, 1 drivers
L_0000027e7fde0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027e7fdbc3e0_0 .net "preset", 0 0, L_0000027e7fde0088;  1 drivers
v0000027e7fdbc980_0 .var "q", 0 0;
v0000027e7fdbd880_0 .net "reset", 0 0, L_0000027e7fd40c70;  alias, 1 drivers
E_0000027e7fd50370 .event posedge, v0000027e7fd48b80_0, v0000027e7fdbc3e0_0, v0000027e7fd55ed0_0;
S_0000027e7fdbb690 .scope module, "d1" "D_FF" 3 12, 3 75 0, S_0000027e7fd38810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "reset";
v0000027e7fdbd7e0_0 .net "clk", 0 0, v0000027e7fd48b80_0;  alias, 1 drivers
v0000027e7fdbcc00_0 .net "d", 0 0, L_0000027e7fdbeb00;  1 drivers
L_0000027e7fde00d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027e7fdbc8e0_0 .net "preset", 0 0, L_0000027e7fde00d0;  1 drivers
v0000027e7fdbca20_0 .var "q", 0 0;
v0000027e7fdbcac0_0 .net "reset", 0 0, L_0000027e7fd40c70;  alias, 1 drivers
E_0000027e7fd4fc30 .event posedge, v0000027e7fd48b80_0, v0000027e7fdbc8e0_0, v0000027e7fd55ed0_0;
    .scope S_0000027e7fdbb1e0;
T_0 ;
    %wait E_0000027e7fd50370;
    %load/vec4 v0000027e7fdbd880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fdbc980_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027e7fdbc3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027e7fdbc980_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000027e7fdbcca0_0;
    %assign/vec4 v0000027e7fdbc980_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027e7fdbb690;
T_1 ;
    %wait E_0000027e7fd4fc30;
    %load/vec4 v0000027e7fdbcac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fdbca20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027e7fdbc8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027e7fdbca20_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000027e7fdbcc00_0;
    %assign/vec4 v0000027e7fdbca20_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027e7fabc8d0;
T_2 ;
    %wait E_0000027e7fd501f0;
    %load/vec4 v0000027e7fd55ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fd56b50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000027e7fd57370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000027e7fd56b50_0;
    %inv;
    %assign/vec4 v0000027e7fd56b50_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027e7fabca60;
T_3 ;
    %wait E_0000027e7fd501f0;
    %load/vec4 v0000027e7fd56fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fd55890_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000027e7fd55930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000027e7fd55890_0;
    %inv;
    %assign/vec4 v0000027e7fd55890_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027e7fdb8820;
T_4 ;
    %wait E_0000027e7fd501f0;
    %load/vec4 v0000027e7fd493a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fd49300_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027e7fd41d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000027e7fd49300_0;
    %inv;
    %assign/vec4 v0000027e7fd49300_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027e7fdb89b0;
T_5 ;
    %wait E_0000027e7fd501f0;
    %load/vec4 v0000027e7fd41820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fd420e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000027e7fd41aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000027e7fd420e0_0;
    %inv;
    %assign/vec4 v0000027e7fd420e0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027e7fdb8b40;
T_6 ;
    %wait E_0000027e7fd501f0;
    %load/vec4 v0000027e7fdb9b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fdb9f40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000027e7fdbabc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000027e7fdb9f40_0;
    %inv;
    %assign/vec4 v0000027e7fdb9f40_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000027e7fdbb050;
T_7 ;
    %wait E_0000027e7fd501f0;
    %load/vec4 v0000027e7fdb92c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fdb9ea0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000027e7fdb9680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000027e7fdb9ea0_0;
    %inv;
    %assign/vec4 v0000027e7fdb9ea0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000027e7fdbb500;
T_8 ;
    %wait E_0000027e7fd501f0;
    %load/vec4 v0000027e7fdb9d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fdb9ae0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000027e7fdba260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000027e7fdb9ae0_0;
    %inv;
    %assign/vec4 v0000027e7fdb9ae0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000027e7fdbb370;
T_9 ;
    %wait E_0000027e7fd501f0;
    %load/vec4 v0000027e7fdba3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fdb8d20_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000027e7fdb9360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000027e7fdb8d20_0;
    %inv;
    %assign/vec4 v0000027e7fdb8d20_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000027e7fdbad30;
T_10 ;
    %wait E_0000027e7fd501f0;
    %load/vec4 v0000027e7fdb9400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fdba080_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000027e7fdb97c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000027e7fdba080_0;
    %inv;
    %assign/vec4 v0000027e7fdba080_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000027e7fdbaec0;
T_11 ;
    %wait E_0000027e7fd501f0;
    %load/vec4 v0000027e7fdba8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fdba4e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000027e7fdba580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000027e7fdba4e0_0;
    %inv;
    %assign/vec4 v0000027e7fdba4e0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000027e7fd36f20;
T_12 ;
    %wait E_0000027e7fd501f0;
    %load/vec4 v0000027e7fd55f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fd55d90_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000027e7fd568d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000027e7fd55d90_0;
    %inv;
    %assign/vec4 v0000027e7fd55d90_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000027e7fd370b0;
T_13 ;
    %wait E_0000027e7fd501f0;
    %load/vec4 v0000027e7fd56330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fd55bb0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000027e7fd560b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000027e7fd55bb0_0;
    %inv;
    %assign/vec4 v0000027e7fd55bb0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000027e7fab6770;
T_14 ;
    %wait E_0000027e7fd501f0;
    %load/vec4 v0000027e7fd56d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fd55a70_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000027e7fd565b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000027e7fd55a70_0;
    %inv;
    %assign/vec4 v0000027e7fd55a70_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000027e7fab6900;
T_15 ;
    %wait E_0000027e7fd501f0;
    %load/vec4 v0000027e7fd56650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fd57410_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000027e7fd56dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000027e7fd57410_0;
    %inv;
    %assign/vec4 v0000027e7fd57410_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000027e7fdb0040;
T_16 ;
    %wait E_0000027e7fd501f0;
    %load/vec4 v0000027e7fd56e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fd56ab0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000027e7fd57550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000027e7fd56ab0_0;
    %inv;
    %assign/vec4 v0000027e7fd56ab0_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000027e7fdb81e0;
T_17 ;
    %wait E_0000027e7fd501f0;
    %load/vec4 v0000027e7fd566f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fd55b10_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000027e7fd57050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0000027e7fd55b10_0;
    %inv;
    %assign/vec4 v0000027e7fd55b10_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000027e7fdb8370;
T_18 ;
    %wait E_0000027e7fd501f0;
    %load/vec4 v0000027e7fd570f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fd56970_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000027e7fd56a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000027e7fd56970_0;
    %inv;
    %assign/vec4 v0000027e7fd56970_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000027e7fdb8500;
T_19 ;
    %wait E_0000027e7fd501f0;
    %load/vec4 v0000027e7fd4a0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fd49f80_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000027e7fd4a160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000027e7fd49f80_0;
    %inv;
    %assign/vec4 v0000027e7fd49f80_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000027e7fdb8690;
T_20 ;
    %wait E_0000027e7fd501f0;
    %load/vec4 v0000027e7fd48ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fd48b80_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000027e7fd48f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000027e7fd48b80_0;
    %inv;
    %assign/vec4 v0000027e7fd48b80_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000027e7fd5f960;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fdbf320_0, 0;
    %vpi_call 2 12 "$dumpfile", "monostable.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027e7fd5f960 {0 0 0};
    %end;
    .thread T_21;
    .scope S_0000027e7fd5f960;
T_22 ;
    %delay 500, 0;
    %load/vec4 v0000027e7fdbf320_0;
    %inv;
    %assign/vec4 v0000027e7fdbf320_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0000027e7fd5f960;
T_23 ;
    %delay 50000000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027e7fdbf500_0, 0;
    %delay 100000000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fdbf500_0, 0;
    %delay 50000000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027e7fdbf500_0, 0;
    %delay 150000000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fdbf500_0, 0;
    %delay 50000000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027e7fdbf500_0, 0;
    %delay 200000000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fdbf500_0, 0;
    %delay 50000000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027e7fdbf500_0, 0;
    %delay 150000000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fdbf500_0, 0;
    %delay 50000000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027e7fdbf500_0, 0;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fdbf500_0, 0;
    %delay 50000000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027e7fdbf500_0, 0;
    %delay 100000000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fdbf500_0, 0;
    %delay 50000000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027e7fdbf500_0, 0;
    %delay 150000000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fdbf500_0, 0;
    %delay 50000000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027e7fdbf500_0, 0;
    %delay 200000000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e7fdbf500_0, 0;
    %delay 1000000000, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "stims\monostableSTIM.v";
    "monostable.v";
