INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/ALU_64_Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/InstructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc_V_pipelined_processor
INFO: [VRFC 10-2458] undeclared symbol funct3, assumed default net type wire [C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/RISC_V_Processor.v:72]
INFO: [VRFC 10-2458] undeclared symbol funct7, assumed default net type wire [C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/RISC_V_Processor.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sim_1/new/Top_moduletb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_moduletb
