# AutoWire
[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](https://opensource.org/licenses/MIT)
[![Python](https://img.shields.io/badge/python-3.7%2B-blue.svg)](https://www.python.org/)

AutoWire æ˜¯ä¸€ä¸ªåŸºäº [PyVerilog](https://github.com/PyHDI/Pyverilog) çš„ Verilog è‡ªåŠ¨è¿çº¿å·¥å…·ã€‚å®ƒèƒ½å¤Ÿè‡ªåŠ¨è§£æ Verilog æ¨¡å—ï¼Œæ ¹æ®é…ç½®æ–‡ä»¶è¿›è¡Œåè®®ä¿¡å·æ‰¹é‡åŒ¹é…å’Œç«¯å£è¿çº¿ï¼Œæœ€ç»ˆç”Ÿæˆé¡¶å±‚æ¨¡å—ï¼Œé€‚åº”äºsocé›†æˆã€‚

# æ¶æ„å›¾

```mermaid
graph TB
    subgraph "å‘½ä»¤è¡Œå…¥å£"
        A[autowire.py<br/>å‚æ•°è§£æå’Œä¸»æµç¨‹æ§åˆ¶]
    end
    
    subgraph "æ ¸å¿ƒæ§åˆ¶å±‚"
        B[Generator<br/>ä¸»æ§åˆ¶å™¨<br/>åè°ƒå„æ¨¡å—å·¥ä½œæµç¨‹]
    end
    
    subgraph "é…ç½®ç®¡ç†å±‚"  
        C[ConfigManager<br/>é…ç½®æ–‡ä»¶åŠ è½½ç®¡ç†]
        D[bundle.yaml<br/>åè®®ä¿¡å·å®šä¹‰]
        E[é¡¹ç›®é…ç½®.yaml<br/>å®ä¾‹å’Œè¿çº¿é…ç½®]
    end
    
    subgraph "è§£æå¤„ç†å±‚"
        F[PyVerilogParser<br/>RTLè¯­æ³•è§£æ]
        G[RTLæºæ–‡ä»¶<br/>Verilogæ¨¡å—]
    end
    
    subgraph "è¿çº¿ç®¡ç†å±‚"
        H[ConnectionManager<br/>åè®®è¿çº¿+æ‰‹åŠ¨è¿çº¿+è‡ªåŠ¨è¿çº¿]
    end
    
    subgraph "ä»£ç ç”Ÿæˆå±‚"
        I[CodeGenerator<br/>é¡¶å±‚æ¨¡å—ç”Ÿæˆå™¨]
        J[è¾“å‡ºæ–‡ä»¶<br/>é›†æˆçš„é¡¶å±‚æ¨¡å—]
    end
    
    A --> B
    B --> C
    B --> F  
    B --> H
    B --> I
    
    C --> D
    C --> E
    F --> G
    I --> J
    
    style A fill:#e3f2fd
    style B fill:#fff3e0
    style C fill:#f3e5f5
    style F fill:#e8f5e8
    style H fill:#fce4ec
    style I fill:#e0f2f1
```

## æ ¸å¿ƒç‰¹æ€§

- ğŸ”§ **æ™ºèƒ½è¿çº¿**: åè®®ä¿¡å·è‡ªåŠ¨è¯†åˆ«ï¼ˆAXIã€APBã€AHBç­‰ï¼‰+ åŒåä¿¡å·åŒ¹é…
- ğŸ“ **YAMLé…ç½®**: ç›´è§‚çš„é…ç½®æ–‡ä»¶ï¼Œæ”¯æŒå‚æ•°åŒ–å®ä¾‹å’Œå¤æ‚è¿æ¥è¡¨è¾¾å¼  
- ğŸ¯ **ç²¾ç¡®è§£æ**: åŸºäº PyVerilog çš„è¯­æ³•è§£æï¼Œæ”¯æŒäºŒç»´æ•°ç»„ç«¯å£ã€å®å®šä¹‰å¤„ç†ç­‰
- ğŸ”Œ **ä¿¡å·è¾“å‡º**: å°†å†…éƒ¨ä¿¡å·æš´éœ²ä¸ºé¡¶å±‚è¾“å‡ºç«¯å£ï¼Œä¾¿äºè°ƒè¯•å’Œç›‘æ§
- ğŸ› **è°ƒè¯•å‹å¥½**: è¯¦ç»†æ—¥å¿—è¾“å‡ºï¼Œä¸­é—´é…ç½®æ–‡ä»¶ä¿å­˜ï¼Œä¸´æ—¶æ–‡ä»¶å¯é€‰ä¿ç•™
- ğŸš€ **æ¨¡å—åŒ–æ¶æ„**: é‡æ„åçš„ v2.0 ç‰ˆæœ¬ï¼Œç»„ä»¶åŒ–è®¾è®¡ä¾¿äºæ‰©å±•


## å®‰è£…ä¾èµ–

```bash
pip install pyverilog pyyaml
```
å…¶ä»–ï¼špyverilogéœ€è¦é¢„è£…iverilog,å¦åˆ™è§£æé”™è¯¯


## å¿«é€Ÿå¼€å§‹ - DMA æ§åˆ¶å™¨é›†æˆç¤ºä¾‹

ä»¥ DMA æ§åˆ¶å™¨ä¸ºä¾‹ï¼Œæ¼”ç¤º AutoWire v2.0 çš„å®Œæ•´ä½¿ç”¨æµç¨‹ï¼š

### 1. å‡†å¤‡RTLæ–‡ä»¶

é¡¹ç›®åŒ…å«ä¸¤ä¸ªæ ¸å¿ƒæ¨¡å—ï¼š
- `dma_csr.v`: DMA é…ç½®å¯„å­˜å™¨æ¨¡å—ï¼ˆAPBä»è®¾å¤‡æ¥å£ï¼‰
- `dma_core.v`: DMA æ•°æ®ä¼ è¾“æ ¸å¿ƒæ¨¡å—ï¼ˆAXIä¸»è®¾å¤‡æ¥å£ï¼‰

### 2. åˆ›å»ºé…ç½®æ–‡ä»¶ `vcn_dma.yaml`

```yaml
top_module: dma_top

# RTL æºæ–‡ä»¶è·¯å¾„
rtl_path:
  - ./dma_rtl/dma_csr.v
  - ./dma_rtl/dma_core.v

# æ¨¡å—å®ä¾‹å®šä¹‰
instances:
  - module: dma_csr
    name: u_dma_csr
  - module: dma_core
    name: u_dma_core
    parameters:
      DMA_NUM_DESC: 2          # å‚æ•°åŒ–é…ç½®ï¼š2ä¸ªæè¿°ç¬¦

# æ‰‹åŠ¨è¿çº¿ï¼ˆå¸¸é‡è¿æ¥ï¼‰
connections:
  u_dma_csr.csr_dma_version: 16'habcd  # DMAç‰ˆæœ¬å·

# åè®®ä¿¡å·è‡ªåŠ¨è¿çº¿
bundle_con:
  - axi:                       # AXI4åè®®ä¿¡å·æ‰¹é‡è¿æ¥
      u_dma_core.axim_*: dma_axi4m_*
  - apb:                       # APBåè®®ä¿¡å·æ‰¹é‡è¿æ¥  
      u_dma_csr.*: dma_apbs_*

# å†…éƒ¨ä¿¡å·é¡¶å±‚è¾“å‡º (æ–°åŠŸèƒ½)
top_add:
  - csr_dma_done                    # å°†å†…éƒ¨ä¿¡å·è¾“å‡ºåˆ°é¡¶å±‚
  - csr_dma_err                     # DMAé”™è¯¯çŠ¶æ€ä¿¡å·
```

### 3. è¿è¡ŒAutoWire

```bash
python autowire.py -i vcn_dma.yaml -o ./dma_rtl_gen -d
```

å‚æ•°è¯´æ˜ï¼š
- `-i vcn_dma.yaml`: æŒ‡å®šè¾“å…¥é…ç½®æ–‡ä»¶
- `-o ./dma_rtl_gen`: æŒ‡å®šè¾“å‡ºç›®å½•
- `-d`: å¯ç”¨è°ƒè¯•æ¨¡å¼ï¼Œç”Ÿæˆè¯¦ç»†æ—¥å¿—

### 4. è¾“å‡ºç»“æœ

AutoWire è‡ªåŠ¨ç”Ÿæˆä»¥ä¸‹æ–‡ä»¶ï¼š

#### é¡¶å±‚æ¨¡å— `dma_top.v`ï¼š
```verilog
module dma_top(
    // APBä»è®¾å¤‡æ¥å£ï¼ˆCSRæ¨¡å—ï¼‰
    input           pclk,
    input           presetn,
    input           dma_apbs_psel,
    input           dma_apbs_penable,
    input           dma_apbs_pwrite,
    input   [11:0]  dma_apbs_paddr,
    input   [31:0]  dma_apbs_pwdata,
    output  [31:0]  dma_apbs_prdata,
    output          dma_apbs_pready,

    // AXI4ä¸»è®¾å¤‡æ¥å£ï¼ˆæ•°æ®ä¼ è¾“ï¼‰
    input           clk,
    input           rst_n,
    output  [31:0]  dma_axi4m_awaddr,
    output  [7:0]   dma_axi4m_awlen,
    // ... å®Œæ•´çš„AXI4ä¿¡å·

    // top_addè¾“å‡ºç«¯å£ï¼ˆå†…éƒ¨ä¿¡å·æš´éœ²ï¼‰
    output          csr_dma_done,              // DMAå®ŒæˆçŠ¶æ€
    output          csr_dma_err                // DMAé”™è¯¯çŠ¶æ€  
);

// å†…éƒ¨è¿çº¿ä¿¡å·ï¼ˆè‡ªåŠ¨å£°æ˜ï¼‰
wire  [31:0]  csr_desc_src_addr [1:0];     // æ•°ç»„ä¿¡å·
wire  [31:0]  csr_desc_dst_addr [1:0]; 
wire  [7:0]   csr_dma_maxburst;
// ... æ›´å¤šå†…éƒ¨ä¿¡å·

// CSRæ¨¡å—å®ä¾‹åŒ–
dma_csr u_dma_csr (
    .pclk              (pclk               ),
    .presetn           (presetn            ),
    .psel              (dma_apbs_psel      ),
    .csr_dma_version   (16'habcd           ),  // å¸¸é‡è¿æ¥
    // ... APBåè®®ä¿¡å·è‡ªåŠ¨è¿æ¥
);

// DMAæ ¸å¿ƒæ¨¡å—å®ä¾‹åŒ–ï¼ˆå‚æ•°åŒ–ï¼‰
dma_core #(
    .DMA_NUM_DESC(2)        // å‚æ•°è‡ªåŠ¨ä¼ é€’
) u_dma_core (
    .clk               (clk                ),
    .rst_n             (rst_n              ),
    .axim_awaddr       (dma_axi4m_awaddr   ),
    // ... AXIåè®®ä¿¡å·è‡ªåŠ¨è¿æ¥
    .csr_desc_src_addr (csr_desc_src_addr  ), // å†…éƒ¨ä¿¡å·è¿æ¥
);

endmodule
```

### 5. å…³é”®ç‰¹æ€§æ¼”ç¤º

âœ… **åè®®ä¿¡å·è‡ªåŠ¨è¯†åˆ«**: 
- `axim_*` â†’ `dma_axi4m_*` (36ä¸ªAXIä¿¡å·)
- `psel, paddr, pwdata...` â†’ `dma_apbs_*` (7ä¸ªAPBä¿¡å·)

âœ… **æ•°ç»„ç«¯å£æ”¯æŒ**: 
- `csr_desc_src_addr[1:0]` æ­£ç¡®å¤„ç†

âœ… **å‚æ•°åŒ–å®ä¾‹**: 
- `DMA_NUM_DESC: 2` è‡ªåŠ¨ä¼ é€’åˆ°æ¨¡å—

âœ… **å¸¸é‡è¿æ¥**: 
- ç‰ˆæœ¬å· `16'habcd` ç›´æ¥è¿æ¥

âœ… **è‡ªåŠ¨è¿çº¿**: 
- 81ä¸ªç«¯å£å…¨éƒ¨è‡ªåŠ¨è¿æ¥ï¼Œæ— éœ€æ‰‹åŠ¨é…ç½®

âœ… **å†…éƒ¨ä¿¡å·è¾“å‡º**: 
- `top_add` é…ç½®å°†å†…éƒ¨ä¿¡å·æš´éœ²ä¸ºé¡¶å±‚è¾“å‡ºç«¯å£
- æ”¯æŒæ ‡é‡å’Œæ•°ç»„ä¿¡å·ï¼Œä½ç½®è‡ªåŠ¨æ’åˆ—åœ¨ç«¯å£åˆ—è¡¨æœ«å°¾

### 6. è°ƒè¯•ä¿¡æ¯

è°ƒè¯•æ¨¡å¼ä¸‹ç”Ÿæˆè¯¦ç»†æ—¥å¿—ï¼š
```
2025-09-03 19:54:31 - INFO - Generated 44 protocol connections
2025-09-03 19:54:31 - INFO - Auto-connection completed: 81/81 ports connected
2025-09-03 19:54:31 - INFO - Processing top_add signals: ['csr_dma_done', 'csr_dma_err']  
2025-09-03 19:54:31 - INFO - Generated 51 top-level ports (including 3 top_add ports)
2025-09-03 19:54:31 - INFO - Successfully generated ./dma_rtl_gen\dma_top.v
```

## ç³»ç»Ÿæ¶æ„


### å¤„ç†æµç¨‹å›¾

```mermaid
flowchart TD
    A[å¼€å§‹] --> B[è§£æå‘½ä»¤è¡Œå‚æ•°<br/>-i config.yaml -o output -d]
    B --> C{æ£€æŸ¥è¾“å…¥æ–‡ä»¶å­˜åœ¨?}
    C -->|å¦| C1[âŒ æŠ¥é”™é€€å‡º<br/>æ–‡ä»¶ä¸å­˜åœ¨]
    C -->|æ˜¯| D[åˆå§‹åŒ–AutoWireGenerator<br/>è®¾ç½®è°ƒè¯•æ¨¡å¼]
    
    D --> E[ğŸ“‚ é…ç½®åŠ è½½é˜¶æ®µ]
    E --> E1[åŠ è½½ä¸»YAMLé…ç½®<br/>è§£æinstances/connections]
    E1 --> E2{åè®®å®šä¹‰æ–‡ä»¶å­˜åœ¨?}
    E2 -->|æ˜¯| E2A[åŠ è½½bundle.yaml<br/>è§£æAXI/APB/AHBä¿¡å·]
    E2 -->|å¦| E2B[è·³è¿‡åè®®å®šä¹‰<br/>ä»…ä½¿ç”¨æ‰‹åŠ¨è¿çº¿]
    E2A --> E3[åˆå§‹åŒ–å„ç»„ä»¶<br/>ConnectionManager/CodeGenerator]
    E2B --> E3
    
    E3 --> F[ğŸ” RTLè§£æé˜¶æ®µ]
    F --> F1[æ‰«ærtl_path<br/>å‘ç°Verilogæ¨¡å—æ–‡ä»¶]
    F1 --> F2[åˆ›å»ºInstanceå¯¹è±¡åˆ—è¡¨<br/>åŸºäºinstancesé…ç½®]
    F2 --> F3{éå†æ¯ä¸ªInstance}
    F3 --> F4[ä½¿ç”¨PyVerilogè§£ææ¨¡å—<br/>æå–ç«¯å£å’Œå‚æ•°ä¿¡æ¯]
    F4 --> F4A[å¤„ç†æ•°ç»„ç«¯å£<br/>å¦‚csr_desc_addræ•°ç»„]
    F4A --> F4B[åº”ç”¨å‚æ•°åŒ–é…ç½®<br/>å¦‚DMA_NUM_DESC: 2]
    F4B --> F5[æ›´æ–°Instanceç«¯å£åˆ—è¡¨<br/>Portå¯¹è±¡é›†åˆ]
    F5 --> F3
    F3 -->|å…¨éƒ¨å®Œæˆ| G[ğŸ”— è¿çº¿å¤„ç†é˜¶æ®µ]
    
    G --> G1[åè®®è¿çº¿å¤„ç†<br/>bundle_conè§„åˆ™]
    G1 --> G1A[é€šé…ç¬¦åŒ¹é…å±•å¼€<br/>axim_* â†’ åŒ¹é…æ‰€æœ‰axim_å¼€å¤´ç«¯å£]
    G1A --> G1B[åè®®ä¿¡å·è¿‡æ»¤<br/>åŸºäºbundle.yamlä¿¡å·åˆ—è¡¨]
    G1B --> G1C[ç”Ÿæˆåè®®è¿æ¥æ˜ å°„<br/>axim_awaddr â†’ dma_axi4m_awaddr]
    G1C --> G1D[åˆ›å»ºä¸­é—´é…ç½®æ–‡ä»¶<br/>*_intermediate.yaml]
    
    G1D --> G2[æ‰‹åŠ¨è¿çº¿å¤„ç†<br/>connectionsé…ç½®]
    G2 --> G2A{è¿çº¿ç±»å‹åˆ¤æ–­}
    G2A -->|å¸¸é‡| G2A1[å¤„ç†å¸¸é‡è¿æ¥<br/>16'habcd, 1'b1]
    G2A -->|ä½é€‰æ‹©| G2A2[å¤„ç†ä½é€‰æ‹©<br/>signalæ•°ç»„]
    G2A -->|æ‹¼æ¥| G2A3[å¤„ç†ä¿¡å·æ‹¼æ¥<br/>]
    G2A -->|æ‚¬ç©º| G2A4[å¤„ç†æ‚¬ç©ºç«¯å£<br/>ç•™ç©ºä¸è¿æ¥]
    G2A1 --> G2B[æ›´æ–°WireInfoæ˜ å°„]
    G2A2 --> G2B
    G2A3 --> G2B
    G2A4 --> G2B
    
    G2B --> G3[è‡ªåŠ¨è¿çº¿é˜¶æ®µ<br/>åŒåä¿¡å·åŒ¹é…]
    G3 --> G3A{éå†æœªè¿æ¥ç«¯å£}
    G3A --> G3B[æŸ¥æ‰¾åŒåç«¯å£<br/>ä¸åŒå®ä¾‹é—´]
    G3B --> G3C{ç«¯å£æ–¹å‘æ£€æŸ¥}
    G3C -->|input-outputåŒ¹é…| G3D[æ£€æŸ¥ä½å®½ä¸€è‡´æ€§]
    G3C -->|æ–¹å‘ä¸åŒ¹é…| G3A
    G3D -->|ä½å®½åŒ¹é…| G3E[åˆ›å»ºè‡ªåŠ¨è¿çº¿<br/>æ›´æ–°WireInfo]
    G3D -->|ä½å®½ä¸åŒ¹é…| G3F[âš ï¸ è®°å½•è­¦å‘Šä¿¡æ¯<br/>ç»§ç»­å¤„ç†]
    G3E --> G3A
    G3F --> G3A
    G3A -->|å…¨éƒ¨å¤„ç†å®Œæˆ| H[ğŸ“ ä»£ç ç”Ÿæˆé˜¶æ®µ]
    
    H --> H1[ç”Ÿæˆé¡¶å±‚ç«¯å£åˆ—è¡¨<br/>æå–å¯¹å¤–æ¥å£ä¿¡å·]
    H1 --> H1A[æŒ‰å®ä¾‹é¡ºåºå¤„ç†ç«¯å£<br/>ä¿æŒç”Ÿæˆé¡ºåºä¸€è‡´æ€§]
    H1A --> H1B[åŒºåˆ†input/outputæ–¹å‘<br/>ç¡®å®šç«¯å£å£°æ˜]
    H1B --> H2[ç”Ÿæˆå†…éƒ¨ä¿¡å·å£°æ˜<br/>wireè¯­å¥è‡ªåŠ¨ç”Ÿæˆ]
    H2 --> H2A[å¤„ç†æ•°ç»„ä¿¡å·å£°æ˜<br/>wireæ•°ç»„æ ¼å¼]
    H2A --> H2B[é¿å…é‡å¤å£°æ˜<br/>å»é‡å¤„ç†]
    
    H2B --> H3[ç”Ÿæˆå®ä¾‹åŒ–ä»£ç <br/>æ¨¡å—å®ä¾‹+ç«¯å£è¿æ¥]
    H3 --> H3A[å¤„ç†å‚æ•°ä¼ é€’<br/>]
    H3A --> H3B[ç”Ÿæˆç«¯å£è¿æ¥æ˜ å°„<br/>]
    H3B --> H3C[æ ¼å¼åŒ–ä»£ç è¾“å‡º<br/>å¯¹é½å’Œæ³¨é‡Š]
    
    H3C --> H4[å†™å…¥Verilogæ–‡ä»¶<br/>å®Œæ•´æ¨¡å—ä»£ç ]
    H4 --> H4A[æ·»åŠ æ–‡ä»¶å¤´æ³¨é‡Š<br/>æ—¶é—´æˆ³å’Œç‰ˆæœ¬ä¿¡æ¯]
    H4A --> H4B[ç”Ÿæˆæ¨¡å—å£°æ˜<br/>module top_name]
    H4B --> H4C[è¾“å‡ºå†…éƒ¨ä¿¡å·å£°æ˜]
    H4C --> H4D[è¾“å‡ºæ‰€æœ‰å®ä¾‹åŒ–ä»£ç ]
    H4D --> H4E[æ·»åŠ endmodule]
    
    H4E --> I[ğŸ§¹ æ¸…ç†å’Œå®Œæˆé˜¶æ®µ]
    I --> I1[æ¸…ç†PyVerilogç¼“å­˜<br/>åˆ é™¤PLYæ–‡ä»¶]
    I1 --> I2{è°ƒè¯•æ¨¡å¼å¯ç”¨?}
    I2 -->|æ˜¯| I3[ä¿ç•™ä¸­é—´æ–‡ä»¶<br/>*_intermediate.yaml]
    I2 -->|å¦| I4[åˆ é™¤ä¸´æ—¶æ–‡ä»¶<br/>æ¸…ç†å·¥ä½œç›®å½•]
    I3 --> I5[ä¿ç•™è¯¦ç»†æ—¥å¿—<br/>*_debug_*.log]
    I4 --> I5
    I5 --> J[âœ… æˆåŠŸå®Œæˆ<br/>ç”Ÿæˆé¡¶å±‚æ¨¡å—]
    
    %% é”™è¯¯å¤„ç†è·¯å¾„
    C1 --> END[âŒ æ‰§è¡Œå¤±è´¥]
    F4 -->|è§£æé”™è¯¯| F_ERR[âŒ RTLè§£æå¤±è´¥<br/>æ£€æŸ¥Verilogè¯­æ³•]
    G1C -->|åŒ¹é…å¤±è´¥| G_WARN[âš ï¸ åè®®ä¿¡å·æœªåŒ¹é…<br/>è®°å½•è­¦å‘Šç»§ç»­]
    H4 -->|å†™å…¥å¤±è´¥| H_ERR[âŒ æ–‡ä»¶å†™å…¥å¤±è´¥<br/>æ£€æŸ¥æƒé™å’Œè·¯å¾„]
    
    F_ERR --> END
    G_WARN --> G2
    H_ERR --> END
    
    %% æ ·å¼å®šä¹‰
    style A fill:#e1f5fe,stroke:#0277bd,stroke-width:2px
    style J fill:#c8e6c9,stroke:#2e7d32,stroke-width:3px
    style END fill:#ffcdd2,stroke:#c62828,stroke-width:2px
    
    style E fill:#f3e5f5,stroke:#7b1fa2
    style F fill:#e8f5e8,stroke:#388e3c
    style G fill:#fff3e0,stroke:#f57c00
    style H fill:#e3f2fd,stroke:#1976d2
    style I fill:#f5f5f5,stroke:#757575
    
    style C1 fill:#ffcdd2,stroke:#c62828
    style F_ERR fill:#ffcdd2,stroke:#c62828
    style G_WARN fill:#fff3e0,stroke:#ff9800
    style H_ERR fill:#ffcdd2,stroke:#c62828
    
    style G1A fill:#fff8e1,stroke:#f9a825
    style G2A1 fill:#fff8e1,stroke:#f9a825
    style G3B fill:#fff8e1,stroke:#f9a825
```

### æµç¨‹å…³é”®èŠ‚ç‚¹è¯´æ˜

#### ğŸ” **è§£æé˜¶æ®µå…³é”®ç‚¹**
- **PyVerilogé›†æˆ**: ä½¿ç”¨industry-standardè§£æå™¨ç¡®ä¿è¯­æ³•å‡†ç¡®æ€§
- **æ•°ç»„ç«¯å£å¤„ç†**: ç‰¹æ®Šå¤„ç†`signal[1:0]`æ ¼å¼çš„ç«¯å£å£°æ˜
- **å‚æ•°åŒ–æ”¯æŒ**: åŠ¨æ€åº”ç”¨`parameters`é…ç½®åˆ°æ¨¡å—å®ä¾‹

#### ğŸ”— **è¿çº¿é˜¶æ®µä¼˜å…ˆçº§**
1. **åè®®è¿çº¿** (`bundle_con`) â†’ æœ€é«˜ä¼˜å…ˆçº§ï¼Œæ‰¹é‡å¤„ç†
2. **æ‰‹åŠ¨è¿çº¿** (`connections`) â†’ ä¸­ç­‰ä¼˜å…ˆçº§ï¼Œç²¾ç¡®æ§åˆ¶
3. **è‡ªåŠ¨è¿çº¿** (åŒååŒ¹é…) â†’ æœ€ä½ä¼˜å…ˆçº§ï¼Œæ™ºèƒ½è¡¥å…¨

#### ğŸ“ **ä»£ç ç”Ÿæˆç‰¹è‰²**
- **é¡ºåºä¿æŒ**: æŒ‰é…ç½®æ–‡ä»¶ä¸­çš„å®ä¾‹é¡ºåºç”Ÿæˆä»£ç 
- **æ ¼å¼ä¼˜åŒ–**: è‡ªåŠ¨å¯¹é½å’Œæ·»åŠ æ³¨é‡Šï¼Œæé«˜å¯è¯»æ€§
- **é”™è¯¯å¤„ç†**: ä½å®½ä¸åŒ¹é…ç­‰é—®é¢˜çš„æ™ºèƒ½å¤„ç†å’Œè­¦å‘Š

#### ğŸ› **è°ƒè¯•æ¨¡å¼å¢å¼º**
- **ä¸­é—´æ–‡ä»¶ä¿ç•™**: `*_intermediate.yaml`åŒ…å«å±•å¼€åçš„å®Œæ•´é…ç½®
- **è¯¦ç»†æ—¥å¿—**: è®°å½•æ¯ä¸ªå¤„ç†æ­¥éª¤çš„è¯¦ç»†ä¿¡æ¯
- **ä¸´æ—¶æ–‡ä»¶**: å¯é€‰ä¿ç•™PyVerilogç”Ÿæˆçš„ä¸´æ—¶è§£ææ–‡ä»¶

### æ•°æ®æµå‘å›¾

```mermaid
flowchart TD
    subgraph "è¾“å…¥é˜¶æ®µ"
        A1[å‘½ä»¤è¡Œå‚æ•°<br/>-i config.yaml -o output -d]
        A2[ä¸»é…ç½®æ–‡ä»¶<br/>vcn_dma.yaml]
        A3[åè®®å®šä¹‰æ–‡ä»¶<br/>bundle.yaml]
        A4[RTLæºæ–‡ä»¶<br/>dma_csr.v, dma_core.v]
    end
    
    subgraph "è§£æé˜¶æ®µ"
        B1[ConfigManager<br/>åŠ è½½YAMLé…ç½®]
        B2[PyVerilogParser<br/>è§£æRTLè¯­æ³•]
        B3[åè®®ä¿¡å·æ˜ å°„è¡¨<br/>AXI/APBä¿¡å·åˆ—è¡¨]
        B4[Instanceå¯¹è±¡åˆ—è¡¨<br/>æ¨¡å—å®ä¾‹+ç«¯å£ä¿¡æ¯]
    end
    
    subgraph "è¿çº¿å¤„ç†é˜¶æ®µ"
        C1[åè®®è¿çº¿åŒ¹é…<br/>axim_* â†’ dma_axi4m_*]
        C2[ç”Ÿæˆä¸­é—´é…ç½®<br/>*_intermediate.yaml]
        C3[æ‰‹åŠ¨è¿çº¿è§£æ<br/>å¸¸é‡/æ‹¼æ¥/ä½é€‰æ‹©]
        C4[è‡ªåŠ¨è¿çº¿æ‰§è¡Œ<br/>åŒåä¿¡å·åŒ¹é…]
        C5[WireInfoè¿çº¿æ˜ å°„<br/>ç«¯å£â†’ä¿¡å·å…³ç³»]
    end
    
    subgraph "ä»£ç ç”Ÿæˆé˜¶æ®µ"
        D1[é¡¶å±‚ç«¯å£æå–<br/>å¤–éƒ¨æ¥å£ä¿¡å·]
        D2[å†…éƒ¨ä¿¡å·å£°æ˜<br/>wireå£°æ˜è¯­å¥]
        D3[å®ä¾‹åŒ–ä»£ç <br/>æ¨¡å—å®ä¾‹+å‚æ•°]
        D4[ç«¯å£è¿æ¥æ˜ å°„<br/>portâ†’signalç»‘å®š]
    end
    
    subgraph "è¾“å‡ºé˜¶æ®µ"
        E1[é¡¶å±‚Verilogæ–‡ä»¶<br/>dma_top.v]
        E2[ä¸­é—´é…ç½®æ–‡ä»¶<br/>è°ƒè¯•ç”¨é€”]
        E3[è¯¦ç»†æ—¥å¿—æ–‡ä»¶<br/>å¤„ç†è¿‡ç¨‹è®°å½•]
        E4[ä¸´æ—¶æ–‡ä»¶æ¸…ç†<br/>PLYç¼“å­˜ç­‰]
    end
    
    %% æ•°æ®æµå‘è¿æ¥
    A1 --> B1
    A2 --> B1
    A3 --> B3
    A4 --> B2
    
    B1 --> B4
    B2 --> B4
    B3 --> C1
    B4 --> C1
    
    C1 --> C2
    C2 --> C3
    C3 --> C4
    C4 --> C5
    
    B4 --> D1
    C5 --> D1
    C5 --> D2
    B4 --> D3
    C5 --> D4
    
    D1 --> E1
    D2 --> E1
    D3 --> E1
    D4 --> E1
    
    C2 --> E2
    B1 --> E3
    C1 --> E3
    C4 --> E3
    D1 --> E3
    
    E1 --> E4
    
    %% æ ·å¼å®šä¹‰
    style A1 fill:#e3f2fd,stroke:#1976d2
    style A2 fill:#e3f2fd,stroke:#1976d2
    style A3 fill:#e3f2fd,stroke:#1976d2
    style A4 fill:#e3f2fd,stroke:#1976d2
    
    style B1 fill:#f3e5f5,stroke:#7b1fa2
    style B2 fill:#f3e5f5,stroke:#7b1fa2
    style B3 fill:#f3e5f5,stroke:#7b1fa2
    style B4 fill:#f3e5f5,stroke:#7b1fa2
    
    style C1 fill:#fff3e0,stroke:#f57c00
    style C2 fill:#fff3e0,stroke:#f57c00
    style C3 fill:#fff3e0,stroke:#f57c00
    style C4 fill:#fff3e0,stroke:#f57c00
    style C5 fill:#fff3e0,stroke:#f57c00
    
    style D1 fill:#e8f5e8,stroke:#388e3c
    style D2 fill:#e8f5e8,stroke:#388e3c
    style D3 fill:#e8f5e8,stroke:#388e3c
    style D4 fill:#e8f5e8,stroke:#388e3c
    
    style E1 fill:#c8e6c9,stroke:#2e7d32,stroke-width:3px
    style E2 fill:#fff9c4,stroke:#f9a825
    style E3 fill:#fce4ec,stroke:#c2185b
    style E4 fill:#f5f5f5,stroke:#757575
```

### å…³é”®æ•°æ®ç»“æ„æµè½¬

#### 1. **é…ç½®æ•°æ®** (YAML â†’ Pythonå¯¹è±¡)
```
vcn_dma.yaml â†’ ConfigManager â†’ {
    'top_module': 'dma_top',
    'instances': [Instanceå¯¹è±¡åˆ—è¡¨],
    'connections': {ç«¯å£æ˜ å°„å­—å…¸},
    'bundle_con': [åè®®è¿çº¿è§„åˆ™]
}
```

#### 2. **RTLè§£ææ•°æ®** (Verilog â†’ ç»“æ„åŒ–ä¿¡æ¯)
```
dma_core.v â†’ PyVerilogParser â†’ Instance {
    'name': 'u_dma_core',
    'module': 'dma_core', 
    'ports': [Portå¯¹è±¡åˆ—è¡¨],
    'parameters': {'DMA_NUM_DESC': 2}
}
```

#### 3. **è¿çº¿æ˜ å°„æ•°æ®** (è§„åˆ™ â†’ å…·ä½“è¿æ¥)
```
åè®®è§„åˆ™: u_dma_core.axim_* â†’ dma_axi4m_*
å¤„ç†ç»“æœ: WireInfo {
    'wire_name': 'dma_axi4m_awaddr',
    'connections': {
        'u_dma_core.axim_awaddr': 'output[31:0]'
    }
}
```

#### 4. **ä»£ç ç”Ÿæˆæ•°æ®** (æ˜ å°„ â†’ Verilogä»£ç )
```
WireInfo + Instance â†’ CodeGenerator â†’ ç”Ÿæˆ:
- é¡¶å±‚ç«¯å£å£°æ˜: output [31:0] dma_axi4m_awaddr
- å®ä¾‹ç«¯å£è¿æ¥: .axim_awaddr(dma_axi4m_awaddr)
- å†…éƒ¨ä¿¡å·å£°æ˜: wire [7:0] csr_dma_maxburst
```

### æ ¸å¿ƒç®—æ³•è¯´æ˜

#### 1. åè®®ä¿¡å·åŒ¹é…ç®—æ³•
- **é€šé…ç¬¦å±•å¼€**: `u_dma_core.axim_*` åŒ¹é…æ‰€æœ‰ `axim_` å‰ç¼€ç«¯å£
- **åè®®è¿‡æ»¤**: åŸºäº `bundle.yaml` ä¸­çš„ä¿¡å·åˆ—è¡¨è¿›è¡Œç²¾ç¡®è¿‡æ»¤
- **å‘½åè½¬æ¢**: `axim_awaddr` â†’ `dma_axi4m_awaddr`

#### 2. è¿çº¿ä¼˜å…ˆçº§æœºåˆ¶
1. **åè®®è¿çº¿** (`bundle_con`) - æœ€é«˜ä¼˜å…ˆçº§
2. **æ‰‹åŠ¨è¿çº¿** (`connections`) - ä¸­ç­‰ä¼˜å…ˆçº§  
3. **è‡ªåŠ¨è¿çº¿** (åŒååŒ¹é…) - æœ€ä½ä¼˜å…ˆçº§

#### 3. ä½å®½æ£€æŸ¥å’Œé”™è¯¯å¤„ç†
- è‡ªåŠ¨æ£€æµ‹ç«¯å£ä½å®½ä¸åŒ¹é…
- æ”¯æŒä½é€‰æ‹©è¯­æ³• `signal[7:0]`
- æ”¯æŒä¿¡å·æ‹¼æ¥ `{sig1, sig2, 4'b0}`

## å‘½ä»¤è¡Œå‚æ•°

```bash
python autowire.py [-h] [-i INPUT] [-o OUTPUT] [-b BOUNDING] [-d] [--version]

å‚æ•°è¯´æ˜:
  -h, --help            æ˜¾ç¤ºå¸®åŠ©ä¿¡æ¯å¹¶é€€å‡º
  -i INPUT, --input     è¾“å…¥YAMLé…ç½®æ–‡ä»¶ (é»˜è®¤: vcn.yaml)
  -o OUTPUT, --output   è¾“å‡ºç›®å½•æˆ–æ–‡ä»¶è·¯å¾„ (é»˜è®¤: .)
  -b BOUNDING, --bounding åè®®ä¿¡å·å®šä¹‰æ–‡ä»¶ (é»˜è®¤: bundle.yaml)  
  -d, --debug           å¯ç”¨è°ƒè¯•æ¨¡å¼ï¼Œä¿å­˜è¯¦ç»†æ—¥å¿—å’Œä¸­é—´æ–‡ä»¶
  --version             æ˜¾ç¤ºç‰ˆæœ¬ä¿¡æ¯
```

**ä½¿ç”¨ç¤ºä¾‹ï¼š**

```bash
# DMAæ§åˆ¶å™¨é›†æˆï¼ˆæ¨èï¼‰
python autowire.py -i vcn_dma.yaml -o ./dma_rtl_gen -d

# CPUå­ç³»ç»Ÿé›†æˆï¼Œä½¿ç”¨è‡ªå®šä¹‰åè®®æ–‡ä»¶
python autowire.py -i cpu_config.yaml -b custom_protocols.yaml -o cpu_top.v

# å¿«é€Ÿç”Ÿæˆï¼Œè¾“å‡ºåˆ°å½“å‰ç›®å½•
python autowire.py -i simple_config.yaml

# è°ƒè¯•æ¨¡å¼ï¼ŒæŸ¥çœ‹è¯¦ç»†å¤„ç†è¿‡ç¨‹
python autowire.py -i debug_config.yaml -o ./debug -d
```

### è¿æ¥è¯­æ³•æ”¯æŒ

| è¿æ¥ç±»å‹ | è¯­æ³•ç¤ºä¾‹ | è¯´æ˜ |
|---------|---------|------|
| å¸¸é‡è¿æ¥ | `1'b1`, `16'habcd`, `32'd100` | ç›´æ¥å¸¸é‡å€¼ |
| ä½é€‰æ‹© | `bus[7:0]`, `data[15]` | ä¿¡å·ä½é€‰æ‹© |
| ä¿¡å·æ‹¼æ¥ | `{sig1, sig2, 4'b0}` | å¤šä¿¡å·æ‹¼æ¥ |
| æ‚¬ç©ºç«¯å£ | (ç•™ç©º) | ç«¯å£ä¸è¿æ¥ |
| è¡¨è¾¾å¼ | `~reset_n`, `data + 1` | ç®€å•è¡¨è¾¾å¼ |

## å¸¸è§é—®é¢˜ä¸è§£å†³æ–¹æ¡ˆ

### 1. æ¨¡å—è§£æå¤±è´¥
```
ERROR - Module cpu_core not found in RTL files
```
**è§£å†³æ–¹æ¡ˆï¼š**
- æ£€æŸ¥ `rtl_path` ä¸­æ–‡ä»¶è·¯å¾„æ˜¯å¦æ­£ç¡®
- ç¡®è®¤æ¨¡å—åä¸æ–‡ä»¶ä¸­ `module` å£°æ˜ä¸€è‡´
- ä½¿ç”¨ç»å¯¹è·¯å¾„é¿å…è·¯å¾„é—®é¢˜

### 2. åè®®ä¿¡å·ä¸åŒ¹é…
```
WARNING - No protocol signals matched for u_cpu.ahb_*
```
**è§£å†³æ–¹æ¡ˆï¼š**
- æ£€æŸ¥ç«¯å£å‘½åæ˜¯å¦åŒ…å«åè®®ä¿¡å·å
- éªŒè¯ `bundle.yaml` ä¸­åè®®ä¿¡å·å®šä¹‰
- ä½¿ç”¨è°ƒè¯•æ¨¡å¼ `-d` æŸ¥çœ‹åŒ¹é…è¯¦æƒ…

### 3. ä½å®½ä¸åŒ¹é…
```
WARNING - Width mismatch for wire data_bus: input=32, output=16
```
**è§£å†³æ–¹æ¡ˆï¼š**
- ä½¿ç”¨ä½é€‰æ‹©ï¼š`data_bus[15:0]`
- ä½¿ç”¨æ‹¼æ¥ï¼š`{16'b0, narrow_signal}`
- æ£€æŸ¥æ¨¡å—å®šä¹‰ç¡®ä¿ä½å®½ä¸€è‡´

### 4. è°ƒè¯•æŠ€å·§
```bash
# å¯ç”¨è¯¦ç»†è°ƒè¯•
python autowire.py -i config.yaml -o ./debug -d

# æ£€æŸ¥ç”Ÿæˆçš„ä¸­é—´é…ç½®æ–‡ä»¶
cat debug/config_intermediate.yaml

# æŸ¥çœ‹è¯¦ç»†æ—¥å¿—
tail -f debug/autowire_debug_*.log
```

## é¡¹ç›®ç»“æ„

```
autowire-master/
â”œâ”€â”€ autowire.py                # ä¸»å…¥å£è„šæœ¬
â”œâ”€â”€ bundle.yaml             # åè®®ä¿¡å·å®šä¹‰æ–‡ä»¶
â”œâ”€â”€ vcn_dma.yaml              # DMAé…ç½®ç¤ºä¾‹
â”œâ”€â”€ src/                      # æ ¸å¿ƒæºä»£ç 
â”‚   â”œâ”€â”€ generator.py          # ä¸»æ§åˆ¶å™¨
â”‚   â”œâ”€â”€ config_manager.py     # é…ç½®ç®¡ç†
â”‚   â”œâ”€â”€ parser.py             # Verilogè§£æå™¨
â”‚   â”œâ”€â”€ connection_manager.py # è¿çº¿ç®¡ç†
â”‚   â”œâ”€â”€ code_generator.py     # ä»£ç ç”Ÿæˆå™¨
â”‚   â”œâ”€â”€ data_structures.py    # æ•°æ®ç»“æ„å®šä¹‰
â”‚   â””â”€â”€ logger.py             # æ—¥å¿—ç®¡ç†
â”œâ”€â”€ dma_rtl/                  # ç¤ºä¾‹RTLæ–‡ä»¶
â”‚   â”œâ”€â”€ dma_csr.v            # DMAé…ç½®å¯„å­˜å™¨æ¨¡å—
â”‚   â””â”€â”€ dma_core.v           # DMAæ ¸å¿ƒæ¨¡å—
â””â”€â”€ dma_rtl_gen/             # è¾“å‡ºç›®å½•ç¤ºä¾‹
    â”œâ”€â”€ dma_top.v            # ç”Ÿæˆçš„é¡¶å±‚æ¨¡å—
    â””â”€â”€ *.log                # è°ƒè¯•æ—¥å¿—æ–‡ä»¶
```

## æ›´æ–°æ—¥å¿—

### v2.0.0 (å½“å‰ç‰ˆæœ¬ - é‡æ„ç‰ˆæœ¬)
- âœ… **æ¶æ„é‡æ„**: é‡‡ç”¨æ¨¡å—åŒ–è®¾è®¡ï¼Œæé«˜ä»£ç å¯ç»´æŠ¤æ€§
- âœ… **åè®®ä¼˜åŒ–**: æ”¹è¿›AXI/APB/AHBåè®®ä¿¡å·åŒ¹é…ç®—æ³•  
- âœ… **äºŒç»´æ•°ç»„**: å®Œå–„äºŒç»´æ•°ç»„ç«¯å£è§£æå’Œè¿æ¥åŠŸèƒ½
- âœ… **è°ƒè¯•å¢å¼º**: æ–°å¢è¯¦ç»†æ—¥å¿—å’Œä¸­é—´æ–‡ä»¶ä¿å­˜
- âœ… **é”™è¯¯å¤„ç†**: å¢å¼ºé”™è¯¯æ£€æµ‹å’Œå¼‚å¸¸å¤„ç†æœºåˆ¶
- âœ… **é…ç½®çµæ´»**: æ”¯æŒæ›´å¤æ‚çš„è¿æ¥è¡¨è¾¾å¼å’Œå‚æ•°ä¼ é€’

---

## è®¸å¯è¯

æœ¬é¡¹ç›®åŸºäº MIT è®¸å¯è¯å¼€æºã€‚è¯¦è§ [LICENSE](LICENSE) æ–‡ä»¶ã€‚

## åé¦ˆä¸æ”¯æŒ

- ğŸ› **é—®é¢˜æŠ¥å‘Š**: è¯·é€šè¿‡ GitHub Issues æäº¤
- ğŸ’¡ **åŠŸèƒ½å»ºè®®**: æ¬¢è¿æäº¤ Pull Request
- ğŸ“§ **æŠ€æœ¯æ”¯æŒ**: æŸ¥çœ‹è°ƒè¯•æ—¥å¿—æˆ–è”ç³»ç»´æŠ¤è€…

**AutoWire v2.0** - è®©Verilogæ¨¡å—é›†æˆæ›´ç®€å•ã€æ›´æ™ºèƒ½ï¼

