INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VHDL_PROJECTS/vivado_projects/memories/memories.gen/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VHDL_PROJECTS/vivado_projects/memories/memories.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VHDL_PROJECTS/vivado_projects/memories/sim/rom_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rom_tb'
