[{"DBLP title": "Reconfigurable computing in the era of post-silicon scaling [panel discussion].", "DBLP authors": ["Eric S. Chung", "Doug Burger", "Mike Butts", "Jan Gray", "Chuck Thacker", "Kees A. Vissers", "John Wawrzynek"], "year": 2013, "MAG papers": [{"PaperId": 2030111485, "PaperTitle": "reconfigurable computing in the era of post silicon scaling panel discussion", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"microsoft": 3.0, "university of california": 1.0, "xilinx": 1.0}}], "source": "ES"}, {"DBLP title": "Parallel Computation of Skyline Queries.", "DBLP authors": ["Louis Woods", "Gustavo Alonso", "Jens Teubner"], "year": 2013, "MAG papers": [{"PaperId": 2131389904, "PaperTitle": "parallel computation of skyline queries", "Year": 2013, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"eth zurich": 2.0}}], "source": "ES"}, {"DBLP title": "Minerva: Accelerating Data Analysis in Next-Generation SSDs.", "DBLP authors": ["Arup De", "Maya B. Gokhale", "Rajesh Gupta", "Steven Swanson"], "year": 2013, "MAG papers": [{"PaperId": 2039560919, "PaperTitle": "minerva accelerating data analysis in next generation ssds", "Year": 2013, "CitationCount": 59, "EstimatedCitation": 80, "Affiliations": {"lawrence livermore national laboratory": 1.0, "university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "Accelerating Join Operation for Relational Databases with FPGAs.", "DBLP authors": ["Robert J. Halstead", "Bharat Sukhwani", "Hong Min", "Mathew Thoennes", "Parijat Dube", "Sameh W. Asaad", "Balakrishna Iyer"], "year": 2013, "MAG papers": [{"PaperId": 2114965603, "PaperTitle": "accelerating join operation for relational databases with fpgas", "Year": 2013, "CitationCount": 47, "EstimatedCitation": 69, "Affiliations": {"university of california riverside": 1.0, "ibm": 6.0}}], "source": "ES"}, {"DBLP title": "Boosting Memory Performance of Many-Core FPGA Device through Dynamic Precedence Graph.", "DBLP authors": ["Yu Bai", "Abigail Fuentes-Rivera", "Michael Riera", "Mohammed Alawad", "Mingjie Lin"], "year": 2013, "MAG papers": [{"PaperId": 2171194560, "PaperTitle": "boosting memory performance of many core fpga device through dynamic precedence graph", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of central florida": 5.0}}], "source": "ES"}, {"DBLP title": "Acceleration of SQL Restrictions and Aggregations through FPGA-Based Dynamic Partial Reconfiguration.", "DBLP authors": ["Christopher Dennl", "Daniel Ziener", "J\u00fcrgen Teich"], "year": 2013, "MAG papers": [{"PaperId": 2059681118, "PaperTitle": "acceleration of sql restrictions and aggregations through fpga based dynamic partial reconfiguration", "Year": 2013, "CitationCount": 46, "EstimatedCitation": 60, "Affiliations": {"university of erlangen nuremberg": 3.0}}], "source": "ES"}, {"DBLP title": "Accuracy-Performance Tradeoffs on an FPGA through Overclocking.", "DBLP authors": ["Kan Shi", "David Boland", "George A. Constantinides"], "year": 2013, "MAG papers": [{"PaperId": 2024761054, "PaperTitle": "accuracy performance tradeoffs on an fpga through overclocking", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"imperial college london": 3.0}}], "source": "ES"}, {"DBLP title": "Safe Overclocking of Tightly Coupled CGRAs and Processor Arrays using Razor.", "DBLP authors": ["Alexander Brant", "Ameer Abdelhadi", "Douglas H. H. Sim", "Shao Lin Tang", "Michael Xi Yue", "Guy G. F. Lemieux"], "year": 2013, "MAG papers": [{"PaperId": 2067418954, "PaperTitle": "safe overclocking of tightly coupled cgras and processor arrays using razor", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of british columbia": 6.0}}], "source": "ES"}, {"DBLP title": "Escaping the Academic Sandbox: Realizing VPR Circuits on Xilinx Devices.", "DBLP authors": ["Eddie Hung", "Fatemeh Eslami", "Steven J. E. Wilton"], "year": 2013, "MAG papers": [{"PaperId": 2124402195, "PaperTitle": "escaping the academic sandbox realizing vpr circuits on xilinx devices", "Year": 2013, "CitationCount": 39, "EstimatedCitation": 59, "Affiliations": {"university of british columbia": 3.0}}], "source": "ES"}, {"DBLP title": "A Case for Heterogeneous Technology-Mapping: Soft Versus Hard Multiplexers.", "DBLP authors": ["Madhura Purnaprajna", "Paolo Ienne"], "year": 2013, "MAG papers": [{"PaperId": 1972355764, "PaperTitle": "a case for heterogeneous technology mapping soft versus hard multiplexers", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ecole normale superieure": 2.0}}], "source": "ES"}, {"DBLP title": "Accurate Thermal-Profile Estimation and Validation for FPGA-Mapped Circuits.", "DBLP authors": ["Abdulazim Amouri", "Hussam Amrouch", "Thomas Ebi", "J\u00f6rg Henkel", "Mehdi Baradaran Tahoori"], "year": 2013, "MAG papers": [{"PaperId": 2090362256, "PaperTitle": "accurate thermal profile estimation and validation for fpga mapped circuits", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"karlsruhe institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "On-chip Context Save and Restore of Hardware Tasks on Partially Reconfigurable FPGAs.", "DBLP authors": ["Aurelio Morales-Villanueva", "Ann Gordon-Ross"], "year": 2013, "MAG papers": [{"PaperId": 2040233184, "PaperTitle": "on chip context save and restore of hardware tasks on partially reconfigurable fpgas", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of florida": 2.0}}], "source": "ES"}, {"DBLP title": "A High Throughput No-Stall Golomb-Rice Hardware Decoder.", "DBLP authors": ["Roger Moussalli", "Walid A. Najjar", "Xi Luo", "Amna Khan"], "year": 2013, "MAG papers": [{"PaperId": 1980451521, "PaperTitle": "a high throughput no stall golomb rice hardware decoder", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of california riverside": 4.0}}], "source": "ES"}, {"DBLP title": "Image Segmentation Using Hardware Forest Classifiers.", "DBLP authors": ["Richard Neil Pittman", "Alessandro Forin", "Antonio Criminisi", "Jamie Shotton", "Atabak Mahram"], "year": 2013, "MAG papers": [{"PaperId": 2062058481, "PaperTitle": "image segmentation using hardware forest classifiers", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"microsoft": 4.0, "boston university": 1.0}}], "source": "ES"}, {"DBLP title": "A Reconfigurable Architecture for 1-D and 2-D Discrete Wavelet Transform.", "DBLP authors": ["Qing Sun", "Jiang Jiang", "Yongxin Zhu", "Yuzhuo Fu"], "year": 2013, "MAG papers": [{"PaperId": 2139122112, "PaperTitle": "a reconfigurable architecture for 1 d and 2 d discrete wavelet transform", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"shanghai jiao tong university": 4.0}}], "source": "ES"}, {"DBLP title": "High Speed Video Processing Using Fine-Grained Processing on FPGA Platform.", "DBLP authors": ["Zhi Ping Ang", "Akash Kumar", "Yajun Ha"], "year": 2013, "MAG papers": [{"PaperId": 2003912301, "PaperTitle": "high speed video processing using fine grained processing on fpga platform", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national university of singapore": 3.0}}], "source": "ES"}, {"DBLP title": "The Effect of Compiler Optimizations on High-Level Synthesis for FPGAs.", "DBLP authors": ["Qijing Huang", "Ruolong Lian", "Andrew Canis", "Jongsok Choi", "Ryan Xi", "Stephen Dean Brown", "Jason Helge Anderson"], "year": 2013, "MAG papers": [{"PaperId": 2004250488, "PaperTitle": "the effect of compiler optimizations on high level synthesis for fpgas", "Year": 2013, "CitationCount": 38, "EstimatedCitation": 61, "Affiliations": {"university of toronto": 7.0}}], "source": "ES"}, {"DBLP title": "Automating Elimination of Idle Functions by Run-Time Reconfiguration.", "DBLP authors": ["Xinyu Niu", "Thomas C. P. Chau", "Qiwei Jin", "Wayne Luk", "Qiang Liu"], "year": 2013, "MAG papers": [{"PaperId": 2137993334, "PaperTitle": "automating elimination of idle functions by run time reconfiguration", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"imperial college london": 4.0, "tianjin university": 1.0}}], "source": "ES"}, {"DBLP title": "Open-Source Bitstream Generation.", "DBLP authors": ["Ritesh Kumar Soni", "Neil Steiner", "Matthew French"], "year": 2013, "MAG papers": [{"PaperId": 1988983317, "PaperTitle": "open source bitstream generation", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"virginia tech": 1.0, "university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "ShrinkWrap: Compiler-Enabled Optimization and Customization of Soft Memory Interconnects.", "DBLP authors": ["Eric S. Chung", "Michael Papamichael"], "year": 2013, "MAG papers": [{"PaperId": 2030754856, "PaperTitle": "shrinkwrap compiler enabled optimization and customization of soft memory interconnects", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"carnegie mellon university": 1.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "PRML: A Modeling Language for Rapid Design Exploration of Partially Reconfigurable FPGAs.", "DBLP authors": ["Rohit Kumar", "Ann Gordon-Ross"], "year": 2013, "MAG papers": [{"PaperId": 2128727401, "PaperTitle": "prml a modeling language for rapid design exploration of partially reconfigurable fpgas", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of florida": 2.0}}], "source": "ES"}, {"DBLP title": "Atacama: An Open FPGA-Based Platform for Mixed-Criticality Communication in Multi-segmented Ethernet Networks.", "DBLP authors": ["Gonzalo Carvajal", "Miguel E. Figueroa", "Robert Trausmuth", "Sebastian Fischmeister"], "year": 2013, "MAG papers": [{"PaperId": 2010579129, "PaperTitle": "atacama an open fpga based platform for mixed criticality communication in multi segmented ethernet networks", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of applied sciences technikum wien": 1.0, "university of waterloo": 1.0}}], "source": "ES"}, {"DBLP title": "Latency-Optimized Networks for Clustering FPGAs.", "DBLP authors": ["Trevor Bunker", "Steven Swanson"], "year": 2013, "MAG papers": [{"PaperId": 2092736553, "PaperTitle": "latency optimized networks for clustering fpgas", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "A Range and Scaling Study of an FPGA-Based Digital Wireless Channel Emulator.", "DBLP authors": ["Scott Buscemi", "William V. Kritikos", "Ron Sass"], "year": 2013, "MAG papers": [{"PaperId": 2060692665, "PaperTitle": "a range and scaling study of an fpga based digital wireless channel emulator", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of north carolina at charlotte": 2.0}}], "source": "ES"}, {"DBLP title": "Enabling Hardware Exploration in Software-Defined Networking: A Flexible, Portable OpenFlow Switch.", "DBLP authors": ["Asif Khan", "Nirav Dave"], "year": 2013, "MAG papers": [{"PaperId": 1995050126, "PaperTitle": "enabling hardware exploration in software defined networking a flexible portable openflow switch", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "An FPGA Based PCI-E Root Complex Architecture for Standalone SOPCs.", "DBLP authors": ["Yingjie Cao", "Yongxin Zhu", "Xu Wang", "Jiang Jiang", "Meikang Qiu"], "year": 2013, "MAG papers": [{"PaperId": 2004415534, "PaperTitle": "an fpga based pci e root complex architecture for standalone sopcs", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of kentucky": 1.0, "shanghai jiao tong university": 4.0}}], "source": "ES"}, {"DBLP title": "Application Composition and Communication Optimization in Iterative Solvers Using FPGAs.", "DBLP authors": ["Abid Rafique", "Nachiket Kapre", "George A. Constantinides"], "year": 2013, "MAG papers": [{"PaperId": 2169832092, "PaperTitle": "application composition and communication optimization in iterative solvers using fpgas", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"imperial college london": 2.0, "nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Parallel Generation of Gaussian Random Numbers Using the Table-Hadamard Transform.", "DBLP authors": ["David B. Thomas"], "year": 2013, "MAG papers": [{"PaperId": 2119603710, "PaperTitle": "parallel generation of gaussian random numbers using the table hadamard transform", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"imperial college london": 1.0}}], "source": "ES"}, {"DBLP title": "Hardware-Software Codesign for Embedded Numerical Acceleration.", "DBLP authors": ["Ranko Sredojevic", "Andrew Wright", "Vladimir Stojanovic"], "year": 2013, "MAG papers": [{"PaperId": 2001062956, "PaperTitle": "hardware software codesign for embedded numerical acceleration", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"massachusetts institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "FAssem: FPGA Based Acceleration of De Novo Genome Assembly.", "DBLP authors": ["B. Sharat Chandra Varma", "Kolin Paul", "M. Balakrishnan", "Dominique Lavenier"], "year": 2013, "MAG papers": [{"PaperId": 2153799956, "PaperTitle": "fassem fpga based acceleration of de novo genome assembly", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"indian institute of technology delhi": 3.0, "french institute for research in computer science and automation": 1.0}}], "source": "ES"}, {"DBLP title": "Accelerating the Computation of Induced Dipoles for Molecular Mechanics with Dataflow Engines.", "DBLP authors": ["Frederico Pratas", "Diego Oriato", "Oliver Pell", "Ricardo A. Mata", "Leonel Sousa"], "year": 2013, "MAG papers": [{"PaperId": 2093673057, "PaperTitle": "accelerating the computation of induced dipoles for molecular mechanics with dataflow engines", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"inesc id": 2.0}}], "source": "ES"}, {"DBLP title": "On Optimizing the Arithmetic Precision of MCMC Algorithms.", "DBLP authors": ["Grigorios Mingas", "Farhan Rahman", "Christos-Savvas Bouganis"], "year": 2013, "MAG papers": [{"PaperId": 2053922043, "PaperTitle": "on optimizing the arithmetic precision of mcmc algorithms", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"imperial college london": 3.0}}], "source": "ES"}, {"DBLP title": "Exploiting Input Parameter Uncertainty for Reducing Datapath Precision of SPICE Device Models.", "DBLP authors": ["Nachiket Kapre"], "year": 2013, "MAG papers": [{"PaperId": 2161469630, "PaperTitle": "exploiting input parameter uncertainty for reducing datapath precision of spice device models", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient Large Integer Squarers on FPGA.", "DBLP authors": ["Simin Xu", "Suhaib A. Fahmy", "Ian Vince McLoughlin"], "year": 2013, "MAG papers": [{"PaperId": 2043690534, "PaperTitle": "efficient large integer squarers on fpga", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nanyang technological university": 1.0, "university of science and technology of china": 1.0, "xilinx": 1.0}}], "source": "ES"}, {"DBLP title": "Elementary Function Implementation with Optimized Sub Range Polynomial Evaluation.", "DBLP authors": ["Martin Langhammer", "Bogdan Pasca"], "year": 2013, "MAG papers": [{"PaperId": 2000063485, "PaperTitle": "elementary function implementation with optimized sub range polynomial evaluation", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "High-Level Description and Synthesis of Floating-Point Accumulators on FPGA.", "DBLP authors": ["Marc-Andr\u00e9 Daigneault", "Jean-Pierre David"], "year": 2013, "MAG papers": [{"PaperId": 2156102726, "PaperTitle": "high level description and synthesis of floating point accumulators on fpga", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ecole normale superieure": 2.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable Acceleration of Short Read Mapping.", "DBLP authors": ["James Arram", "Kuen Hung Tsoi", "Wayne Luk", "Peiyong Jiang"], "year": 2013, "MAG papers": [{"PaperId": 1997446138, "PaperTitle": "reconfigurable acceleration of short read mapping", "Year": 2013, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"imperial college london": 3.0, "the chinese university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "An FPGA-Based Data Flow Engine for Gaussian Copula Model.", "DBLP authors": ["Huabin Ruan", "Xiaomeng Huang", "Haohuan Fu", "Guangwen Yang", "Wayne Luk", "S\u00e9bastien Racani\u00e8re", "Oliver Pell", "Wenjing Han"], "year": 2013, "MAG papers": [{"PaperId": 1981932215, "PaperTitle": "an fpga based data flow engine for gaussian copula model", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"tsinghua university": 4.0, "imperial college london": 1.0, "harbin institute of technology": 1.0}}], "source": "ES"}]