
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21080 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 345.879 ; gain = 102.137
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:50]
INFO: [Synth 8-3491] module 'binary_to_bcd' declared at 'C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/binary_to_bcd.vhd:36' bound to instance 'converter' of component 'binary_to_bcd' [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:72]
INFO: [Synth 8-638] synthesizing module 'binary_to_bcd' [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/binary_to_bcd.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'binary_to_bcd' (1#1) [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/binary_to_bcd.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:168]
WARNING: [Synth 8-614] signal 'bcd_out' is read in the process but is not in the sensitivity list [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:166]
WARNING: [Synth 8-6014] Unused sequential element temp_array_reg[0] was removed.  [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element temp_array_reg[1] was removed.  [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element temp_array_reg[2] was removed.  [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element temp_array_reg[3] was removed.  [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element temp_array_reg[4] was removed.  [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element temp_array_reg[5] was removed.  [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element temp_array_reg[6] was removed.  [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element temp_array_reg[7] was removed.  [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element temp_array_reg[8] was removed.  [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element temp_array_reg[9] was removed.  [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element temp_array_reg[10] was removed.  [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element temp_array_reg[11] was removed.  [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element temp_array_reg[12] was removed.  [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element temp_array_reg[13] was removed.  [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element temp_array_reg[14] was removed.  [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element temp_array_reg[15] was removed.  [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element temp_var_reg was removed.  [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:115]
WARNING: [Synth 8-6014] Unused sequential element cnt1_reg was removed.  [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:127]
WARNING: [Synth 8-6014] Unused sequential element cnt2_reg was removed.  [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'main' (2#1) [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 397.813 ; gain = 154.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 397.813 ; gain = 154.070
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/constrs_1/new/ports.xdc]
Finished Parsing XDC File [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/constrs_1/new/ports.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/constrs_1/new/ports.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 734.047 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:01:23 . Memory (MB): peak = 734.047 ; gain = 490.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:01:23 . Memory (MB): peak = 734.047 ; gain = 490.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:23 . Memory (MB): peak = 734.047 ; gain = 490.305
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "bcds_out_reg_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'state_display_reg[1:0]' into 'state_reg[1:0]' [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element state_display_reg was removed.  [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:97]
INFO: [Synth 8-5544] ROM "ram_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element clk_div_reg was removed.  [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:78]
WARNING: [Synth 8-6014] Unused sequential element refresh_counter_reg was removed.  [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:161]
INFO: [Synth 8-5544] ROM "ram_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Anode_Activate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LED_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'LED_out_reg' [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:196]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:01:25 . Memory (MB): peak = 734.047 ; gain = 490.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 17    
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input     20 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 127   
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 17    
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 17    
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 127   
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 17    
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module binary_to_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Muxes : 
	   3 Input     20 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ram[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element clk_div_reg was removed.  [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:78]
WARNING: [Synth 8-6014] Unused sequential element refresh_counter_reg was removed.  [C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.srcs/sources_1/new/main.vhd:161]
INFO: [Synth 8-3886] merging instance 'ram_reg[9][13]' (FDE) to 'ram_reg[9][14]'
INFO: [Synth 8-3886] merging instance 'ram_reg[9][14]' (FDE) to 'ram_reg[9][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[15][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[10][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[9][15] )
WARNING: [Synth 8-3332] Sequential element (bcds_out_reg_reg[19]) is unused and will be removed from module binary_to_bcd.
WARNING: [Synth 8-3332] Sequential element (bcds_out_reg_reg[18]) is unused and will be removed from module binary_to_bcd.
WARNING: [Synth 8-3332] Sequential element (bcds_out_reg_reg[17]) is unused and will be removed from module binary_to_bcd.
WARNING: [Synth 8-3332] Sequential element (bcds_out_reg_reg[16]) is unused and will be removed from module binary_to_bcd.
WARNING: [Synth 8-3332] Sequential element (bcds_reg[19]) is unused and will be removed from module binary_to_bcd.
WARNING: [Synth 8-3332] Sequential element (bcds_reg[18]) is unused and will be removed from module binary_to_bcd.
WARNING: [Synth 8-3332] Sequential element (bcds_reg[17]) is unused and will be removed from module binary_to_bcd.
WARNING: [Synth 8-3332] Sequential element (bcds_reg[16]) is unused and will be removed from module binary_to_bcd.
WARNING: [Synth 8-3332] Sequential element (ram_reg[9][15]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[10][15]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[15][15]) is unused and will be removed from module main.
INFO: [Synth 8-3886] merging instance 'ram_reg[15][8]' (FDE) to 'ram_reg[14][9]'
INFO: [Synth 8-3886] merging instance 'ram_reg[12][8]' (FDE) to 'ram_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'ram_reg[11][8]' (FDE) to 'ram_reg[7][8]'
INFO: [Synth 8-3886] merging instance 'ram_reg[15][9]' (FDE) to 'ram_reg[14][10]'
INFO: [Synth 8-3886] merging instance 'ram_reg[12][9]' (FDE) to 'ram_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'ram_reg[11][9]' (FDE) to 'ram_reg[7][9]'
INFO: [Synth 8-3886] merging instance 'ram_reg[15][10]' (FDE) to 'ram_reg[14][11]'
INFO: [Synth 8-3886] merging instance 'ram_reg[12][10]' (FDE) to 'ram_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'ram_reg[11][10]' (FDE) to 'ram_reg[7][10]'
INFO: [Synth 8-3886] merging instance 'ram_reg[15][11]' (FDE) to 'ram_reg[14][12]'
INFO: [Synth 8-3886] merging instance 'ram_reg[12][11]' (FDE) to 'ram_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'ram_reg[11][11]' (FDE) to 'ram_reg[7][11]'
INFO: [Synth 8-3886] merging instance 'ram_reg[15][12]' (FDE) to 'ram_reg[14][13]'
INFO: [Synth 8-3886] merging instance 'ram_reg[12][12]' (FDE) to 'ram_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'ram_reg[11][12]' (FDE) to 'ram_reg[7][12]'
INFO: [Synth 8-3886] merging instance 'ram_reg[15][13]' (FDE) to 'ram_reg[14][14]'
INFO: [Synth 8-3886] merging instance 'ram_reg[12][13]' (FDE) to 'ram_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'ram_reg[11][13]' (FDE) to 'ram_reg[7][13]'
INFO: [Synth 8-3886] merging instance 'ram_reg[15][14]' (FDE) to 'ram_reg[14][15]'
INFO: [Synth 8-3886] merging instance 'ram_reg[12][14]' (FDE) to 'ram_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'ram_reg[11][14]' (FDE) to 'ram_reg[7][14]'
INFO: [Synth 8-3886] merging instance 'ram_reg[12][15]' (FDE) to 'ram_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'ram_reg[11][15]' (FDE) to 'ram_reg[7][15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:56 . Memory (MB): peak = 735.473 ; gain = 491.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:02:20 . Memory (MB): peak = 799.762 ; gain = 556.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:02:20 . Memory (MB): peak = 801.051 ; gain = 557.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (ram_reg[6][14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[6][13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[6][12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[6][11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[6][10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[6][9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[6][8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[5][14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[5][13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[5][12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[5][11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[5][10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[5][9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[5][8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[4][14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[4][13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[4][12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[4][11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[4][10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[4][9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[4][8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[3][14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[3][13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[3][12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[3][11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[3][10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[3][9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[3][8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[2][14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[2][13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[2][12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[2][11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[2][10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[2][9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[2][8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[1][14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[1][13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[1][12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[1][11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[1][10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[1][9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[1][8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[0][8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[7][8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[0][9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[7][9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[0][10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[7][10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[0][11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[7][11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[0][12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[7][12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[0][13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[7][13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[0][14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ram_reg[7][14]) is unused and will be removed from module main.
INFO: [Synth 8-3886] merging instance 'ram_reg[13][8]' (FDRE) to 'ram_reg[13][10]'
INFO: [Synth 8-3886] merging instance 'ram_reg[9][8]' (FDRE) to 'ram_reg[8][11]'
INFO: [Synth 8-3886] merging instance 'ram_reg[13][9]' (FDRE) to 'ram_reg[13][14]'
INFO: [Synth 8-3886] merging instance 'ram_reg[9][9]' (FDRE) to 'ram_reg[8][12]'
INFO: [Synth 8-3886] merging instance 'ram_reg[9][10]' (FDRE) to 'ram_reg[8][13]'
INFO: [Synth 8-3886] merging instance 'ram_reg[13][11]' (FDRE) to 'ram_reg[13][14]'
INFO: [Synth 8-3886] merging instance 'ram_reg[9][11]' (FDRE) to 'ram_reg[8][14]'
INFO: [Synth 8-3886] merging instance 'ram_reg[13][12]' (FDRE) to 'ram_reg[13][14]'
INFO: [Synth 8-3886] merging instance 'ram_reg[9][12]' (FDRE) to 'ram_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'ram_reg[10][8]' (FDRE) to 'ram_reg[13][13]'
INFO: [Synth 8-3886] merging instance 'ram_reg[10][9]' (FDRE) to 'ram_reg[13][13]'
INFO: [Synth 8-3886] merging instance 'ram_reg[13][10]' (FDRE) to 'ram_reg[13][13]'
INFO: [Synth 8-3886] merging instance 'ram_reg[10][10]' (FDRE) to 'ram_reg[13][13]'
INFO: [Synth 8-3886] merging instance 'ram_reg[13][13]' (FDRE) to 'ram_reg[13][14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[13][14] )
WARNING: [Synth 8-3332] Sequential element (ram_reg[13][14]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:30 ; elapsed = 00:02:22 . Memory (MB): peak = 836.504 ; gain = 592.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:33 ; elapsed = 00:02:25 . Memory (MB): peak = 836.504 ; gain = 592.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:33 ; elapsed = 00:02:25 . Memory (MB): peak = 836.504 ; gain = 592.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:02:25 . Memory (MB): peak = 836.504 ; gain = 592.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:33 ; elapsed = 00:02:25 . Memory (MB): peak = 836.504 ; gain = 592.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:02:25 . Memory (MB): peak = 836.504 ; gain = 592.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:33 ; elapsed = 00:02:25 . Memory (MB): peak = 836.504 ; gain = 592.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    97|
|3     |LUT1   |     2|
|4     |LUT2   |    50|
|5     |LUT3   |   263|
|6     |LUT4   |   208|
|7     |LUT5   |   283|
|8     |LUT6   |   398|
|9     |MUXF7  |    16|
|10    |MUXF8  |     8|
|11    |FDRE   |   254|
|12    |LD     |     7|
|13    |IBUF   |    18|
|14    |OBUF   |    21|
+------+-------+------+

Report Instance Areas: 
+------+------------+--------------+------+
|      |Instance    |Module        |Cells |
+------+------------+--------------+------+
|1     |top         |              |  1627|
|2     |  converter |binary_to_bcd |   105|
+------+------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:33 ; elapsed = 00:02:25 . Memory (MB): peak = 836.504 ; gain = 592.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 74 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:06 ; elapsed = 00:01:31 . Memory (MB): peak = 836.504 ; gain = 256.527
Synthesis Optimization Complete : Time (s): cpu = 00:01:33 ; elapsed = 00:02:25 . Memory (MB): peak = 836.504 ; gain = 592.762
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'main' is not ideal for floorplanning, since the cellview 'main' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
119 Infos, 95 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:37 ; elapsed = 00:02:32 . Memory (MB): peak = 836.504 ; gain = 605.570
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sanjai Kumar Agrawal/Desktop/project_5/project_5.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 836.504 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Mar 10 19:36:11 2018...
