- ğŸ‘‹ Hi, This is Hrishikesh
- ğŸ‘€ VLSI Enthusiast
- ğŸŒ± Working on RTL design for FPGAs
- ğŸ’ï¸ Iâ€™m looking to collaborate projects invloving RTL design using verilog

![github stats]( https://github-readme-stats-ssggoku.vercel.app/api/?username=embedded-explorer&count_private=true)
![Language stats]( https://github-readme-stats-ssggoku.vercel.app/api/top-langs/?username=embedded-explorer&count_private=true&layout=default)

<!---
embedded-explorer/embedded-explorer is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
