{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423244075857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423244075867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 06 09:34:35 2015 " "Processing started: Fri Feb 06 09:34:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423244075867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423244075867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CS141L -c CS141L " "Command: quartus_map --read_settings_files=on --write_settings_files=off CS141L -c CS141L" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423244075867 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1423244076929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile32x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile32x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile32x8 " "Found entity 1: regfile32x8" {  } { { "regfile32x8.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/regfile32x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423244091609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423244091609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423244091619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423244091619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs141l.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cs141l.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CS141L " "Found entity 1: CS141L" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423244091619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423244091619 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "alu.sv(11) " "Verilog HDL Event Control warning at alu.sv(11): event expression contains \"\|\" or \"\|\|\"" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Quartus II" 0 -1 1423244091629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423244091629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423244091629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file testmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmodule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423244091629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423244091629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionROM " "Found entity 1: instructionROM" {  } { { "instructionROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/instructionROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423244091639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423244091639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testpc.sv 1 1 " "Found 1 design units, including 1 entities, in source file testpc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testPC " "Found entity 1: testPC" {  } { { "testPC.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testPC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423244091639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423244091639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter_logic " "Found entity 1: program_counter_logic" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/program_counter_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423244091649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423244091649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs141ldup.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cs141ldup.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CS141Ldup " "Found entity 1: CS141Ldup" {  } { { "CS141Ldup.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141Ldup.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423244091649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423244091649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmoduledup.sv 1 1 " "Found 1 design units, including 1 entities, in source file testmoduledup.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbenchdup " "Found entity 1: testbenchdup" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmoduledup.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423244091649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423244091649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "untamperedcs141l.bdf 1 1 " "Found 1 design units, including 1 entities, in source file untamperedcs141l.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UNTAMPEREDCS141L " "Found entity 1: UNTAMPEREDCS141L" {  } { { "UNTAMPEREDCS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/UNTAMPEREDCS141L.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423244091659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "untampered2cs141l.bdf 1 1 " "Found 1 design units, including 1 entities, in source file untampered2cs141l.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UNTAMPERED2CS141L " "Found entity 1: UNTAMPERED2CS141L" {  } { { "UNTAMPERED2CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/UNTAMPERED2CS141L.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423244091659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_26 testmodule.sv(62) " "Verilog HDL Implicit Net warning at testmodule.sv(62): created implicit net for \"SYNTHESIZED_WIRE_26\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmodule.sv" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_1 testmodule.sv(63) " "Verilog HDL Implicit Net warning at testmodule.sv(63): created implicit net for \"SYNTHESIZED_WIRE_1\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmodule.sv" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_2 testmodule.sv(64) " "Verilog HDL Implicit Net warning at testmodule.sv(64): created implicit net for \"SYNTHESIZED_WIRE_2\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmodule.sv" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_16 testmodule.sv(65) " "Verilog HDL Implicit Net warning at testmodule.sv(65): created implicit net for \"SYNTHESIZED_WIRE_16\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmodule.sv" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_3 testmodule.sv(69) " "Verilog HDL Implicit Net warning at testmodule.sv(69): created implicit net for \"SYNTHESIZED_WIRE_3\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmodule.sv" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_4 testmodule.sv(70) " "Verilog HDL Implicit Net warning at testmodule.sv(70): created implicit net for \"SYNTHESIZED_WIRE_4\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmodule.sv" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_5 testmodule.sv(71) " "Verilog HDL Implicit Net warning at testmodule.sv(71): created implicit net for \"SYNTHESIZED_WIRE_5\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmodule.sv" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_10 testmodule.sv(72) " "Verilog HDL Implicit Net warning at testmodule.sv(72): created implicit net for \"SYNTHESIZED_WIRE_10\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmodule.sv" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_27 testmodule.sv(76) " "Verilog HDL Implicit Net warning at testmodule.sv(76): created implicit net for \"SYNTHESIZED_WIRE_27\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmodule.sv" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_22 testmodule.sv(77) " "Verilog HDL Implicit Net warning at testmodule.sv(77): created implicit net for \"SYNTHESIZED_WIRE_22\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmodule.sv" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_8 testmodule.sv(80) " "Verilog HDL Implicit Net warning at testmodule.sv(80): created implicit net for \"SYNTHESIZED_WIRE_8\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmodule.sv" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_7 testmodule.sv(81) " "Verilog HDL Implicit Net warning at testmodule.sv(81): created implicit net for \"SYNTHESIZED_WIRE_7\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmodule.sv" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instruction testmodule.sv(82) " "Verilog HDL Implicit Net warning at testmodule.sv(82): created implicit net for \"instruction\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmodule.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_11 testmodule.sv(84) " "Verilog HDL Implicit Net warning at testmodule.sv(84): created implicit net for \"SYNTHESIZED_WIRE_11\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmodule.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_18 testmodule.sv(85) " "Verilog HDL Implicit Net warning at testmodule.sv(85): created implicit net for \"SYNTHESIZED_WIRE_18\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmodule.sv" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_19 testmodule.sv(86) " "Verilog HDL Implicit Net warning at testmodule.sv(86): created implicit net for \"SYNTHESIZED_WIRE_19\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmodule.sv" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_20 testmodule.sv(87) " "Verilog HDL Implicit Net warning at testmodule.sv(87): created implicit net for \"SYNTHESIZED_WIRE_20\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmodule.sv" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_28 testmodule.sv(95) " "Verilog HDL Implicit Net warning at testmodule.sv(95): created implicit net for \"SYNTHESIZED_WIRE_28\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmodule.sv" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_9 testmodule.sv(100) " "Verilog HDL Implicit Net warning at testmodule.sv(100): created implicit net for \"SYNTHESIZED_WIRE_9\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmodule.sv" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_15 testmodule.sv(103) " "Verilog HDL Implicit Net warning at testmodule.sv(103): created implicit net for \"SYNTHESIZED_WIRE_15\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmodule.sv" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_23 testmodule.sv(104) " "Verilog HDL Implicit Net warning at testmodule.sv(104): created implicit net for \"SYNTHESIZED_WIRE_23\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmodule.sv" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_17 testmodule.sv(105) " "Verilog HDL Implicit Net warning at testmodule.sv(105): created implicit net for \"SYNTHESIZED_WIRE_17\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmodule.sv" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_25 testmodule.sv(119) " "Verilog HDL Implicit Net warning at testmodule.sv(119): created implicit net for \"SYNTHESIZED_WIRE_25\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmodule.sv" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovfl testmoduledup.sv(88) " "Verilog HDL Implicit Net warning at testmoduledup.sv(88): created implicit net for \"ovfl\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmoduledup.sv" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ltfl testmoduledup.sv(89) " "Verilog HDL Implicit Net warning at testmoduledup.sv(89): created implicit net for \"ltfl\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmoduledup.sv" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_7 testmoduledup.sv(90) " "Verilog HDL Implicit Net warning at testmoduledup.sv(90): created implicit net for \"SYNTHESIZED_WIRE_7\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmoduledup.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "res testmoduledup.sv(91) " "Verilog HDL Implicit Net warning at testmoduledup.sv(91): created implicit net for \"res\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/testmoduledup.sv" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091659 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CS141L " "Elaborating entity \"CS141L\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1423244091769 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "ovfl " "Found inconsistent dimensions for element \"ovfl\"" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 208 688 864 224 "ovfl\[7..0\]" "" } { 160 688 864 176 "ovfl" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244091769 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "ovfl " "Converted elements in bus name \"ovfl\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ovfl\[7..0\] ovfl7..0 " "Converted element name(s) from \"ovfl\[7..0\]\" to \"ovfl7..0\"" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 208 688 864 224 "ovfl\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423244091769 ""}  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 208 688 864 224 "ovfl\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1423244091769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst " "Elaborating entity \"alu\" for hierarchy \"alu:inst\"" {  } { { "CS141L.bdf" "inst" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 136 480 688 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423244091779 ""}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "overflow add alu.sv(49) " "Verilog HDL warning at alu.sv(49): variable overflow in static task or function add may have unintended latch behavior" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 49 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1423244091789 "|CS141L|alu:inst"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "lessThanFlag lessThan alu.sv(100) " "Verilog HDL warning at alu.sv(100): variable lessThanFlag in static task or function lessThan may have unintended latch behavior" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 100 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1423244091789 "|CS141L|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.sv(17) " "Verilog HDL Case Statement warning at alu.sv(17): incomplete case statement has no default case item" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1423244091789 "|CS141L|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.sv(11) " "Verilog HDL Always Construct warning at alu.sv(11): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1423244091789 "|CS141L|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow alu.sv(11) " "Verilog HDL Always Construct warning at alu.sv(11): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1423244091789 "|CS141L|alu:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "add.result\[7\] 0 alu.sv(49) " "Net \"add.result\[7\]\" at alu.sv(49) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1423244091789 "|CS141L|alu:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "add.overflow 0 alu.sv(49) " "Net \"add.overflow\" at alu.sv(49) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1423244091789 "|CS141L|alu:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lessThan.lessThanFlag 0 alu.sv(100) " "Net \"lessThan.lessThanFlag\" at alu.sv(100) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 100 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1423244091789 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[0\] alu.sv(11) " "Inferred latch for \"overflow\[0\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1423244091789 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[1\] alu.sv(11) " "Inferred latch for \"overflow\[1\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1423244091789 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[2\] alu.sv(11) " "Inferred latch for \"overflow\[2\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1423244091789 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[3\] alu.sv(11) " "Inferred latch for \"overflow\[3\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1423244091789 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[4\] alu.sv(11) " "Inferred latch for \"overflow\[4\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1423244091789 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[5\] alu.sv(11) " "Inferred latch for \"overflow\[5\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1423244091789 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[6\] alu.sv(11) " "Inferred latch for \"overflow\[6\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1423244091789 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[7\] alu.sv(11) " "Inferred latch for \"overflow\[7\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1423244091789 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.sv(11) " "Inferred latch for \"result\[0\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1423244091789 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.sv(11) " "Inferred latch for \"result\[1\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1423244091789 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.sv(11) " "Inferred latch for \"result\[2\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1423244091789 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.sv(11) " "Inferred latch for \"result\[3\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1423244091789 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.sv(11) " "Inferred latch for \"result\[4\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1423244091789 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.sv(11) " "Inferred latch for \"result\[5\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1423244091789 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.sv(11) " "Inferred latch for \"result\[6\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1423244091789 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.sv(11) " "Inferred latch for \"result\[7\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1423244091789 "|CS141L|alu:inst"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|overflow\[7\] " "Latch alu:inst\|overflow\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opc\[0\] " "Ports D and ENA on the latch are fed by the same signal opc\[0\]" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 192 312 480 208 "opc\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1423244092521 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1423244092521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|overflow\[6\] " "Latch alu:inst\|overflow\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opc\[0\] " "Ports D and ENA on the latch are fed by the same signal opc\[0\]" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 192 312 480 208 "opc\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1423244092521 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1423244092521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|overflow\[5\] " "Latch alu:inst\|overflow\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opc\[0\] " "Ports D and ENA on the latch are fed by the same signal opc\[0\]" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 192 312 480 208 "opc\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1423244092521 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1423244092521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|overflow\[4\] " "Latch alu:inst\|overflow\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opc\[0\] " "Ports D and ENA on the latch are fed by the same signal opc\[0\]" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 192 312 480 208 "opc\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1423244092521 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1423244092521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|overflow\[3\] " "Latch alu:inst\|overflow\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opc\[0\] " "Ports D and ENA on the latch are fed by the same signal opc\[0\]" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 192 312 480 208 "opc\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1423244092521 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1423244092521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|overflow\[2\] " "Latch alu:inst\|overflow\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opc\[0\] " "Ports D and ENA on the latch are fed by the same signal opc\[0\]" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 192 312 480 208 "opc\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1423244092521 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1423244092521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|overflow\[1\] " "Latch alu:inst\|overflow\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opc\[0\] " "Ports D and ENA on the latch are fed by the same signal opc\[0\]" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 192 312 480 208 "opc\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1423244092521 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1423244092521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|overflow\[0\] " "Latch alu:inst\|overflow\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opc\[0\] " "Ports D and ENA on the latch are fed by the same signal opc\[0\]" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 192 312 480 208 "opc\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1423244092521 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1423244092521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|result\[7\] " "Latch alu:inst\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opc\[3\] " "Ports D and ENA on the latch are fed by the same signal opc\[3\]" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 192 312 480 208 "opc\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1423244092521 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1423244092521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|result\[6\] " "Latch alu:inst\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opc\[3\] " "Ports D and ENA on the latch are fed by the same signal opc\[3\]" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 192 312 480 208 "opc\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1423244092521 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1423244092521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|result\[5\] " "Latch alu:inst\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opc\[2\] " "Ports D and ENA on the latch are fed by the same signal opc\[2\]" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 192 312 480 208 "opc\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1423244092521 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1423244092521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|result\[4\] " "Latch alu:inst\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opc\[3\] " "Ports D and ENA on the latch are fed by the same signal opc\[3\]" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 192 312 480 208 "opc\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1423244092521 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1423244092521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|result\[3\] " "Latch alu:inst\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opc\[0\] " "Ports D and ENA on the latch are fed by the same signal opc\[0\]" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 192 312 480 208 "opc\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1423244092521 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1423244092521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|result\[2\] " "Latch alu:inst\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opc\[0\] " "Ports D and ENA on the latch are fed by the same signal opc\[0\]" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 192 312 480 208 "opc\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1423244092521 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1423244092521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|result\[1\] " "Latch alu:inst\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opc\[3\] " "Ports D and ENA on the latch are fed by the same signal opc\[3\]" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 192 312 480 208 "opc\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1423244092521 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1423244092521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|result\[0\] " "Latch alu:inst\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opc\[3\] " "Ports D and ENA on the latch are fed by the same signal opc\[3\]" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.bdf" { { 192 312 480 208 "opc\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1423244092521 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1423244092521 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1423244093573 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423244093573 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "255 " "Implemented 255 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1423244093853 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1423244093853 ""} { "Info" "ICUT_CUT_TM_LCELLS" "216 " "Implemented 216 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1423244093853 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1423244093853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "603 " "Peak virtual memory: 603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423244094173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 06 09:34:54 2015 " "Processing ended: Fri Feb 06 09:34:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423244094173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423244094173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423244094173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423244094173 ""}
