Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Sep 21 15:59:23 2022
| Host         : TX running 64-bit major release  (build 9200)
| Command      : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
| Design       : system_wrapper
| Device       : xczu2cgsfvc784-1
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 26019 |     0 |     47232 | 55.09 |
|   LUT as Logic             | 24665 |     0 |     47232 | 52.22 |
|   LUT as Memory            |  1354 |     0 |     28800 |  4.70 |
|     LUT as Distributed RAM |   764 |     0 |           |       |
|     LUT as Shift Register  |   590 |     0 |           |       |
| CLB Registers              | 41058 |     0 |     94464 | 43.46 |
|   Register as Flip Flop    | 41058 |     0 |     94464 | 43.46 |
|   Register as Latch        |     0 |     0 |     94464 |  0.00 |
| CARRY8                     |   624 |     0 |      8820 |  7.07 |
| F7 Muxes                   |  1080 |     0 |     35280 |  3.06 |
| F8 Muxes                   |     6 |     0 |     17640 |  0.03 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1551  |          Yes |         Set |            - |
| 39507 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  6235 |     0 |      8820 | 70.69 |
|   CLBL                                     |  3916 |     0 |           |       |
|   CLBM                                     |  2319 |     0 |           |       |
| LUT as Logic                               | 24665 |     0 |     47232 | 52.22 |
|   using O5 output only                     |   707 |       |           |       |
|   using O6 output only                     | 18155 |       |           |       |
|   using O5 and O6                          |  5803 |       |           |       |
| LUT as Memory                              |  1354 |     0 |     28800 |  4.70 |
|   LUT as Distributed RAM                   |   764 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     4 |       |           |       |
|     using O5 and O6                        |   760 |       |           |       |
|   LUT as Shift Register                    |   590 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   385 |       |           |       |
|     using O5 and O6                        |   205 |       |           |       |
| CLB Registers                              | 41058 |     0 |     94464 | 43.46 |
|   Register driven from within the CLB      | 18986 |       |           |       |
|   Register driven from outside the CLB     | 22072 |       |           |       |
|     LUT in front of the register is unused | 14855 |       |           |       |
|     LUT in front of the register is used   |  7217 |       |           |       |
| Unique Control Sets                        |  2690 |       |     17640 | 15.25 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   48 |     0 |       150 | 32.00 |
|   RAMB36/FIFO*    |   39 |     0 |       150 | 26.00 |
|     RAMB36E2 only |   39 |       |           |       |
|   RAMB18          |   18 |     0 |       300 |  6.00 |
|     RAMB18E2 only |   18 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   48 |     0 |       240 | 20.00 |
|   DSP48E2 only |   48 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   38 |    38 |       252 | 15.08 |
| HPIOB_M          |    0 |     0 |        72 |  0.00 |
| HPIOB_S          |    0 |     0 |        72 |  0.00 |
| HDIOB_M          |   19 |    19 |        48 | 39.58 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |   14 |       |           |       |
|   BIDIR          |    4 |       |           |       |
| HDIOB_S          |   19 |    19 |        48 | 39.58 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |   16 |       |           |       |
|   BIDIR          |    3 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    8 |     0 |       196 |  4.08 |
|   BUFGCE             |    6 |     0 |        88 |  6.82 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    2 |     0 |        72 |  2.78 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    1 |     0 |         3 | 33.33 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 39507 |            Register |
| LUT6       |  9252 |                 CLB |
| LUT3       |  7066 |                 CLB |
| LUT4       |  4863 |                 CLB |
| LUT5       |  4750 |                 CLB |
| LUT2       |  3537 |                 CLB |
| FDSE       |  1551 |            Register |
| RAMD32     |  1334 |                 CLB |
| MUXF7      |  1080 |                 CLB |
| LUT1       |  1000 |                 CLB |
| SRL16E     |   732 |                 CLB |
| CARRY8     |   624 |                 CLB |
| RAMS32     |   190 |                 CLB |
| SRLC32E    |    63 |                 CLB |
| DSP48E2    |    48 |          Arithmetic |
| RAMB36E2   |    39 |           Block Ram |
| OBUF       |    30 |                 I/O |
| RAMB18E2   |    18 |           Block Ram |
| INBUF      |     8 |                 I/O |
| IBUFCTRL   |     8 |              Others |
| OBUFT      |     7 |                 I/O |
| MUXF8      |     6 |                 CLB |
| BUFGCE     |     6 |               Clock |
| BUFG_PS    |     2 |               Clock |
| PS8        |     1 |            Advanced |
| MMCME4_ADV |     1 |               Clock |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------+------+
|             Ref Name            | Used |
+---------------------------------+------+
| system_zynq_ultra_ps_e_0_0      |    1 |
| system_xbar_4                   |    1 |
| system_v_vid_in_axi4s_0_1       |    1 |
| system_v_vid_in_axi4s_0_0       |    1 |
| system_v_tpg_1_1                |    1 |
| system_v_tpg_0_8                |    1 |
| system_v_tpg_0_6                |    1 |
| system_v_tpg_0_0                |    1 |
| system_v_tc_0_2                 |    1 |
| system_v_tc_0_1                 |    1 |
| system_v_tc_0_0                 |    1 |
| system_v_axi4s_vid_out_0_2      |    1 |
| system_v_axi4s_vid_out_0_1      |    1 |
| system_v_axi4s_vid_out_0_0      |    1 |
| system_tier2_xbar_2_0           |    1 |
| system_tier2_xbar_1_0           |    1 |
| system_tier2_xbar_0_0           |    1 |
| system_rst_video_clk_wiz_2      |    1 |
| system_rst_video_clk_wiz_1      |    1 |
| system_rst_video_clk_wiz_0      |    1 |
| system_rst_ps8_0_300M_0         |    1 |
| system_clk_wiz_0_0              |    1 |
| system_axis_switch_0_5          |    1 |
| system_axis_switch_0_3          |    1 |
| system_axis_passthrough_mon_0_8 |    1 |
| system_axis_passthrough_mon_0_7 |    1 |
| system_axis_passthrough_mon_0_0 |    1 |
| system_axi_vdma_3_0             |    1 |
| system_axi_vdma_1_0             |    1 |
| system_axi_vdma_0_0             |    1 |
| system_axi_uartlite_0_0         |    1 |
| system_axi_smc_0                |    1 |
| system_auto_pc_0                |    1 |
| system_AXI_LITE_REG_0_0         |    1 |
+---------------------------------+------+


