<def f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1227' ll='1235' type='llvm::SDValue llvm::SelectionDAG::getLoad(llvm::EVT VT, const llvm::SDLoc &amp; dl, llvm::SDValue Chain, llvm::SDValue Ptr, llvm::MachinePointerInfo PtrInfo, unsigned int Alignment, MachineMemOperand::Flags MMOFlags = MachineMemOperand::MONone, const llvm::AAMDNodes &amp; AAInfo = llvm::AAMDNodes(), const llvm::MDNode * Ranges = nullptr)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1226'>/// FIXME: Remove once transition to Align is over.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='12121' u='c' c='_ZL21performIntToFpCombinePN4llvm6SDNodeERNS_12SelectionDAGEPKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='5349' u='c' c='_ZL15bitcastf32Toi32N4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='5369' u='c' c='_ZL14expandf64Toi32N4llvm7SDValueERNS_12SelectionDAGERS0_S3_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='5376' u='c' c='_ZL14expandf64Toi32N4llvm7SDValueERNS_12SelectionDAGERS0_S3_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='8784' u='c' c='_ZL25SkipLoadExtensionForVMULLPN4llvm10LoadSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='13582' u='c' c='_ZL21PerformVMOVRRDCombinePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='13588' u='c' c='_ZL21PerformVMOVRRDCombinePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp' l='1186' u='c' c='_ZNK4llvm20MipsSETargetLowering9lowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp' l='1191' u='c' c='_ZNK4llvm20MipsSETargetLowering9lowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='1595' u='c' c='_ZNK4llvm19NVPTXTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='2237' u='c' c='_ZNK4llvm19NVPTXTargetLowering11LowerLOADi1ENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='2573' u='c' c='_ZNK4llvm19NVPTXTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5148' u='c' c='_ZL29prepareDescriptorIndirectCallRN4llvm12SelectionDAGERNS_7SDValueES3_S3_S2_PKNS_8CallBaseERKNS_5SDLocEbRKNS_12PPCSubtargetE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5156' u='c' c='_ZL29prepareDescriptorIndirectCallRN4llvm12SelectionDAGERNS_7SDValueES3_S3_S2_PKNS_8CallBaseERKNS_5SDLocEbRKNS_12PPCSubtargetE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5163' u='c' c='_ZL29prepareDescriptorIndirectCallRN4llvm12SelectionDAGERNS_7SDValueES3_S3_S2_PKNS_8CallBaseERKNS_5SDLocEbRKNS_12PPCSubtargetE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='13269' u='c' c='_ZL27combineBVOfConsecutiveLoadsPN4llvm6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='13275' u='c' c='_ZL27combineBVOfConsecutiveLoadsPN4llvm6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='14341' u='c' c='_ZNK4llvm17PPCTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='14347' u='c' c='_ZNK4llvm17PPCTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='2545' u='c' c='_ZL10LowerVAARGN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='946' u='c' c='_ZNK4llvm19XCoreTargetLowering16LowerATOMIC_LOADENS_7SDValueERNS_12SelectionDAGE'/>
