<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'hand_chrc_nn/X_Din_A' to 0." projectName="VLSI" solutionName="solution1" date="2022-11-13T22:58:30.077+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'hand_chrc_nn/X_WEN_A' to 0." projectName="VLSI" solutionName="solution1" date="2022-11-13T22:58:30.045+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'hand_mulchrc_nn_float_s' will not be exposed as RTL port." projectName="VLSI" solutionName="solution1" date="2022-11-13T22:58:29.947+0530" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2360405 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" date="2022-11-13T23:45:58.866+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2357765 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:58.752+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2357645 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:58.709+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2357525 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:58.669+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2357405 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:58.623+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2357285 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:58.577+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2357165 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:58.535+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2354405 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:58.496+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2354285 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:58.456+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2354165 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:58.415+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2354045 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:58.378+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2353925 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:58.342+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2351045 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:58.306+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2350925 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:58.261+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2350805 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:58.224+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2350685 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:58.185+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2350565 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:58.146+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2347685 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:58.101+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2347565 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:58.062+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2347445 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:58.024+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2347325 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:57.987+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2344325 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:57.950+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2344205 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:57.912+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2344085 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:57.873+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2343965 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:57.834+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2313715 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:57.796+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2313595 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:57.757+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2313475 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:57.718+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2313355 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:57.682+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2310355 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:57.645+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2310235 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:57.608+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2310115 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:57.564+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2309995 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:57.526+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2306875 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:57.490+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2306755 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:57.453+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2306635 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:57.416+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2303515 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:57.378+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2303395 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:57.339+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2303275 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:57.302+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2302435 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:57.266+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2302315 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:57.226+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2302195 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:57.187+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2300155 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:57.149+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2300035 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:57.113+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2299915 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:57.076+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2299195 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:57.035+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2299075 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.993+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2298955 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.953+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2298835 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.914+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2296795 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.879+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2296675 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.841+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2296555 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.806+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2296435 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.771+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2295835 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.734+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2295715 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.700+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2295595 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.664+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2295475 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.626+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2293315 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.590+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2293195 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.555+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2293075 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.517+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2292595 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.480+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2292475 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.445+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2292355 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.407+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2292235 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.372+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2292115 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.337+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2289955 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.303+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2289835 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.262+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2289715 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.228+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2289235 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.193+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2289115 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.157+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2288995 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.123+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2288875 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.088+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2286955 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.055+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2286835 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:56.021+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2286715 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.988+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2286595 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.953+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2286475 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.917+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2286355 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.884+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2286235 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.849+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2286115 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.814+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2285995 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.781+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2285875 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.746+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2285755 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.711+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2285635 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.677+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2285515 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.640+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2283595 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.606+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2283475 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.572+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2283355 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.537+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2283235 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.504+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2283115 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.470+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2282995 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.436+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2282875 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.400+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2282755 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.365+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2282635 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.331+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2282515 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.297+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2282395 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.263+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2282275 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.230+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2280235 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.197+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2280115 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.163+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2279995 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.128+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2279875 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.094+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2279755 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.061+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2279635 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:55.028+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2279515 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.993+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2279395 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.960+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2279275 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.925+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2279155 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.888+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2279035 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.856+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2278915 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.822+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2276515 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.782+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2276395 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.749+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2276275 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.715+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2276035 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.680+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2275915 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.644+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2275795 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.612+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2275675 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.578+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2273155 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.545+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2273035 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.508+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2272915 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.474+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2272675 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.439+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2272555 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.406+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2272435 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.373+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2272315 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.338+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2269795 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.299+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2269675 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.263+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2269555 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.229+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2269435 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.196+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2269315 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.161+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2269195 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.127+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2269075 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.092+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2266435 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.058+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2266315 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:54.024+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2266195 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.990+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2266075 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.956+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2265955 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.920+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2265835 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.886+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2265715 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.850+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2263075 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.815+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2262955 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.780+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2262835 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.745+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2262715 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.712+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2262595 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.677+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2262475 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.643+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2259715 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.610+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2259595 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.572+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2259475 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.536+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2259355 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.501+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2259235 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.468+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2256355 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.433+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2256235 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.398+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2256115 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.363+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2255995 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.331+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2255875 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.297+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2252995 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.263+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2252875 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.229+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2252755 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.190+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2252635 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.154+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2249635 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.119+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2249515 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.085+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2249395 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.052+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2249275 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:53.017+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2219025 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.983+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2218905 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.950+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2218785 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.917+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2218665 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.876+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2215665 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.841+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2215545 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.807+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2215425 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.773+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2215305 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.740+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2212185 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.706+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2212065 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.671+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2211945 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.637+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2208825 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.603+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2208705 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.570+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2208585 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.536+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2207745 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.504+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2207625 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.469+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2207505 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.435+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2205465 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.400+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2205345 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.366+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2205225 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.332+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2204505 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.296+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2204385 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.262+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2204265 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.222+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2204145 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.181+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2202105 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.139+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2201985 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.099+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2201865 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.063+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2201745 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:52.025+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2201145 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.991+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2201025 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.956+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2200905 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.920+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2200785 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.887+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2198625 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.854+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2198505 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.819+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2198385 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.784+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2197905 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.749+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2197785 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.715+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2197665 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.680+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2197545 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.648+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2197425 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.615+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2195265 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.582+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2195145 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.549+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2195025 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.514+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2194545 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.479+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2194425 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.441+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2194305 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.408+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2194185 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.376+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2192265 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.343+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2192145 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.308+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2192025 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.275+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2191905 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.245+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2191785 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.212+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2191665 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.178+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2191545 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.146+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2191425 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.113+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2191305 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.080+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2191185 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.046+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2191065 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:51.013+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2190945 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.982+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2190825 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.951+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2188905 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.920+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2188785 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.889+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2188665 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.859+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2188545 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.826+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2188425 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.794+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2188305 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.762+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2188185 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.731+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2188065 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.699+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2187945 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.668+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2187825 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.636+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2187705 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.605+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2187585 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.573+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2185545 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.541+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2185425 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.510+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2185305 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.477+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2185185 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.447+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2185065 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.415+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2184945 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.383+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2184825 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.351+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2184705 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.320+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2184585 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.290+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2184465 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.257+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2184345 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.225+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2184225 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.195+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2181825 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.165+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2181705 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.134+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2181585 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.103+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2181345 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.071+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2181225 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:50.030+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2181105 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.997+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2180985 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.966+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2178465 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.935+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2178345 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.904+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2178225 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.872+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2177985 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.842+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2177865 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.811+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2177745 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.781+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2177625 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.746+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2175105 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.712+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2174985 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.681+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2174865 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.648+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2174745 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.617+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2174625 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.585+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2174505 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.552+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2174385 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.519+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2171745 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.487+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2171625 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.454+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2171505 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.422+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2171385 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.389+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2171265 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.356+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2171145 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.324+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2171025 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.293+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2168385 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.261+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2168265 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.230+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2168145 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.199+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2168025 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.166+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2167905 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.134+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2167785 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.103+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2165025 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.072+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2164905 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.041+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2164785 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:49.010+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2164665 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.978+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2164545 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.947+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2161665 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.913+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2161545 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.882+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2161425 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.850+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2161305 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.818+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2161185 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.785+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2158305 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.751+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2158185 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.719+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2158065 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.682+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2157945 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.652+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2154945 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.613+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2154825 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.579+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2154705 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.548+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2154585 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.518+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2124335 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.489+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2124215 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.457+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2124095 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.426+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2123975 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.395+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2120975 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.362+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2120855 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.330+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2120735 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.299+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2120615 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.267+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2117495 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.233+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2117375 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.199+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2117255 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.166+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2114135 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.134+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2114015 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.102+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2113895 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.069+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2113055 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.037+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2112935 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:48.004+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2112815 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.971+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2110775 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.936+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2110655 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.902+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2110535 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.869+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2109815 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.830+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2109695 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.794+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2109575 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.765+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2109455 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.734+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2107415 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.703+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2107295 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.672+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2107175 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.642+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2107055 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.610+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2106455 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.579+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2106335 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.550+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2106215 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.520+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2106095 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.490+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2103935 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.459+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2103815 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.428+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2103695 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.394+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2103215 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.361+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2103095 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.329+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2102975 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.298+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2102855 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.263+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2102735 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.234+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2100575 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.202+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2100455 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.172+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2100335 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.142+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2099855 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.108+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2099735 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.077+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2099615 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.047+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2099495 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:47.016+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2097575 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.988+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2097455 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.959+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2097335 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.930+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2097215 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.900+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2097095 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.870+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2096975 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.842+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2096855 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.811+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2096735 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.779+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2096615 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.750+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2096495 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.719+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2096375 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.688+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2096255 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.657+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2096135 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.628+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2094215 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.598+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2094095 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.563+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2093975 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.532+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2093855 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.502+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2093735 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.472+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2093615 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.441+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2093495 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.405+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2093375 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.375+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2093255 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.346+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2093135 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.316+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2093015 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.286+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2092895 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.256+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2090855 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.228+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2090735 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.199+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2090615 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.170+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2090495 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.141+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2090375 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.113+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2090255 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.085+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2090135 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.055+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2090015 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:46.028+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2089895 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.999+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2089775 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.971+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2089655 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.942+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2089535 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.911+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2087135 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.882+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2087015 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.852+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2086895 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.824+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2086655 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.794+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2086535 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.765+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2086415 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.735+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2086295 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.706+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2083775 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.675+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2083655 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.643+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2083535 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.613+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2083295 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.580+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2083175 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.551+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2083055 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.523+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2082935 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.493+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2080415 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.463+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2080295 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.433+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2080175 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.403+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2080055 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.370+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2079935 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.340+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2079815 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.309+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2079695 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.278+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2077055 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.248+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2076935 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.219+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2076815 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.191+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2076695 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.162+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2076575 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.133+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2076455 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.104+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2076335 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.073+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2073695 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.042+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2073575 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:45.014+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2073455 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.982+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2073335 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.947+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2073215 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.913+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2073095 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.884+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2070335 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.854+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2070215 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.824+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2070095 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.796+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2069975 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.767+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2069855 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.739+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2066975 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.704+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2066855 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.674+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2066735 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.644+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2066615 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.614+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2066495 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.584+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2063615 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.554+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2063495 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.525+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2063375 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.497+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2063255 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.467+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2060255 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.438+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2060135 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.410+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2060015 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.378+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2059895 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.351+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2029645 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.322+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2029525 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.290+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2029405 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.260+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2029285 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.231+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2026285 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.203+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2026165 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.173+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2026045 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.137+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2025925 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.105+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2022805 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.077+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2022685 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.047+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2022565 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:44.012+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2019445 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.984+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2019325 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.955+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2019205 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.926+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2018365 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.897+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2018245 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.869+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2018125 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.839+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2016085 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.810+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2015965 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.781+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2015845 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.752+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2015125 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.723+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2015005 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.692+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2014885 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.661+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2014765 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.631+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2012725 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.598+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2012605 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.567+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2012485 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.538+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2012365 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.502+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2011765 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.471+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2011645 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.442+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2011525 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.414+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2011405 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.384+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2009245 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.354+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2009125 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.322+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2009005 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.291+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2008525 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.263+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2008405 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.236+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2008285 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.208+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2008165 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.180+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2008045 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.152+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2005885 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.123+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2005765 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.095+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2005645 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.066+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2005165 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.039+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2005045 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:43.010+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2004925 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.983+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2004805 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.957+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2002885 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.928+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2002765 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.899+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2002645 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.870+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2002525 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.842+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2002405 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.812+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2002285 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.784+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2002165 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.755+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2002045 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.728+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2001925 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.699+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2001805 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.670+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2001685 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.642+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2001565 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.608+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2001445 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.571+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1999525 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.543+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1999405 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.515+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1999285 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.487+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1999165 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.461+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1999045 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.432+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1998925 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.404+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1998805 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.376+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1998685 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.348+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1998565 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.320+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1998445 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.292+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1998325 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.266+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1998205 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.235+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1996165 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.206+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1996045 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.178+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1995925 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.150+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1995805 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.124+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1995685 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.092+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1995565 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.061+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1995445 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.034+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1995325 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:42.007+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1995205 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.978+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1995085 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.950+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1994965 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.923+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1994845 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.894+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1992445 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.862+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1992325 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.832+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1992205 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.802+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1991965 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.771+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1991845 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.740+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1991725 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.709+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1991605 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.683+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1989085 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.655+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1988965 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.627+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1988845 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.599+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1988605 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.573+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1988485 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.547+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1988365 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.519+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1988245 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.493+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1985725 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.461+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1985605 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.433+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1985485 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.406+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1985365 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.379+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1985245 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.350+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1985125 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.322+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1985005 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.293+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1982365 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.266+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1982245 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.238+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1982125 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.210+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1982005 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.182+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1981885 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.156+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1981765 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.128+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1981645 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.096+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1979005 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.065+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1978885 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.036+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1978765 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:41.006+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1978645 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.977+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1978525 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.943+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1978405 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.914+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1975645 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.888+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1975525 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.862+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1975405 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.835+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1975285 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.809+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1975165 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.783+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1972285 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.756+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1972165 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.731+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1972045 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.705+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1971925 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.678+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1971805 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.653+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1968925 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.626+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1968805 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.595+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1968685 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.568+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1968565 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.540+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1965565 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.514+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1965445 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.486+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1965325 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.458+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1965205 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.431+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1934955 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.404+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1934835 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.376+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1934715 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.349+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1934595 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.322+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1931595 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.296+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1931475 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.269+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1931355 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.243+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1931235 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.216+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1928115 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.190+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1927995 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.165+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1927875 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.138+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1924755 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.112+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1924635 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.086+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1924515 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.060+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1923675 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.034+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1923555 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:40.008+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1923435 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.982+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1921395 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.956+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1921275 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.931+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1921155 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.906+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1920435 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.878+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1920315 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.853+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1920195 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.827+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1920075 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.802+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1918035 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.776+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1917915 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.749+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1917795 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.722+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1917675 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.697+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1917075 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.673+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1916955 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.648+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1916835 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.623+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1916715 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.598+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1914555 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.573+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1914435 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.548+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1914315 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.522+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1913835 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.498+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1913715 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.473+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1913595 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.449+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1913475 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.424+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1913355 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.400+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1911195 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.370+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1911075 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.344+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1910955 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.317+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1910475 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.290+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1910355 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.265+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1910235 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.239+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1910115 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.215+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1908195 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.190+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1908075 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.165+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1907955 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.140+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1907835 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.115+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1907715 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.090+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1907595 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.064+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1907475 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.037+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1907355 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:39.011+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1907235 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.986+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1907115 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.961+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1906995 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.936+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1906875 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.913+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1906755 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.888+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1904835 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.863+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1904715 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.838+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1904595 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.813+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1904475 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.788+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1904355 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.762+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1904235 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.735+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1904115 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.709+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1903995 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.684+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1903875 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.661+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1903755 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.636+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1903635 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.609+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1903515 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.583+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1901475 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.559+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1901355 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.534+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1901235 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.502+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1901115 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.478+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1900995 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.455+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1900875 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.430+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1900755 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.406+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1900635 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.382+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1900515 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.358+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1900395 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.334+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1900275 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.309+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1900155 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.283+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1897755 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.259+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1897635 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.233+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1897515 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.208+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1897275 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.185+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1897155 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.161+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1897035 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.137+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1896915 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.112+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1894395 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.087+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1894275 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.063+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1894155 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.041+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1893915 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:38.009+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1893795 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.984+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1893675 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.961+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1893555 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.936+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1891035 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.910+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1890915 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.887+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1890795 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.862+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1890675 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.838+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1890555 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.814+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1890435 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.790+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1890315 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.761+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1887675 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.736+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1887555 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.711+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1887435 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.686+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1887315 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.663+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1887195 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.639+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1887075 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.613+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1886955 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.589+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1884315 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.565+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1884195 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.540+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1884075 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.514+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1883955 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.491+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1883835 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.468+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1883715 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.445+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1880955 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.422+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1880835 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.397+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1880715 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.372+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1880595 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.348+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1880475 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.324+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1877595 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.302+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1877475 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.276+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1877355 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.250+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1877235 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.225+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1877115 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.199+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1874235 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.174+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1874115 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.150+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1873995 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.125+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1873875 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.102+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1870875 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.076+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1870755 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.050+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1870635 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.026+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1870515 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:37.000+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1840265 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.976+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1840145 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.952+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1840025 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.929+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1839905 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.905+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1836905 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.881+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1836785 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.858+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1836665 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.835+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1836545 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.811+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1833425 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.785+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1833305 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.761+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1833185 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.735+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1830065 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.712+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1829945 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.685+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1829825 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.661+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1828985 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.633+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1828865 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.608+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1828745 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.584+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1826705 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.562+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1826585 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.539+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1826465 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.516+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1825745 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.492+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1825625 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.469+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1825505 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.443+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1825385 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.419+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1823345 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.397+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1823225 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.373+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1823105 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.351+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1822985 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.328+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1822385 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.306+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1822265 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.283+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1822145 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.258+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1822025 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.234+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1819865 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.211+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1819745 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.189+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1819625 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.167+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1819145 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.142+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1819025 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.120+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1818905 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.098+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1818785 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.074+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1818665 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.046+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1816505 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:36.025+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1816385 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.999+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1816265 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.974+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1815785 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.951+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1815665 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.927+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1815545 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.903+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1815425 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.880+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1813505 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.858+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1813385 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.834+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1813265 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.810+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1813145 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.786+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1813025 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.764+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1812905 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.741+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1812785 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.718+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1812665 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.696+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1812545 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.674+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1812425 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.653+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1812305 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.632+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1812185 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.609+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1812065 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.586+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1810145 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.564+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1810025 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.541+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1809905 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.518+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1809785 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.497+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1809665 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.475+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1809545 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.454+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1809425 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.433+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1809305 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.411+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1809185 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.390+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1809065 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.367+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1808945 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.345+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1808825 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.322+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1806785 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.300+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1806665 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.278+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1806545 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.257+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1806425 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.231+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1806305 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.209+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1806185 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.187+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1806065 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.165+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1805945 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.143+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1805825 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.121+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1805705 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.099+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1805585 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.077+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1805465 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.054+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1803065 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.031+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1802945 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:35.009+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1802825 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.984+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1802585 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.963+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1802465 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.942+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1802345 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.921+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1802225 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.899+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1799705 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.876+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1799585 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.854+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1799465 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.829+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1799225 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.807+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1799105 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.786+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1798985 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.762+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1798865 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.741+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1796345 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.719+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1796225 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.699+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1796105 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.680+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1795985 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.658+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1795865 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.637+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1795745 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.615+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1795625 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.593+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1792985 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.572+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1792865 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.545+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1792745 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.523+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1792625 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.500+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1792505 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.480+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1792385 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.459+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1792265 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.437+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1789625 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.417+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1789505 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.396+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1789385 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.375+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1789265 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.350+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1789145 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.330+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1789025 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.307+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1786265 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.286+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1786145 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.261+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1786025 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.241+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1785905 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.220+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1785785 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.201+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1782905 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.181+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1782785 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.157+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1782665 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.137+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1782545 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.117+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1782425 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.098+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1779545 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.078+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1779425 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.039+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1779305 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:34.015+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1779185 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.995+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1776185 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.976+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1776065 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.918+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1775945 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.897+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1775825 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.878+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1745575 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.857+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1745455 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.498+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1745335 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.477+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1745215 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.457+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1742215 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.436+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1742095 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.417+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1741975 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.397+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1741855 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.378+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1738735 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.359+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1738615 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.339+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1738495 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.319+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1735375 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.300+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1735255 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.276+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1735135 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.257+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1734295 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.238+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1734175 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.216+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1734055 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.192+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1732015 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.168+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1731895 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.146+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1731775 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.126+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1731055 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.106+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1730935 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.086+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1730815 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.067+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1730695 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.048+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1728655 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.027+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1728535 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:33.007+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1728415 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.987+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1728295 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.968+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1727695 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.948+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1727575 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.929+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1727455 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.909+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1727335 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.891+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1725175 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.872+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1725055 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.853+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1724935 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.833+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1724455 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.813+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1724335 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.793+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1724215 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.774+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1724095 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.755+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1723975 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.736+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1721815 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.716+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1721695 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.697+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1721575 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.680+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1721095 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.660+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1720975 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.641+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1720855 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.621+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1720735 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.603+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1718815 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.584+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1718695 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.565+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1718575 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.546+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1718455 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.527+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1718335 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.509+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1718215 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.490+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1718095 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.471+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1717975 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.453+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1717855 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.434+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1717735 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.415+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1717615 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.396+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1717495 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.377+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1717375 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.359+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1715455 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.340+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1715335 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.321+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1715215 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.303+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1715095 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.281+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1714975 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.262+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1714855 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.244+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1714735 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.226+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1714615 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.207+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1714495 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.188+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1714375 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.170+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1714255 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.152+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1714135 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.131+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1712095 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.113+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1711975 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.095+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1711855 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.077+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1711735 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.058+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1711615 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.039+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1711495 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.020+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1711375 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:32.002+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1711255 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.984+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1711135 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.964+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1711015 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.947+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1710895 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.929+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1710775 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.910+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1708375 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.891+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1708255 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.869+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1708135 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.850+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1707895 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.830+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1707775 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.811+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1707655 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.792+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1707535 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.773+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1705015 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.755+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1704895 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.736+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1704775 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.718+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1704535 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.700+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1704415 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.682+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1704295 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.662+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1704175 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.644+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1701655 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.627+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1701535 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.609+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1701415 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.591+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1701295 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.573+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1701175 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.553+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1701055 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.536+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1700935 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.518+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1698295 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.500+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1698175 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.483+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1698055 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.460+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1697935 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.442+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1697815 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.425+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1697695 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.407+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1697575 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.389+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1694935 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.371+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1694815 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.353+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1694695 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.336+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1694575 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.318+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1694455 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.301+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1694335 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.284+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1691575 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.265+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1691455 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.226+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1691335 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.207+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1691215 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.188+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1691095 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.168+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1688215 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.151+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1688095 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.119+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1687975 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.102+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1687855 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.084+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1687735 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.068+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1684855 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.052+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1684735 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:31.001+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1684615 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:30.983+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1684495 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:30.966+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1681495 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:30.949+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1681375 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:30.899+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1681255 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:30.881+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1681135 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:30.863+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1650885 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:30.845+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1650765 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:30.083+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1650645 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:30.063+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1650525 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:30.044+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1647525 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:30.024+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1647405 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:30.006+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1647285 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.987+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1647165 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.970+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1644045 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.950+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1643925 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.931+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1643805 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.912+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1640685 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.894+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1640565 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.875+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1640445 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.855+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1639605 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.836+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1639485 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.817+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1639365 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.797+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1637325 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.779+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1637205 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.760+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1637085 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.737+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1636365 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.718+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1636245 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.698+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1636125 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.675+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1636005 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.649+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1633965 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.629+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1633845 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.607+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1633725 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.591+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1633605 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.575+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1633005 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.558+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1632885 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.542+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1632765 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.525+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1632645 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.510+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1630485 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.494+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1630365 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.477+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1630245 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.460+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1629765 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.444+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1629645 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.428+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1629525 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.412+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1629405 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.395+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1629285 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.379+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1627125 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.361+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1627005 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.346+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1626885 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.328+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1626405 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.311+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1626285 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.294+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1626165 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.278+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1626045 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.261+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1624125 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.247+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1624005 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.230+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1623885 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.214+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1623765 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.198+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1623645 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.182+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1623525 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.166+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1623405 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.148+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1623285 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.130+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1623165 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.113+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1623045 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.097+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1622925 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.081+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1622805 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.066+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1622685 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.049+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1620765 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.034+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1620645 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.018+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1620525 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:29.002+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1620405 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.986+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1620285 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.970+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1620165 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.955+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1620045 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.939+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1619925 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.922+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1619805 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.905+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1619685 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.888+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1619565 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.872+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1619445 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.856+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1617405 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.841+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1617285 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.823+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1617165 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.806+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1617045 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.789+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1616925 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.774+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1616805 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.757+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1616685 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.741+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1616565 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.727+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1616445 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.709+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1616325 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.695+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1616205 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.680+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1616085 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.666+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1613685 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.652+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1613565 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.624+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1613445 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.610+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1613205 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.595+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1613085 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.579+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1612965 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.562+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1612845 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.544+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1610325 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.529+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1610205 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.500+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1610085 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.484+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1609845 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.469+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1609725 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.453+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1609605 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.438+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1609485 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.420+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1606965 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.404+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1606845 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.374+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1606725 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.357+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1606605 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.340+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1606485 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.323+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1606365 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.308+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1606245 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.294+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1603605 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.278+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1603485 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.242+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1603365 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.225+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1603245 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.207+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1603125 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.191+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1603005 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.174+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1602885 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.157+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1600245 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.143+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1600125 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.111+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1600005 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.096+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1599885 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.082+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1599765 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.070+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1599645 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.056+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1596885 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:28.040+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1596765 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:27.998+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1596645 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:27.982+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1596525 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:27.968+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1596405 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:27.954+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1593525 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:27.940+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1593405 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:27.886+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1593285 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:27.872+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1593165 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:27.856+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1593045 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:27.840+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1590165 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:27.826+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1590045 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:27.774+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1589925 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:27.760+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1589805 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:27.746+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1586805 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:27.731+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1586685 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:27.671+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1586565 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:27.657+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1586445 ns  Iteration: 11  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:27.643+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 155 ns  Iteration: 8  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_dexpkbM_U8/hand_chrc_nn_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:27.629+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_fadddEe_U1/hand_chrc_nn_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:00.991+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_daddibs_U6/hand_chrc_nn_ap_dadd_4_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/speed_op/logic/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:00.976+0530" type="Warning"/>
        <logs message="Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.&#xD;&#xA;Time: 0 ps  Iteration: 2  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_dexpkbM_U8/hand_chrc_nn_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:00.962+0530" type="Warning"/>
        <logs message="Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. &#xD;&#xA;Time: 0 ps  Iteration: 2  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_dexpkbM_U8/hand_chrc_nn_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:00.948+0530" type="Warning"/>
        <logs message="Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.&#xD;&#xA;Time: 0 ps  Iteration: 2  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_dexpkbM_U8/hand_chrc_nn_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:00.933+0530" type="Warning"/>
        <logs message="Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. &#xD;&#xA;Time: 0 ps  Iteration: 2  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_dexpkbM_U8/hand_chrc_nn_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:00.917+0530" type="Warning"/>
        <logs message="Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.&#xD;&#xA;Time: 0 ps  Iteration: 2  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_dexpkbM_U8/hand_chrc_nn_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:00.902+0530" type="Warning"/>
        <logs message="Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. &#xD;&#xA;Time: 0 ps  Iteration: 2  Process: /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/hand_chrc_nn_dexpkbM_U8/hand_chrc_nn_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:00.887+0530" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set y__return__return_group [add_wave_group y__return__return(axi_slave) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/interrupt -into $y__return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/s_axi_CRTL_BUS_BRESP -into $y__return__return_group -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/s_axi_CRTL_BUS_BREADY -into $y__return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/s_axi_CRTL_BUS_BVALID -into $y__return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/s_axi_CRTL_BUS_RRESP -into $y__return__return_group -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/s_axi_CRTL_BUS_RDATA -into $y__return__return_group -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/s_axi_CRTL_BUS_RREADY -into $y__return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/s_axi_CRTL_BUS_RVALID -into $y__return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/s_axi_CRTL_BUS_ARREADY -into $y__return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/s_axi_CRTL_BUS_ARVALID -into $y__return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/s_axi_CRTL_BUS_ARADDR -into $y__return__return_group -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/s_axi_CRTL_BUS_WSTRB -into $y__return__return_group -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/s_axi_CRTL_BUS_WDATA -into $y__return__return_group -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/s_axi_CRTL_BUS_WREADY -into $y__return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/s_axi_CRTL_BUS_WVALID -into $y__return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/s_axi_CRTL_BUS_AWREADY -into $y__return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/s_axi_CRTL_BUS_AWVALID -into $y__return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/s_axi_CRTL_BUS_AWADDR -into $y__return__return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set X_group [add_wave_group X(bram) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/X_Rst_A -into $X_group -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/X_Clk_A -into $X_group -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/X_Dout_A -into $X_group -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/X_Din_A -into $X_group -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/X_WEN_A -into $X_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/X_EN_A -into $X_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/X_Addr_A -into $X_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/ap_ready -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/ap_start -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AESL_inst_hand_chrc_nn/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/LENGTH_X -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_y__return__return_group [add_wave_group y__return__return(axi_slave) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/CRTL_BUS_INTERRUPT -into $tb_y__return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/CRTL_BUS_BRESP -into $tb_y__return__return_group -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/CRTL_BUS_BREADY -into $tb_y__return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/CRTL_BUS_BVALID -into $tb_y__return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/CRTL_BUS_RRESP -into $tb_y__return__return_group -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/CRTL_BUS_RDATA -into $tb_y__return__return_group -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/CRTL_BUS_RREADY -into $tb_y__return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/CRTL_BUS_RVALID -into $tb_y__return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/CRTL_BUS_ARREADY -into $tb_y__return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/CRTL_BUS_ARVALID -into $tb_y__return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/CRTL_BUS_ARADDR -into $tb_y__return__return_group -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/CRTL_BUS_WSTRB -into $tb_y__return__return_group -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/CRTL_BUS_WDATA -into $tb_y__return__return_group -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/CRTL_BUS_WREADY -into $tb_y__return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/CRTL_BUS_WVALID -into $tb_y__return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/CRTL_BUS_AWREADY -into $tb_y__return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/CRTL_BUS_AWVALID -into $tb_y__return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/CRTL_BUS_AWADDR -into $tb_y__return__return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_X_group [add_wave_group X(bram) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/X_RST_A -into $tb_X_group -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/X_CLK_A -into $tb_X_group -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/X_DOUT_A -into $tb_X_group -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/X_DIN_A -into $tb_X_group -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/X_WEN_A -into $tb_X_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/X_EN_A -into $tb_X_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hand_chrc_nn_top/X_ADDR_A -into $tb_X_group -radix hex&#xD;&#xA;## save_wave_config hand_chrc_nn.wcfg&#xD;&#xA;## run all" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:45:00.870+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/hand_chrc_nn_ap_dexp_16_full_dsp_64.vhd:190]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package floating_point_v7_1_7.floating_point_v7_1_7_viv_comp&#xD;&#xA;Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg&#xD;&#xA;Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg&#xD;&#xA;Compiling package floating_point_v7_1_7.floating_point_v7_1_7_consts&#xD;&#xA;Compiling package ieee.math_real&#xD;&#xA;Compiling package floating_point_v7_1_7.floating_point_v7_1_7_exp_table_...&#xD;&#xA;Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_signed&#xD;&#xA;Compiling package floating_point_v7_1_7.floating_point_v7_1_7_pkg&#xD;&#xA;Compiling package floating_point_v7_1_7.flt_utils&#xD;&#xA;Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp&#xD;&#xA;Compiling package unisim.vcomponents&#xD;&#xA;Compiling package ieee.vital_timing&#xD;&#xA;Compiling package ieee.vital_primitives&#xD;&#xA;Compiling package unisim.vpkg&#xD;&#xA;Compiling package mult_gen_v12_0_14.dsp_pkg&#xD;&#xA;Compiling module xil_defaultlib.hand_chrc_nn_handbkb_rom&#xD;&#xA;Compiling module xil_defaultlib.hand_chrc_nn_handbkb(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.hand_chrc_nn_biascud_rom&#xD;&#xA;Compiling module xil_defaultlib.hand_chrc_nn_biascud(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.hand_chrc_nn_lay21_rom&#xD;&#xA;Compiling module xil_defaultlib.hand_chrc_nn_lay21(DataWidth=32,...&#xD;&#xA;Compiling module xil_defaultlib.hand_chrc_nn_CRTL_BUS_s_axi&#xD;&#xA;Compiling module xil_defaultlib.hand_chrc_nn_lay1_ram&#xD;&#xA;Compiling module xil_defaultlib.hand_chrc_nn_lay1(DataWidth=32,A...&#xD;&#xA;Compiling module xil_defaultlib.hand_chrc_nn_h1_ram&#xD;&#xA;Compiling module xil_defaultlib.hand_chrc_nn_h1(DataWidth=32,Add...&#xD;&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=7,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=24,length=0,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=16,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=48,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=24,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [delay_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=13,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=27,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=5,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,length=0)\]&#xD;&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=25,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=10)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=0,fast_inp...]&#xD;&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xD;&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(fast_input=true)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_gt [\compare_gt(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare [\compare(c_xdevicefamily=&quot;aartix...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=2,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=2,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=0,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=23)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_add [\flt_add(c_xdevicefamily=&quot;aartix...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=32,length=0)\]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]&#xD;&#xA;Compiling architecture hand_chrc_nn_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.hand_chrc_nn_ap_fadd_3_full_dsp_32 [hand_chrc_nn_ap_fadd_3_full_dsp_...]&#xD;&#xA;Compiling module xil_defaultlib.hand_chrc_nn_fadddEe&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=17,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.fix_mult [\fix_mult(c_xdevicefamily=&quot;aarti...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=14,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;a...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=30,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=18,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_mult [\flt_mult(c_xdevicefamily=&quot;aarti...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]&#xD;&#xA;Compiling architecture hand_chrc_nn_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.hand_chrc_nn_ap_fmul_2_max_dsp_32 [hand_chrc_nn_ap_fmul_2_max_dsp_3...]&#xD;&#xA;Compiling module xil_defaultlib.hand_chrc_nn_fmuleOg(ID=1)&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_ne_im [\compare_ne_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=25,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(a_w=64,a_fw=53,o...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=64,a_ew...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]&#xD;&#xA;Compiling architecture hand_chrc_nn_ap_fptrunc_0_no_dsp_64_arch of entity xil_defaultlib.hand_chrc_nn_ap_fptrunc_0_no_dsp_64 [hand_chrc_nn_ap_fptrunc_0_no_dsp...]&#xD;&#xA;Compiling module xil_defaultlib.hand_chrc_nn_fptrfYi(ID=1)&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=23,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(a_fw=24,op_delay...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=64,length=0)\]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]&#xD;&#xA;Compiling architecture hand_chrc_nn_ap_fpext_0_no_dsp_32_arch of entity xil_defaultlib.hand_chrc_nn_ap_fpext_0_no_dsp_32 [hand_chrc_nn_ap_fpext_0_no_dsp_3...]&#xD;&#xA;Compiling module xil_defaultlib.hand_chrc_nn_fpexg8j(ID=1)&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_ne_im [\compare_ne_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_eq [\compare_eq(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_gt [\compare_gt(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.fp_cmp [\fp_cmp(c_xdevicefamily=&quot;aartix7...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]&#xD;&#xA;Compiling architecture hand_chrc_nn_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.hand_chrc_nn_ap_fcmp_0_no_dsp_32 [hand_chrc_nn_ap_fcmp_0_no_dsp_32...]&#xD;&#xA;Compiling module xil_defaultlib.hand_chrc_nn_fcmphbi(ID=1)&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=52)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=54,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11,length=0,fast_in...]&#xD;&#xA;Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]&#xD;&#xA;Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.zero_det_sel [\zero_det_sel(c_xdevicefamily=&quot;a...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=55,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.shift_msb_first [\shift_msb_first(a_width=54,regi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.alignment [\alignment(c_xdevicefamily=&quot;aart...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=47,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=56,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.addsub_dsp [\addsub_dsp(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.addsub [\addsub(c_xdevicefamily=&quot;aartix7...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.align_add [\align_add(c_xdevicefamily=&quot;aart...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=6,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.mux4 [\mux4(c_xdevicefamily=&quot;aartix7&quot;,...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.mux4 [\mux4(c_xdevicefamily=&quot;aartix7&quot;,...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.mux4 [\mux4(c_xdevicefamily=&quot;aartix7&quot;,...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.mux4 [\mux4(c_xdevicefamily=&quot;aartix7&quot;,...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=56)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.shift_msb_first [\shift_msb_first(a_width=56,resu...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=19,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=28,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=29,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=2)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12,length=2)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_eq [\compare_eq(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare [\compare(c_xdevicefamily=&quot;aartix...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_add_exp [\flt_add_exp(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_add_logic [\flt_add_logic(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_add [\flt_add(c_xdevicefamily=&quot;aartix...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]&#xD;&#xA;Compiling architecture hand_chrc_nn_ap_dadd_4_full_dsp_64_arch of entity xil_defaultlib.hand_chrc_nn_ap_dadd_4_full_dsp_64 [hand_chrc_nn_ap_dadd_4_full_dsp_...]&#xD;&#xA;Compiling module xil_defaultlib.hand_chrc_nn_daddibs(ID=1)&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=52,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=54,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=53,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=54,fast_input=true)...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=55)\]&#xD;&#xA;Compiling architecture virtex of entity floating_point_v7_1_7.flt_div_mant [\flt_div_mant(c_xdevicefamily=&quot;a...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=13,fast_input=true)...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=28,fast_input=true...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11,length=27)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=27,fast_input=true...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,length=27,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=27,fast_in...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_div_exp [\flt_div_exp(c_xdevicefamily=&quot;no...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=26,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=27,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture virtex of entity floating_point_v7_1_7.flt_div [\flt_div(c_xdevicefamily=&quot;aartix...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]&#xD;&#xA;Compiling architecture hand_chrc_nn_ap_ddiv_29_no_dsp_64_arch of entity xil_defaultlib.hand_chrc_nn_ap_ddiv_29_no_dsp_64 [hand_chrc_nn_ap_ddiv_29_no_dsp_6...]&#xD;&#xA;Compiling module xil_defaultlib.hand_chrc_nn_ddivjbC(ID=1)&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=104)\]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=0...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input=&quot;C...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=49,bi_width=...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily=&quot;aartix7&quot;,c...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=59,length=3)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=59,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=105,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.multadd [\multadd(c_xdevicefamily=&quot;aartix...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=14)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=6,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_gt [\compare_gt(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=14,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=15)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_exp_specialcase [\flt_exp_specialcase(c_xdevicefa...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay_s [\delay_s(width=13,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay_s [\delay_s(width=12,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=16)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.zero_det_sel [\zero_det_sel(c_xdevicefamily=&quot;a...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=67,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=67)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.shift_msb_first [\shift_msb_first(result_width=67...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=69,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=48)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=5)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=66,length=4)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9,length=3)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_exp_e2A [\flt_exp_e2A(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=46,length=0,fast_in...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=26,bi_width=...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily=&quot;aartix7&quot;,c...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=46,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=58,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.multadd [\multadd(c_xdevicefamily=&quot;aartix...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=46,fast_input=true)...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=33,bi_width=...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily=&quot;aartix7&quot;,c...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=24,length=2,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=71,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.multadd [\multadd(c_xdevicefamily=&quot;aartix...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=26)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=30,length=2)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_exp_dp_poly [\flt_exp_dp_poly(c_xdevicefamily...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_exp_e2zmzm1 [\flt_exp_e2zmzm1(c_xdevicefamily...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=47,length=4)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11,length=11)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=9)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=28)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=29)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init=&quot;1100110010010110&quot;)(0...]&#xD;&#xA;Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init=&quot;1100110000111100&quot;)(0...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_ne_im [\compare_ne_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_gt [\compare_gt(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=64)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_exp_recomb [\flt_exp_recomb(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_exp [\flt_exp(c_xdevicefamily=&quot;aartix...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]&#xD;&#xA;Compiling architecture hand_chrc_nn_ap_dexp_16_full_dsp_64_arch of entity xil_defaultlib.hand_chrc_nn_ap_dexp_16_full_dsp_64 [hand_chrc_nn_ap_dexp_16_full_dsp...]&#xD;&#xA;Compiling module xil_defaultlib.hand_chrc_nn_dexpkbM(ID=1)&#xD;&#xA;Compiling module xil_defaultlib.hand_chrc_nn&#xD;&#xA;Compiling module xil_defaultlib.AESL_autobram_X&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_slave_CRTL_BUS&#xD;&#xA;Compiling module xil_defaultlib.apatb_hand_chrc_nn_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot hand_chrc_nn&#xD;&#xA;&#xD;&#xA;****** Webtalk v2018.3 (64-bit)&#xD;&#xA;  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018&#xD;&#xA;  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018&#xD;&#xA;    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source C:/Users/91917/Downloads/VLSI_Project/vlsi_project/VLSI/solution1/sim/verilog/xsim.dir/hand_chrc_nn/webtalk/xsim_webtalk.tcl -notrace" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:44:48.319+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:44:25.457+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:44:25.446+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:44:25.432+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:44:25.261+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:14403]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:44:25.248+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:44:25.232+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:44:16.995+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:44:15.954+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:44:10.293+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:44:07.804+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:44:06.571+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:58.865+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:57.724+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:77294]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:52.868+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:79206]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:52.233+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:77053]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:50.842+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:50.830+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:50.818+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:76921]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:50.807+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:50.796+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:77053]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:50.785+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:50.775+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:76921]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:50.763+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:50.750+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:50.739+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:50.728+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:50.717+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:50.703+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:50.693+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:50.680+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:14216]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:50.670+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:50.641+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:26.894+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:26.238+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/hand_chrc_nn_ap_ddiv_29_no_dsp_64.vhd:195]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:10.175+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:09.531+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:09.519+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:09.507+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:09.496+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:09.451+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:09.403+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:09.391+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/hand_chrc_nn_ap_dadd_4_full_dsp_64.vhd:195]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:09.355+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:08.673+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:08.660+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:08.648+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:08.635+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:08.467+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:08.456+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:08.200+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:08.189+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:08.177+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:08.165+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:08.154+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:08.141+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:08.129+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:08.117+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:08.107+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/hand_chrc_nn_ap_fcmp_0_no_dsp_32.vhd:194]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:08.089+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:07.546+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:07.528+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/hand_chrc_nn_ap_fpext_0_no_dsp_32.vhd:184]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:07.509+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:06.862+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:06.852+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:06.841+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:06.829+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:06.818+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:06.806+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:06.794+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/hand_chrc_nn_ap_fptrunc_0_no_dsp_64.vhd:184]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:06.782+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:06.103+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:06.092+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:06.081+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:06.069+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/hand_chrc_nn_ap_fmul_2_max_dsp_32.vhd:195]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:06.040+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:05.325+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:05.311+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:05.254+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:05.243+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:05.231+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:05.220+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:05.208+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:05.197+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:05.186+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:05.160+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:05.149+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:05.138+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:05.127+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/hand_chrc_nn_ap_fadd_3_full_dsp_32.vhd:195]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:04.407+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:02.497+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:02.486+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:02.106+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:02.094+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:02.082+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:02.070+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:02.058+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:02.045+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:02.033+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:02.020+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:01.968+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:01.908+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:01.818+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:01.805+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]" projectName="VLSI" solutionName="solution1" date="2022-11-13T23:43:01.633+0530" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
