-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pool_op_ap_ufixed_8_0_4_0_0_10_1_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    x_0_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    x_1_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    x_2_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    x_3_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    x_4_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    x_5_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    x_6_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    x_7_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    x_8_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    x_9_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (4 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of pool_op_ap_ufixed_8_0_4_0_0_10_1_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv18_19A : STD_LOGIC_VECTOR (17 downto 0) := "000000000110011010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";

    signal x_9_V_read_1_reg_430 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal x_8_V_read_1_reg_436 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_7_V_read_1_reg_442 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_6_V_read_1_reg_448 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln340_62_fu_270_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln340_62_reg_454 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_8_fu_391_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_8_reg_460 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_255_reg_465 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln703_1_fu_102_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln703_fu_98_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1192_fu_106_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_118_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_fu_112_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln340_fu_126_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln703_3_fu_138_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln703_2_fu_134_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1192_1_fu_142_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_248_fu_154_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_1_fu_148_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln340_59_fu_162_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln703_5_fu_174_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln703_4_fu_170_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1192_2_fu_178_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_249_fu_190_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_2_fu_184_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln340_60_fu_198_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln703_7_fu_210_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln703_6_fu_206_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1192_3_fu_214_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_250_fu_226_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_3_fu_220_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln340_61_fu_234_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln703_9_fu_246_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln703_8_fu_242_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1192_4_fu_250_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_251_fu_262_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_4_fu_256_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln703_11_fu_281_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln703_10_fu_278_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1192_5_fu_284_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_252_fu_294_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_5_fu_290_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln340_63_fu_302_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln703_13_fu_314_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln703_12_fu_310_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1192_6_fu_317_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_253_fu_328_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_6_fu_323_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln340_64_fu_336_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln703_15_fu_348_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln703_14_fu_344_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1192_7_fu_351_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_254_fu_362_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_7_fu_357_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln340_65_fu_370_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln703_17_fu_382_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln703_16_fu_378_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1192_8_fu_385_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1148_fu_407_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1148_fu_407_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln_fu_413_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal y_V_fu_423_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal x_0_V_read_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal x_1_V_read_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal x_2_V_read_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal x_3_V_read_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal x_4_V_read_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal x_5_V_read_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal x_6_V_read_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal x_7_V_read_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal x_8_V_read_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal x_9_V_read_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_return_int_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln1148_fu_407_p00 : STD_LOGIC_VECTOR (17 downto 0);


begin




    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                add_ln703_8_reg_460 <= add_ln703_8_fu_391_p2;
                select_ln340_62_reg_454 <= select_ln340_62_fu_270_p3;
                tmp_255_reg_465 <= add_ln1192_8_fu_385_p2(8 downto 8);
                x_6_V_read_1_reg_448 <= x_6_V_read_int_reg;
                x_7_V_read_1_reg_442 <= x_7_V_read_int_reg;
                x_8_V_read_1_reg_436 <= x_8_V_read_int_reg;
                x_9_V_read_1_reg_430 <= x_9_V_read_int_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_int_reg <= y_V_fu_423_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                x_0_V_read_int_reg <= x_0_V_read;
                x_1_V_read_int_reg <= x_1_V_read;
                x_2_V_read_int_reg <= x_2_V_read;
                x_3_V_read_int_reg <= x_3_V_read;
                x_4_V_read_int_reg <= x_4_V_read;
                x_5_V_read_int_reg <= x_5_V_read;
                x_6_V_read_int_reg <= x_6_V_read;
                x_7_V_read_int_reg <= x_7_V_read;
                x_8_V_read_int_reg <= x_8_V_read;
                x_9_V_read_int_reg <= x_9_V_read;
            end if;
        end if;
    end process;
    add_ln1192_1_fu_142_p2 <= std_logic_vector(unsigned(zext_ln703_3_fu_138_p1) + unsigned(zext_ln703_2_fu_134_p1));
    add_ln1192_2_fu_178_p2 <= std_logic_vector(unsigned(zext_ln703_5_fu_174_p1) + unsigned(zext_ln703_4_fu_170_p1));
    add_ln1192_3_fu_214_p2 <= std_logic_vector(unsigned(zext_ln703_7_fu_210_p1) + unsigned(zext_ln703_6_fu_206_p1));
    add_ln1192_4_fu_250_p2 <= std_logic_vector(unsigned(zext_ln703_9_fu_246_p1) + unsigned(zext_ln703_8_fu_242_p1));
    add_ln1192_5_fu_284_p2 <= std_logic_vector(unsigned(zext_ln703_11_fu_281_p1) + unsigned(zext_ln703_10_fu_278_p1));
    add_ln1192_6_fu_317_p2 <= std_logic_vector(unsigned(zext_ln703_13_fu_314_p1) + unsigned(zext_ln703_12_fu_310_p1));
    add_ln1192_7_fu_351_p2 <= std_logic_vector(unsigned(zext_ln703_15_fu_348_p1) + unsigned(zext_ln703_14_fu_344_p1));
    add_ln1192_8_fu_385_p2 <= std_logic_vector(unsigned(zext_ln703_17_fu_382_p1) + unsigned(zext_ln703_16_fu_378_p1));
    add_ln1192_fu_106_p2 <= std_logic_vector(unsigned(zext_ln703_1_fu_102_p1) + unsigned(zext_ln703_fu_98_p1));
    add_ln703_1_fu_148_p2 <= std_logic_vector(unsigned(x_2_V_read_int_reg) + unsigned(select_ln340_fu_126_p3));
    add_ln703_2_fu_184_p2 <= std_logic_vector(unsigned(x_3_V_read_int_reg) + unsigned(select_ln340_59_fu_162_p3));
    add_ln703_3_fu_220_p2 <= std_logic_vector(unsigned(x_4_V_read_int_reg) + unsigned(select_ln340_60_fu_198_p3));
    add_ln703_4_fu_256_p2 <= std_logic_vector(unsigned(x_5_V_read_int_reg) + unsigned(select_ln340_61_fu_234_p3));
    add_ln703_5_fu_290_p2 <= std_logic_vector(unsigned(x_6_V_read_1_reg_448) + unsigned(select_ln340_62_reg_454));
    add_ln703_6_fu_323_p2 <= std_logic_vector(unsigned(x_7_V_read_1_reg_442) + unsigned(select_ln340_63_fu_302_p3));
    add_ln703_7_fu_357_p2 <= std_logic_vector(unsigned(x_8_V_read_1_reg_436) + unsigned(select_ln340_64_fu_336_p3));
    add_ln703_8_fu_391_p2 <= std_logic_vector(unsigned(x_9_V_read_1_reg_430) + unsigned(select_ln340_65_fu_370_p3));
    add_ln703_fu_112_p2 <= std_logic_vector(unsigned(x_0_V_read_int_reg) + unsigned(x_1_V_read_int_reg));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_assign_proc : process(y_V_fu_423_p3, ap_ce_reg, ap_return_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return <= ap_return_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return <= y_V_fu_423_p3;
        end if; 
    end process;

    mul_ln1148_fu_407_p0 <= mul_ln1148_fu_407_p00(8 - 1 downto 0);
    mul_ln1148_fu_407_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_8_reg_460),18));
    mul_ln1148_fu_407_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1148_fu_407_p0) * unsigned(ap_const_lv18_19A), 18));
    select_ln340_59_fu_162_p3 <= 
        ap_const_lv8_FF when (tmp_248_fu_154_p3(0) = '1') else 
        add_ln703_1_fu_148_p2;
    select_ln340_60_fu_198_p3 <= 
        ap_const_lv8_FF when (tmp_249_fu_190_p3(0) = '1') else 
        add_ln703_2_fu_184_p2;
    select_ln340_61_fu_234_p3 <= 
        ap_const_lv8_FF when (tmp_250_fu_226_p3(0) = '1') else 
        add_ln703_3_fu_220_p2;
    select_ln340_62_fu_270_p3 <= 
        ap_const_lv8_FF when (tmp_251_fu_262_p3(0) = '1') else 
        add_ln703_4_fu_256_p2;
    select_ln340_63_fu_302_p3 <= 
        ap_const_lv8_FF when (tmp_252_fu_294_p3(0) = '1') else 
        add_ln703_5_fu_290_p2;
    select_ln340_64_fu_336_p3 <= 
        ap_const_lv8_FF when (tmp_253_fu_328_p3(0) = '1') else 
        add_ln703_6_fu_323_p2;
    select_ln340_65_fu_370_p3 <= 
        ap_const_lv8_FF when (tmp_254_fu_362_p3(0) = '1') else 
        add_ln703_7_fu_357_p2;
    select_ln340_fu_126_p3 <= 
        ap_const_lv8_FF when (tmp_fu_118_p3(0) = '1') else 
        add_ln703_fu_112_p2;
    tmp_248_fu_154_p3 <= add_ln1192_1_fu_142_p2(8 downto 8);
    tmp_249_fu_190_p3 <= add_ln1192_2_fu_178_p2(8 downto 8);
    tmp_250_fu_226_p3 <= add_ln1192_3_fu_214_p2(8 downto 8);
    tmp_251_fu_262_p3 <= add_ln1192_4_fu_250_p2(8 downto 8);
    tmp_252_fu_294_p3 <= add_ln1192_5_fu_284_p2(8 downto 8);
    tmp_253_fu_328_p3 <= add_ln1192_6_fu_317_p2(8 downto 8);
    tmp_254_fu_362_p3 <= add_ln1192_7_fu_351_p2(8 downto 8);
    tmp_fu_118_p3 <= add_ln1192_fu_106_p2(8 downto 8);
    trunc_ln_fu_413_p4 <= mul_ln1148_fu_407_p2(16 downto 12);
    y_V_fu_423_p3 <= 
        ap_const_lv5_19 when (tmp_255_reg_465(0) = '1') else 
        trunc_ln_fu_413_p4;
    zext_ln703_10_fu_278_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln340_62_reg_454),9));
    zext_ln703_11_fu_281_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_6_V_read_1_reg_448),9));
    zext_ln703_12_fu_310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln340_63_fu_302_p3),9));
    zext_ln703_13_fu_314_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_7_V_read_1_reg_442),9));
    zext_ln703_14_fu_344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln340_64_fu_336_p3),9));
    zext_ln703_15_fu_348_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_8_V_read_1_reg_436),9));
    zext_ln703_16_fu_378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln340_65_fu_370_p3),9));
    zext_ln703_17_fu_382_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_9_V_read_1_reg_430),9));
    zext_ln703_1_fu_102_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_1_V_read_int_reg),9));
    zext_ln703_2_fu_134_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln340_fu_126_p3),9));
    zext_ln703_3_fu_138_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_2_V_read_int_reg),9));
    zext_ln703_4_fu_170_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln340_59_fu_162_p3),9));
    zext_ln703_5_fu_174_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_3_V_read_int_reg),9));
    zext_ln703_6_fu_206_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln340_60_fu_198_p3),9));
    zext_ln703_7_fu_210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_4_V_read_int_reg),9));
    zext_ln703_8_fu_242_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln340_61_fu_234_p3),9));
    zext_ln703_9_fu_246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_5_V_read_int_reg),9));
    zext_ln703_fu_98_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_0_V_read_int_reg),9));
end behav;
