

================================================================
== Vivado HLS Report for 'popcount'
================================================================
* Date:           Sat Apr 10 19:07:24 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        digit_t1
* Solution:       latency
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.846|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.84>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_V_read = call i256 @_ssdm_op_Read.ap_auto.i256(i256 %x_V)" [digitrec.cpp:18]   --->   Operation 3 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 0)" [digitrec.cpp:18]   --->   Operation 4 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%zext_ln791 = zext i1 %p_Result_s to i2" [digitrec.cpp:18]   --->   Operation 5 'zext' 'zext_ln791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 1)" [digitrec.cpp:18]   --->   Operation 6 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i1 %p_Result_1 to i2" [digitrec.cpp:18]   --->   Operation 7 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 2)" [digitrec.cpp:18]   --->   Operation 8 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i1 %p_Result_2 to i2" [digitrec.cpp:18]   --->   Operation 9 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18 = add i2 %zext_ln791, %zext_ln18_1" [digitrec.cpp:18]   --->   Operation 10 'add' 'add_ln18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 11 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln18_1 = add i2 %add_ln18, %zext_ln18" [digitrec.cpp:18]   --->   Operation 11 'add' 'add_ln18_1' <Predicate = true> <Delay = 0.14> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i2 %add_ln18_1 to i3" [digitrec.cpp:18]   --->   Operation 12 'zext' 'zext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 3)" [digitrec.cpp:18]   --->   Operation 13 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i1 %p_Result_3 to i3" [digitrec.cpp:18]   --->   Operation 14 'zext' 'zext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 4)" [digitrec.cpp:18]   --->   Operation 15 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln791_1 = zext i1 %p_Result_4 to i2" [digitrec.cpp:18]   --->   Operation 16 'zext' 'zext_ln791_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 5)" [digitrec.cpp:18]   --->   Operation 17 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln791_2 = zext i1 %p_Result_5 to i2" [digitrec.cpp:18]   --->   Operation 18 'zext' 'zext_ln791_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 6)" [digitrec.cpp:18]   --->   Operation 19 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i1 %p_Result_6 to i2" [digitrec.cpp:18]   --->   Operation 20 'zext' 'zext_ln18_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_2 = add i3 %zext_ln18_2, %zext_ln18_3" [digitrec.cpp:18]   --->   Operation 21 'add' 'add_ln18_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_3 = add i2 %zext_ln791_2, %zext_ln18_4" [digitrec.cpp:18]   --->   Operation 22 'add' 'add_ln18_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln18_4 = add i2 %add_ln18_3, %zext_ln791_1" [digitrec.cpp:18]   --->   Operation 23 'add' 'add_ln18_4' <Predicate = true> <Delay = 0.14> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i2 %add_ln18_4 to i3" [digitrec.cpp:18]   --->   Operation 24 'zext' 'zext_ln18_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.30ns) (root node of TernaryAdder)   --->   "%add_ln18_5 = add i3 %zext_ln18_5, %add_ln18_2" [digitrec.cpp:18]   --->   Operation 25 'add' 'add_ln18_5' <Predicate = true> <Delay = 0.30> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i3 %add_ln18_5 to i4" [digitrec.cpp:18]   --->   Operation 26 'zext' 'zext_ln18_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 7)" [digitrec.cpp:18]   --->   Operation 27 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i1 %p_Result_7 to i4" [digitrec.cpp:18]   --->   Operation 28 'zext' 'zext_ln18_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 8)" [digitrec.cpp:18]   --->   Operation 29 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln791_3 = zext i1 %p_Result_8 to i2" [digitrec.cpp:18]   --->   Operation 30 'zext' 'zext_ln791_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 9)" [digitrec.cpp:18]   --->   Operation 31 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln791_4 = zext i1 %p_Result_9 to i2" [digitrec.cpp:18]   --->   Operation 32 'zext' 'zext_ln791_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_s_11 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 10)" [digitrec.cpp:18]   --->   Operation 33 'bitselect' 'p_Result_s_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln791_5 = zext i1 %p_Result_s_11 to i2" [digitrec.cpp:18]   --->   Operation 34 'zext' 'zext_ln791_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 11)" [digitrec.cpp:18]   --->   Operation 35 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln791_6 = zext i1 %p_Result_10 to i2" [digitrec.cpp:18]   --->   Operation 36 'zext' 'zext_ln791_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 12)" [digitrec.cpp:18]   --->   Operation 37 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln791_7 = zext i1 %p_Result_11 to i2" [digitrec.cpp:18]   --->   Operation 38 'zext' 'zext_ln791_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 13)" [digitrec.cpp:18]   --->   Operation 39 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln791_8 = zext i1 %p_Result_12 to i2" [digitrec.cpp:18]   --->   Operation 40 'zext' 'zext_ln791_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 14)" [digitrec.cpp:18]   --->   Operation 41 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i1 %p_Result_13 to i2" [digitrec.cpp:18]   --->   Operation 42 'zext' 'zext_ln18_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.67ns)   --->   "%add_ln18_6 = add i4 %zext_ln18_6, %zext_ln18_7" [digitrec.cpp:18]   --->   Operation 43 'add' 'add_ln18_6' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.54ns)   --->   "%add_ln18_7 = add i2 %zext_ln791_3, %zext_ln791_4" [digitrec.cpp:18]   --->   Operation 44 'add' 'add_ln18_7' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i2 %add_ln18_7 to i4" [digitrec.cpp:18]   --->   Operation 45 'zext' 'zext_ln18_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_8 = add i4 %zext_ln18_9, %add_ln18_6" [digitrec.cpp:18]   --->   Operation 46 'add' 'add_ln18_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (0.54ns)   --->   "%add_ln18_9 = add i2 %zext_ln791_5, %zext_ln791_6" [digitrec.cpp:18]   --->   Operation 47 'add' 'add_ln18_9' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln18_10 = zext i2 %add_ln18_9 to i3" [digitrec.cpp:18]   --->   Operation 48 'zext' 'zext_ln18_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_10 = add i2 %zext_ln791_8, %zext_ln18_8" [digitrec.cpp:18]   --->   Operation 49 'add' 'add_ln18_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln18_11 = add i2 %add_ln18_10, %zext_ln791_7" [digitrec.cpp:18]   --->   Operation 50 'add' 'add_ln18_11' <Predicate = true> <Delay = 0.14> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln18_11 = zext i2 %add_ln18_11 to i3" [digitrec.cpp:18]   --->   Operation 51 'zext' 'zext_ln18_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.54ns)   --->   "%add_ln18_12 = add i3 %zext_ln18_11, %zext_ln18_10" [digitrec.cpp:18]   --->   Operation 52 'add' 'add_ln18_12' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln18_12 = zext i3 %add_ln18_12 to i4" [digitrec.cpp:18]   --->   Operation 53 'zext' 'zext_ln18_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%add_ln18_13 = add i4 %zext_ln18_12, %add_ln18_8" [digitrec.cpp:18]   --->   Operation 54 'add' 'add_ln18_13' <Predicate = true> <Delay = 0.46> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln18_13 = zext i4 %add_ln18_13 to i5" [digitrec.cpp:18]   --->   Operation 55 'zext' 'zext_ln18_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 15)" [digitrec.cpp:18]   --->   Operation 56 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln18_14 = zext i1 %p_Result_14 to i5" [digitrec.cpp:18]   --->   Operation 57 'zext' 'zext_ln18_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 16)" [digitrec.cpp:18]   --->   Operation 58 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln791_9 = zext i1 %p_Result_15 to i2" [digitrec.cpp:18]   --->   Operation 59 'zext' 'zext_ln791_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 17)" [digitrec.cpp:18]   --->   Operation 60 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln791_10 = zext i1 %p_Result_16 to i2" [digitrec.cpp:18]   --->   Operation 61 'zext' 'zext_ln791_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 18)" [digitrec.cpp:18]   --->   Operation 62 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln791_11 = zext i1 %p_Result_17 to i2" [digitrec.cpp:18]   --->   Operation 63 'zext' 'zext_ln791_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 19)" [digitrec.cpp:18]   --->   Operation 64 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln791_12 = zext i1 %p_Result_18 to i2" [digitrec.cpp:18]   --->   Operation 65 'zext' 'zext_ln791_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 20)" [digitrec.cpp:18]   --->   Operation 66 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln791_13 = zext i1 %p_Result_19 to i2" [digitrec.cpp:18]   --->   Operation 67 'zext' 'zext_ln791_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_20 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 21)" [digitrec.cpp:18]   --->   Operation 68 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln791_14 = zext i1 %p_Result_20 to i2" [digitrec.cpp:18]   --->   Operation 69 'zext' 'zext_ln791_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_21 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 22)" [digitrec.cpp:18]   --->   Operation 70 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln791_15 = zext i1 %p_Result_21 to i2" [digitrec.cpp:18]   --->   Operation 71 'zext' 'zext_ln791_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 23)" [digitrec.cpp:18]   --->   Operation 72 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln791_16 = zext i1 %p_Result_22 to i2" [digitrec.cpp:18]   --->   Operation 73 'zext' 'zext_ln791_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 24)" [digitrec.cpp:18]   --->   Operation 74 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln791_17 = zext i1 %p_Result_23 to i2" [digitrec.cpp:18]   --->   Operation 75 'zext' 'zext_ln791_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 25)" [digitrec.cpp:18]   --->   Operation 76 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln791_18 = zext i1 %p_Result_24 to i2" [digitrec.cpp:18]   --->   Operation 77 'zext' 'zext_ln791_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_25 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 26)" [digitrec.cpp:18]   --->   Operation 78 'bitselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln791_19 = zext i1 %p_Result_25 to i2" [digitrec.cpp:18]   --->   Operation 79 'zext' 'zext_ln791_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_26 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 27)" [digitrec.cpp:18]   --->   Operation 80 'bitselect' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln791_20 = zext i1 %p_Result_26 to i2" [digitrec.cpp:18]   --->   Operation 81 'zext' 'zext_ln791_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_27 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 28)" [digitrec.cpp:18]   --->   Operation 82 'bitselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln791_21 = zext i1 %p_Result_27 to i2" [digitrec.cpp:18]   --->   Operation 83 'zext' 'zext_ln791_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_28 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 29)" [digitrec.cpp:18]   --->   Operation 84 'bitselect' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln791_22 = zext i1 %p_Result_28 to i2" [digitrec.cpp:18]   --->   Operation 85 'zext' 'zext_ln791_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_29 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 30)" [digitrec.cpp:18]   --->   Operation 86 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln18_15 = zext i1 %p_Result_29 to i2" [digitrec.cpp:18]   --->   Operation 87 'zext' 'zext_ln18_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_14 = add i5 %zext_ln18_13, %zext_ln18_14" [digitrec.cpp:18]   --->   Operation 88 'add' 'add_ln18_14' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 89 [1/1] (0.54ns)   --->   "%add_ln18_15 = add i2 %zext_ln791_9, %zext_ln791_10" [digitrec.cpp:18]   --->   Operation 89 'add' 'add_ln18_15' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln18_16 = zext i2 %add_ln18_15 to i5" [digitrec.cpp:18]   --->   Operation 90 'zext' 'zext_ln18_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.61ns) (root node of TernaryAdder)   --->   "%add_ln18_16 = add i5 %zext_ln18_16, %add_ln18_14" [digitrec.cpp:18]   --->   Operation 91 'add' 'add_ln18_16' <Predicate = true> <Delay = 0.61> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 92 [1/1] (0.54ns)   --->   "%add_ln18_17 = add i2 %zext_ln791_11, %zext_ln791_12" [digitrec.cpp:18]   --->   Operation 92 'add' 'add_ln18_17' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln18_17 = zext i2 %add_ln18_17 to i3" [digitrec.cpp:18]   --->   Operation 93 'zext' 'zext_ln18_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.54ns)   --->   "%add_ln18_18 = add i2 %zext_ln791_13, %zext_ln791_14" [digitrec.cpp:18]   --->   Operation 94 'add' 'add_ln18_18' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln18_18 = zext i2 %add_ln18_18 to i3" [digitrec.cpp:18]   --->   Operation 95 'zext' 'zext_ln18_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.54ns)   --->   "%add_ln18_19 = add i3 %zext_ln18_18, %zext_ln18_17" [digitrec.cpp:18]   --->   Operation 96 'add' 'add_ln18_19' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln18_19 = zext i3 %add_ln18_19 to i5" [digitrec.cpp:18]   --->   Operation 97 'zext' 'zext_ln18_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_20 = add i5 %zext_ln18_19, %add_ln18_16" [digitrec.cpp:18]   --->   Operation 98 'add' 'add_ln18_20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 99 [1/1] (0.54ns)   --->   "%add_ln18_21 = add i2 %zext_ln791_15, %zext_ln791_16" [digitrec.cpp:18]   --->   Operation 99 'add' 'add_ln18_21' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln18_20 = zext i2 %add_ln18_21 to i3" [digitrec.cpp:18]   --->   Operation 100 'zext' 'zext_ln18_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.54ns)   --->   "%add_ln18_22 = add i2 %zext_ln791_17, %zext_ln791_18" [digitrec.cpp:18]   --->   Operation 101 'add' 'add_ln18_22' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln18_21 = zext i2 %add_ln18_22 to i3" [digitrec.cpp:18]   --->   Operation 102 'zext' 'zext_ln18_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.54ns)   --->   "%add_ln18_23 = add i3 %zext_ln18_21, %zext_ln18_20" [digitrec.cpp:18]   --->   Operation 103 'add' 'add_ln18_23' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln18_22 = zext i3 %add_ln18_23 to i4" [digitrec.cpp:18]   --->   Operation 104 'zext' 'zext_ln18_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.54ns)   --->   "%add_ln18_24 = add i2 %zext_ln791_19, %zext_ln791_20" [digitrec.cpp:18]   --->   Operation 105 'add' 'add_ln18_24' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln18_23 = zext i2 %add_ln18_24 to i3" [digitrec.cpp:18]   --->   Operation 106 'zext' 'zext_ln18_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_25 = add i2 %zext_ln791_22, %zext_ln18_15" [digitrec.cpp:18]   --->   Operation 107 'add' 'add_ln18_25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 108 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln18_26 = add i2 %add_ln18_25, %zext_ln791_21" [digitrec.cpp:18]   --->   Operation 108 'add' 'add_ln18_26' <Predicate = true> <Delay = 0.14> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln18_24 = zext i2 %add_ln18_26 to i3" [digitrec.cpp:18]   --->   Operation 109 'zext' 'zext_ln18_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.54ns)   --->   "%add_ln18_27 = add i3 %zext_ln18_24, %zext_ln18_23" [digitrec.cpp:18]   --->   Operation 110 'add' 'add_ln18_27' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln18_25 = zext i3 %add_ln18_27 to i4" [digitrec.cpp:18]   --->   Operation 111 'zext' 'zext_ln18_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.67ns)   --->   "%add_ln18_28 = add i4 %zext_ln18_25, %zext_ln18_22" [digitrec.cpp:18]   --->   Operation 112 'add' 'add_ln18_28' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln18_26 = zext i4 %add_ln18_28 to i5" [digitrec.cpp:18]   --->   Operation 113 'zext' 'zext_ln18_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.61ns) (root node of TernaryAdder)   --->   "%add_ln18_29 = add i5 %zext_ln18_26, %add_ln18_20" [digitrec.cpp:18]   --->   Operation 114 'add' 'add_ln18_29' <Predicate = true> <Delay = 0.61> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln18_27 = zext i5 %add_ln18_29 to i6" [digitrec.cpp:18]   --->   Operation 115 'zext' 'zext_ln18_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_30 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 31)" [digitrec.cpp:18]   --->   Operation 116 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln18_28 = zext i1 %p_Result_30 to i6" [digitrec.cpp:18]   --->   Operation 117 'zext' 'zext_ln18_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_31 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 32)" [digitrec.cpp:18]   --->   Operation 118 'bitselect' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln791_23 = zext i1 %p_Result_31 to i2" [digitrec.cpp:18]   --->   Operation 119 'zext' 'zext_ln791_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 33)" [digitrec.cpp:18]   --->   Operation 120 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln791_24 = zext i1 %p_Result_32 to i2" [digitrec.cpp:18]   --->   Operation 121 'zext' 'zext_ln791_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_33 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 34)" [digitrec.cpp:18]   --->   Operation 122 'bitselect' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln791_25 = zext i1 %p_Result_33 to i2" [digitrec.cpp:18]   --->   Operation 123 'zext' 'zext_ln791_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_34 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 35)" [digitrec.cpp:18]   --->   Operation 124 'bitselect' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln791_26 = zext i1 %p_Result_34 to i2" [digitrec.cpp:18]   --->   Operation 125 'zext' 'zext_ln791_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_35 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 36)" [digitrec.cpp:18]   --->   Operation 126 'bitselect' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln791_27 = zext i1 %p_Result_35 to i2" [digitrec.cpp:18]   --->   Operation 127 'zext' 'zext_ln791_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_36 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 37)" [digitrec.cpp:18]   --->   Operation 128 'bitselect' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln791_28 = zext i1 %p_Result_36 to i2" [digitrec.cpp:18]   --->   Operation 129 'zext' 'zext_ln791_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_37 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 38)" [digitrec.cpp:18]   --->   Operation 130 'bitselect' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln791_29 = zext i1 %p_Result_37 to i2" [digitrec.cpp:18]   --->   Operation 131 'zext' 'zext_ln791_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_38 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 39)" [digitrec.cpp:18]   --->   Operation 132 'bitselect' 'p_Result_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln791_30 = zext i1 %p_Result_38 to i2" [digitrec.cpp:18]   --->   Operation 133 'zext' 'zext_ln791_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%p_Result_39 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 40)" [digitrec.cpp:18]   --->   Operation 134 'bitselect' 'p_Result_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln791_31 = zext i1 %p_Result_39 to i2" [digitrec.cpp:18]   --->   Operation 135 'zext' 'zext_ln791_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%p_Result_40 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 41)" [digitrec.cpp:18]   --->   Operation 136 'bitselect' 'p_Result_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln791_32 = zext i1 %p_Result_40 to i2" [digitrec.cpp:18]   --->   Operation 137 'zext' 'zext_ln791_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_41 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 42)" [digitrec.cpp:18]   --->   Operation 138 'bitselect' 'p_Result_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln791_33 = zext i1 %p_Result_41 to i2" [digitrec.cpp:18]   --->   Operation 139 'zext' 'zext_ln791_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_42 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 43)" [digitrec.cpp:18]   --->   Operation 140 'bitselect' 'p_Result_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln791_34 = zext i1 %p_Result_42 to i2" [digitrec.cpp:18]   --->   Operation 141 'zext' 'zext_ln791_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%p_Result_43 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 44)" [digitrec.cpp:18]   --->   Operation 142 'bitselect' 'p_Result_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln791_35 = zext i1 %p_Result_43 to i2" [digitrec.cpp:18]   --->   Operation 143 'zext' 'zext_ln791_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_44 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 45)" [digitrec.cpp:18]   --->   Operation 144 'bitselect' 'p_Result_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln791_36 = zext i1 %p_Result_44 to i2" [digitrec.cpp:18]   --->   Operation 145 'zext' 'zext_ln791_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_45 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 46)" [digitrec.cpp:18]   --->   Operation 146 'bitselect' 'p_Result_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln791_37 = zext i1 %p_Result_45 to i2" [digitrec.cpp:18]   --->   Operation 147 'zext' 'zext_ln791_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%p_Result_46 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 47)" [digitrec.cpp:18]   --->   Operation 148 'bitselect' 'p_Result_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln791_38 = zext i1 %p_Result_46 to i2" [digitrec.cpp:18]   --->   Operation 149 'zext' 'zext_ln791_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%p_Result_47 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 48)" [digitrec.cpp:18]   --->   Operation 150 'bitselect' 'p_Result_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln791_39 = zext i1 %p_Result_47 to i2" [digitrec.cpp:18]   --->   Operation 151 'zext' 'zext_ln791_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%p_Result_48 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 49)" [digitrec.cpp:18]   --->   Operation 152 'bitselect' 'p_Result_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln791_40 = zext i1 %p_Result_48 to i2" [digitrec.cpp:18]   --->   Operation 153 'zext' 'zext_ln791_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%p_Result_49 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 50)" [digitrec.cpp:18]   --->   Operation 154 'bitselect' 'p_Result_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln791_41 = zext i1 %p_Result_49 to i2" [digitrec.cpp:18]   --->   Operation 155 'zext' 'zext_ln791_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%p_Result_50 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 51)" [digitrec.cpp:18]   --->   Operation 156 'bitselect' 'p_Result_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln791_42 = zext i1 %p_Result_50 to i2" [digitrec.cpp:18]   --->   Operation 157 'zext' 'zext_ln791_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%p_Result_51 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 52)" [digitrec.cpp:18]   --->   Operation 158 'bitselect' 'p_Result_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln791_43 = zext i1 %p_Result_51 to i2" [digitrec.cpp:18]   --->   Operation 159 'zext' 'zext_ln791_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%p_Result_52 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 53)" [digitrec.cpp:18]   --->   Operation 160 'bitselect' 'p_Result_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln791_44 = zext i1 %p_Result_52 to i2" [digitrec.cpp:18]   --->   Operation 161 'zext' 'zext_ln791_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%p_Result_53 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 54)" [digitrec.cpp:18]   --->   Operation 162 'bitselect' 'p_Result_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln791_45 = zext i1 %p_Result_53 to i2" [digitrec.cpp:18]   --->   Operation 163 'zext' 'zext_ln791_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%p_Result_54 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 55)" [digitrec.cpp:18]   --->   Operation 164 'bitselect' 'p_Result_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln791_46 = zext i1 %p_Result_54 to i2" [digitrec.cpp:18]   --->   Operation 165 'zext' 'zext_ln791_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_55 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 56)" [digitrec.cpp:18]   --->   Operation 166 'bitselect' 'p_Result_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln791_47 = zext i1 %p_Result_55 to i2" [digitrec.cpp:18]   --->   Operation 167 'zext' 'zext_ln791_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%p_Result_56 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 57)" [digitrec.cpp:18]   --->   Operation 168 'bitselect' 'p_Result_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln791_48 = zext i1 %p_Result_56 to i2" [digitrec.cpp:18]   --->   Operation 169 'zext' 'zext_ln791_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%p_Result_57 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 58)" [digitrec.cpp:18]   --->   Operation 170 'bitselect' 'p_Result_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln791_49 = zext i1 %p_Result_57 to i2" [digitrec.cpp:18]   --->   Operation 171 'zext' 'zext_ln791_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%p_Result_58 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 59)" [digitrec.cpp:18]   --->   Operation 172 'bitselect' 'p_Result_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln791_50 = zext i1 %p_Result_58 to i2" [digitrec.cpp:18]   --->   Operation 173 'zext' 'zext_ln791_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%p_Result_59 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 60)" [digitrec.cpp:18]   --->   Operation 174 'bitselect' 'p_Result_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln791_51 = zext i1 %p_Result_59 to i2" [digitrec.cpp:18]   --->   Operation 175 'zext' 'zext_ln791_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%p_Result_60 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 61)" [digitrec.cpp:18]   --->   Operation 176 'bitselect' 'p_Result_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln791_52 = zext i1 %p_Result_60 to i2" [digitrec.cpp:18]   --->   Operation 177 'zext' 'zext_ln791_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%p_Result_61 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 62)" [digitrec.cpp:18]   --->   Operation 178 'bitselect' 'p_Result_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln18_29 = zext i1 %p_Result_61 to i2" [digitrec.cpp:18]   --->   Operation 179 'zext' 'zext_ln18_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.78ns)   --->   "%add_ln18_30 = add i6 %zext_ln18_27, %zext_ln18_28" [digitrec.cpp:18]   --->   Operation 180 'add' 'add_ln18_30' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.54ns)   --->   "%add_ln18_31 = add i2 %zext_ln791_23, %zext_ln791_24" [digitrec.cpp:18]   --->   Operation 181 'add' 'add_ln18_31' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln18_30 = zext i2 %add_ln18_31 to i6" [digitrec.cpp:18]   --->   Operation 182 'zext' 'zext_ln18_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_32 = add i6 %zext_ln18_30, %add_ln18_30" [digitrec.cpp:18]   --->   Operation 183 'add' 'add_ln18_32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 184 [1/1] (0.54ns)   --->   "%add_ln18_33 = add i2 %zext_ln791_25, %zext_ln791_26" [digitrec.cpp:18]   --->   Operation 184 'add' 'add_ln18_33' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln18_31 = zext i2 %add_ln18_33 to i3" [digitrec.cpp:18]   --->   Operation 185 'zext' 'zext_ln18_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.54ns)   --->   "%add_ln18_34 = add i2 %zext_ln791_27, %zext_ln791_28" [digitrec.cpp:18]   --->   Operation 186 'add' 'add_ln18_34' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln18_32 = zext i2 %add_ln18_34 to i3" [digitrec.cpp:18]   --->   Operation 187 'zext' 'zext_ln18_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.54ns)   --->   "%add_ln18_35 = add i3 %zext_ln18_32, %zext_ln18_31" [digitrec.cpp:18]   --->   Operation 188 'add' 'add_ln18_35' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln18_33 = zext i3 %add_ln18_35 to i6" [digitrec.cpp:18]   --->   Operation 189 'zext' 'zext_ln18_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%add_ln18_36 = add i6 %zext_ln18_33, %add_ln18_32" [digitrec.cpp:18]   --->   Operation 190 'add' 'add_ln18_36' <Predicate = true> <Delay = 0.76> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 191 [1/1] (0.54ns)   --->   "%add_ln18_37 = add i2 %zext_ln791_29, %zext_ln791_30" [digitrec.cpp:18]   --->   Operation 191 'add' 'add_ln18_37' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln18_34 = zext i2 %add_ln18_37 to i3" [digitrec.cpp:18]   --->   Operation 192 'zext' 'zext_ln18_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.54ns)   --->   "%add_ln18_38 = add i2 %zext_ln791_31, %zext_ln791_32" [digitrec.cpp:18]   --->   Operation 193 'add' 'add_ln18_38' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln18_35 = zext i2 %add_ln18_38 to i3" [digitrec.cpp:18]   --->   Operation 194 'zext' 'zext_ln18_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.54ns)   --->   "%add_ln18_39 = add i3 %zext_ln18_35, %zext_ln18_34" [digitrec.cpp:18]   --->   Operation 195 'add' 'add_ln18_39' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln18_36 = zext i3 %add_ln18_39 to i4" [digitrec.cpp:18]   --->   Operation 196 'zext' 'zext_ln18_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.54ns)   --->   "%add_ln18_40 = add i2 %zext_ln791_33, %zext_ln791_34" [digitrec.cpp:18]   --->   Operation 197 'add' 'add_ln18_40' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln18_37 = zext i2 %add_ln18_40 to i3" [digitrec.cpp:18]   --->   Operation 198 'zext' 'zext_ln18_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.54ns)   --->   "%add_ln18_41 = add i2 %zext_ln791_35, %zext_ln791_36" [digitrec.cpp:18]   --->   Operation 199 'add' 'add_ln18_41' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln18_38 = zext i2 %add_ln18_41 to i3" [digitrec.cpp:18]   --->   Operation 200 'zext' 'zext_ln18_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.54ns)   --->   "%add_ln18_42 = add i3 %zext_ln18_38, %zext_ln18_37" [digitrec.cpp:18]   --->   Operation 201 'add' 'add_ln18_42' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln18_39 = zext i3 %add_ln18_42 to i4" [digitrec.cpp:18]   --->   Operation 202 'zext' 'zext_ln18_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.67ns)   --->   "%add_ln18_43 = add i4 %zext_ln18_39, %zext_ln18_36" [digitrec.cpp:18]   --->   Operation 203 'add' 'add_ln18_43' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln18_40 = zext i4 %add_ln18_43 to i6" [digitrec.cpp:18]   --->   Operation 204 'zext' 'zext_ln18_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_44 = add i6 %zext_ln18_40, %add_ln18_36" [digitrec.cpp:18]   --->   Operation 205 'add' 'add_ln18_44' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 206 [1/1] (0.54ns)   --->   "%add_ln18_45 = add i2 %zext_ln791_37, %zext_ln791_38" [digitrec.cpp:18]   --->   Operation 206 'add' 'add_ln18_45' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln18_41 = zext i2 %add_ln18_45 to i3" [digitrec.cpp:18]   --->   Operation 207 'zext' 'zext_ln18_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.54ns)   --->   "%add_ln18_46 = add i2 %zext_ln791_39, %zext_ln791_40" [digitrec.cpp:18]   --->   Operation 208 'add' 'add_ln18_46' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln18_42 = zext i2 %add_ln18_46 to i3" [digitrec.cpp:18]   --->   Operation 209 'zext' 'zext_ln18_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.54ns)   --->   "%add_ln18_47 = add i3 %zext_ln18_42, %zext_ln18_41" [digitrec.cpp:18]   --->   Operation 210 'add' 'add_ln18_47' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln18_43 = zext i3 %add_ln18_47 to i4" [digitrec.cpp:18]   --->   Operation 211 'zext' 'zext_ln18_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.54ns)   --->   "%add_ln18_48 = add i2 %zext_ln791_41, %zext_ln791_42" [digitrec.cpp:18]   --->   Operation 212 'add' 'add_ln18_48' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln18_44 = zext i2 %add_ln18_48 to i3" [digitrec.cpp:18]   --->   Operation 213 'zext' 'zext_ln18_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.54ns)   --->   "%add_ln18_49 = add i2 %zext_ln791_43, %zext_ln791_44" [digitrec.cpp:18]   --->   Operation 214 'add' 'add_ln18_49' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln18_45 = zext i2 %add_ln18_49 to i3" [digitrec.cpp:18]   --->   Operation 215 'zext' 'zext_ln18_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.54ns)   --->   "%add_ln18_50 = add i3 %zext_ln18_45, %zext_ln18_44" [digitrec.cpp:18]   --->   Operation 216 'add' 'add_ln18_50' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln18_46 = zext i3 %add_ln18_50 to i4" [digitrec.cpp:18]   --->   Operation 217 'zext' 'zext_ln18_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.67ns)   --->   "%add_ln18_51 = add i4 %zext_ln18_46, %zext_ln18_43" [digitrec.cpp:18]   --->   Operation 218 'add' 'add_ln18_51' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln18_47 = zext i4 %add_ln18_51 to i5" [digitrec.cpp:18]   --->   Operation 219 'zext' 'zext_ln18_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.54ns)   --->   "%add_ln18_52 = add i2 %zext_ln791_45, %zext_ln791_46" [digitrec.cpp:18]   --->   Operation 220 'add' 'add_ln18_52' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln18_48 = zext i2 %add_ln18_52 to i3" [digitrec.cpp:18]   --->   Operation 221 'zext' 'zext_ln18_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.54ns)   --->   "%add_ln18_53 = add i2 %zext_ln791_47, %zext_ln791_48" [digitrec.cpp:18]   --->   Operation 222 'add' 'add_ln18_53' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln18_49 = zext i2 %add_ln18_53 to i3" [digitrec.cpp:18]   --->   Operation 223 'zext' 'zext_ln18_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.54ns)   --->   "%add_ln18_54 = add i3 %zext_ln18_49, %zext_ln18_48" [digitrec.cpp:18]   --->   Operation 224 'add' 'add_ln18_54' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln18_50 = zext i3 %add_ln18_54 to i4" [digitrec.cpp:18]   --->   Operation 225 'zext' 'zext_ln18_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.54ns)   --->   "%add_ln18_55 = add i2 %zext_ln791_49, %zext_ln791_50" [digitrec.cpp:18]   --->   Operation 226 'add' 'add_ln18_55' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln18_51 = zext i2 %add_ln18_55 to i3" [digitrec.cpp:18]   --->   Operation 227 'zext' 'zext_ln18_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_56 = add i2 %zext_ln791_52, %zext_ln18_29" [digitrec.cpp:18]   --->   Operation 228 'add' 'add_ln18_56' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 229 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln18_57 = add i2 %add_ln18_56, %zext_ln791_51" [digitrec.cpp:18]   --->   Operation 229 'add' 'add_ln18_57' <Predicate = true> <Delay = 0.14> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln18_52 = zext i2 %add_ln18_57 to i3" [digitrec.cpp:18]   --->   Operation 230 'zext' 'zext_ln18_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.54ns)   --->   "%add_ln18_58 = add i3 %zext_ln18_52, %zext_ln18_51" [digitrec.cpp:18]   --->   Operation 231 'add' 'add_ln18_58' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln18_53 = zext i3 %add_ln18_58 to i4" [digitrec.cpp:18]   --->   Operation 232 'zext' 'zext_ln18_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.67ns)   --->   "%add_ln18_59 = add i4 %zext_ln18_53, %zext_ln18_50" [digitrec.cpp:18]   --->   Operation 233 'add' 'add_ln18_59' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln18_54 = zext i4 %add_ln18_59 to i5" [digitrec.cpp:18]   --->   Operation 234 'zext' 'zext_ln18_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.79ns)   --->   "%add_ln18_60 = add i5 %zext_ln18_54, %zext_ln18_47" [digitrec.cpp:18]   --->   Operation 235 'add' 'add_ln18_60' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln18_55 = zext i5 %add_ln18_60 to i6" [digitrec.cpp:18]   --->   Operation 236 'zext' 'zext_ln18_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%add_ln18_61 = add i6 %zext_ln18_55, %add_ln18_44" [digitrec.cpp:18]   --->   Operation 237 'add' 'add_ln18_61' <Predicate = true> <Delay = 0.76> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln18_56 = zext i6 %add_ln18_61 to i7" [digitrec.cpp:18]   --->   Operation 238 'zext' 'zext_ln18_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%p_Result_62 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 63)" [digitrec.cpp:18]   --->   Operation 239 'bitselect' 'p_Result_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln18_57 = zext i1 %p_Result_62 to i7" [digitrec.cpp:18]   --->   Operation 240 'zext' 'zext_ln18_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%p_Result_63 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 64)" [digitrec.cpp:18]   --->   Operation 241 'bitselect' 'p_Result_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln791_53 = zext i1 %p_Result_63 to i2" [digitrec.cpp:18]   --->   Operation 242 'zext' 'zext_ln791_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%p_Result_64 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 65)" [digitrec.cpp:18]   --->   Operation 243 'bitselect' 'p_Result_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln791_54 = zext i1 %p_Result_64 to i2" [digitrec.cpp:18]   --->   Operation 244 'zext' 'zext_ln791_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%p_Result_65 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 66)" [digitrec.cpp:18]   --->   Operation 245 'bitselect' 'p_Result_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln791_55 = zext i1 %p_Result_65 to i2" [digitrec.cpp:18]   --->   Operation 246 'zext' 'zext_ln791_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%p_Result_66 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 67)" [digitrec.cpp:18]   --->   Operation 247 'bitselect' 'p_Result_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln791_56 = zext i1 %p_Result_66 to i2" [digitrec.cpp:18]   --->   Operation 248 'zext' 'zext_ln791_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%p_Result_67 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 68)" [digitrec.cpp:18]   --->   Operation 249 'bitselect' 'p_Result_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln791_57 = zext i1 %p_Result_67 to i2" [digitrec.cpp:18]   --->   Operation 250 'zext' 'zext_ln791_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%p_Result_68 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 69)" [digitrec.cpp:18]   --->   Operation 251 'bitselect' 'p_Result_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln791_58 = zext i1 %p_Result_68 to i2" [digitrec.cpp:18]   --->   Operation 252 'zext' 'zext_ln791_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%p_Result_69 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 70)" [digitrec.cpp:18]   --->   Operation 253 'bitselect' 'p_Result_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln791_59 = zext i1 %p_Result_69 to i2" [digitrec.cpp:18]   --->   Operation 254 'zext' 'zext_ln791_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%p_Result_70 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 71)" [digitrec.cpp:18]   --->   Operation 255 'bitselect' 'p_Result_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln791_60 = zext i1 %p_Result_70 to i2" [digitrec.cpp:18]   --->   Operation 256 'zext' 'zext_ln791_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%p_Result_71 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 72)" [digitrec.cpp:18]   --->   Operation 257 'bitselect' 'p_Result_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln791_61 = zext i1 %p_Result_71 to i2" [digitrec.cpp:18]   --->   Operation 258 'zext' 'zext_ln791_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%p_Result_72 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 73)" [digitrec.cpp:18]   --->   Operation 259 'bitselect' 'p_Result_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln791_62 = zext i1 %p_Result_72 to i2" [digitrec.cpp:18]   --->   Operation 260 'zext' 'zext_ln791_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%p_Result_73 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 74)" [digitrec.cpp:18]   --->   Operation 261 'bitselect' 'p_Result_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln791_63 = zext i1 %p_Result_73 to i2" [digitrec.cpp:18]   --->   Operation 262 'zext' 'zext_ln791_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%p_Result_74 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 75)" [digitrec.cpp:18]   --->   Operation 263 'bitselect' 'p_Result_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln791_64 = zext i1 %p_Result_74 to i2" [digitrec.cpp:18]   --->   Operation 264 'zext' 'zext_ln791_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%p_Result_75 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 76)" [digitrec.cpp:18]   --->   Operation 265 'bitselect' 'p_Result_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln791_65 = zext i1 %p_Result_75 to i2" [digitrec.cpp:18]   --->   Operation 266 'zext' 'zext_ln791_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%p_Result_76 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 77)" [digitrec.cpp:18]   --->   Operation 267 'bitselect' 'p_Result_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln791_66 = zext i1 %p_Result_76 to i2" [digitrec.cpp:18]   --->   Operation 268 'zext' 'zext_ln791_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%p_Result_77 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 78)" [digitrec.cpp:18]   --->   Operation 269 'bitselect' 'p_Result_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln791_67 = zext i1 %p_Result_77 to i2" [digitrec.cpp:18]   --->   Operation 270 'zext' 'zext_ln791_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%p_Result_78 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 79)" [digitrec.cpp:18]   --->   Operation 271 'bitselect' 'p_Result_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln791_68 = zext i1 %p_Result_78 to i2" [digitrec.cpp:18]   --->   Operation 272 'zext' 'zext_ln791_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%p_Result_79 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 80)" [digitrec.cpp:18]   --->   Operation 273 'bitselect' 'p_Result_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln791_69 = zext i1 %p_Result_79 to i2" [digitrec.cpp:18]   --->   Operation 274 'zext' 'zext_ln791_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%p_Result_80 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 81)" [digitrec.cpp:18]   --->   Operation 275 'bitselect' 'p_Result_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln791_70 = zext i1 %p_Result_80 to i2" [digitrec.cpp:18]   --->   Operation 276 'zext' 'zext_ln791_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%p_Result_81 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 82)" [digitrec.cpp:18]   --->   Operation 277 'bitselect' 'p_Result_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln791_71 = zext i1 %p_Result_81 to i2" [digitrec.cpp:18]   --->   Operation 278 'zext' 'zext_ln791_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%p_Result_82 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 83)" [digitrec.cpp:18]   --->   Operation 279 'bitselect' 'p_Result_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln791_72 = zext i1 %p_Result_82 to i2" [digitrec.cpp:18]   --->   Operation 280 'zext' 'zext_ln791_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%p_Result_83 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 84)" [digitrec.cpp:18]   --->   Operation 281 'bitselect' 'p_Result_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln791_73 = zext i1 %p_Result_83 to i2" [digitrec.cpp:18]   --->   Operation 282 'zext' 'zext_ln791_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%p_Result_84 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 85)" [digitrec.cpp:18]   --->   Operation 283 'bitselect' 'p_Result_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln791_74 = zext i1 %p_Result_84 to i2" [digitrec.cpp:18]   --->   Operation 284 'zext' 'zext_ln791_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%p_Result_85 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 86)" [digitrec.cpp:18]   --->   Operation 285 'bitselect' 'p_Result_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln791_75 = zext i1 %p_Result_85 to i2" [digitrec.cpp:18]   --->   Operation 286 'zext' 'zext_ln791_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%p_Result_86 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 87)" [digitrec.cpp:18]   --->   Operation 287 'bitselect' 'p_Result_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln791_76 = zext i1 %p_Result_86 to i2" [digitrec.cpp:18]   --->   Operation 288 'zext' 'zext_ln791_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%p_Result_87 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 88)" [digitrec.cpp:18]   --->   Operation 289 'bitselect' 'p_Result_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln791_77 = zext i1 %p_Result_87 to i2" [digitrec.cpp:18]   --->   Operation 290 'zext' 'zext_ln791_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%p_Result_88 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 89)" [digitrec.cpp:18]   --->   Operation 291 'bitselect' 'p_Result_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln791_78 = zext i1 %p_Result_88 to i2" [digitrec.cpp:18]   --->   Operation 292 'zext' 'zext_ln791_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%p_Result_89 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 90)" [digitrec.cpp:18]   --->   Operation 293 'bitselect' 'p_Result_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln791_79 = zext i1 %p_Result_89 to i2" [digitrec.cpp:18]   --->   Operation 294 'zext' 'zext_ln791_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%p_Result_90 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 91)" [digitrec.cpp:18]   --->   Operation 295 'bitselect' 'p_Result_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln791_80 = zext i1 %p_Result_90 to i2" [digitrec.cpp:18]   --->   Operation 296 'zext' 'zext_ln791_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%p_Result_91 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 92)" [digitrec.cpp:18]   --->   Operation 297 'bitselect' 'p_Result_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln791_81 = zext i1 %p_Result_91 to i2" [digitrec.cpp:18]   --->   Operation 298 'zext' 'zext_ln791_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%p_Result_92 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 93)" [digitrec.cpp:18]   --->   Operation 299 'bitselect' 'p_Result_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln791_82 = zext i1 %p_Result_92 to i2" [digitrec.cpp:18]   --->   Operation 300 'zext' 'zext_ln791_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%p_Result_93 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 94)" [digitrec.cpp:18]   --->   Operation 301 'bitselect' 'p_Result_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln791_83 = zext i1 %p_Result_93 to i2" [digitrec.cpp:18]   --->   Operation 302 'zext' 'zext_ln791_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%p_Result_94 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 95)" [digitrec.cpp:18]   --->   Operation 303 'bitselect' 'p_Result_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln791_84 = zext i1 %p_Result_94 to i2" [digitrec.cpp:18]   --->   Operation 304 'zext' 'zext_ln791_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%p_Result_95 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 96)" [digitrec.cpp:18]   --->   Operation 305 'bitselect' 'p_Result_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln791_85 = zext i1 %p_Result_95 to i2" [digitrec.cpp:18]   --->   Operation 306 'zext' 'zext_ln791_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%p_Result_96 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 97)" [digitrec.cpp:18]   --->   Operation 307 'bitselect' 'p_Result_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln791_86 = zext i1 %p_Result_96 to i2" [digitrec.cpp:18]   --->   Operation 308 'zext' 'zext_ln791_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%p_Result_97 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 98)" [digitrec.cpp:18]   --->   Operation 309 'bitselect' 'p_Result_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln791_87 = zext i1 %p_Result_97 to i2" [digitrec.cpp:18]   --->   Operation 310 'zext' 'zext_ln791_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%p_Result_98 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 99)" [digitrec.cpp:18]   --->   Operation 311 'bitselect' 'p_Result_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln791_88 = zext i1 %p_Result_98 to i2" [digitrec.cpp:18]   --->   Operation 312 'zext' 'zext_ln791_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%p_Result_99 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 100)" [digitrec.cpp:18]   --->   Operation 313 'bitselect' 'p_Result_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln791_89 = zext i1 %p_Result_99 to i2" [digitrec.cpp:18]   --->   Operation 314 'zext' 'zext_ln791_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%p_Result_100 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 101)" [digitrec.cpp:18]   --->   Operation 315 'bitselect' 'p_Result_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln791_90 = zext i1 %p_Result_100 to i2" [digitrec.cpp:18]   --->   Operation 316 'zext' 'zext_ln791_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%p_Result_101 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 102)" [digitrec.cpp:18]   --->   Operation 317 'bitselect' 'p_Result_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln791_91 = zext i1 %p_Result_101 to i2" [digitrec.cpp:18]   --->   Operation 318 'zext' 'zext_ln791_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%p_Result_102 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 103)" [digitrec.cpp:18]   --->   Operation 319 'bitselect' 'p_Result_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln791_92 = zext i1 %p_Result_102 to i2" [digitrec.cpp:18]   --->   Operation 320 'zext' 'zext_ln791_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%p_Result_103 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 104)" [digitrec.cpp:18]   --->   Operation 321 'bitselect' 'p_Result_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln791_93 = zext i1 %p_Result_103 to i2" [digitrec.cpp:18]   --->   Operation 322 'zext' 'zext_ln791_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%p_Result_104 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 105)" [digitrec.cpp:18]   --->   Operation 323 'bitselect' 'p_Result_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln791_94 = zext i1 %p_Result_104 to i2" [digitrec.cpp:18]   --->   Operation 324 'zext' 'zext_ln791_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%p_Result_105 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 106)" [digitrec.cpp:18]   --->   Operation 325 'bitselect' 'p_Result_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln791_95 = zext i1 %p_Result_105 to i2" [digitrec.cpp:18]   --->   Operation 326 'zext' 'zext_ln791_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%p_Result_106 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 107)" [digitrec.cpp:18]   --->   Operation 327 'bitselect' 'p_Result_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln791_96 = zext i1 %p_Result_106 to i2" [digitrec.cpp:18]   --->   Operation 328 'zext' 'zext_ln791_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%p_Result_107 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 108)" [digitrec.cpp:18]   --->   Operation 329 'bitselect' 'p_Result_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln791_97 = zext i1 %p_Result_107 to i2" [digitrec.cpp:18]   --->   Operation 330 'zext' 'zext_ln791_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%p_Result_108 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 109)" [digitrec.cpp:18]   --->   Operation 331 'bitselect' 'p_Result_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln791_98 = zext i1 %p_Result_108 to i2" [digitrec.cpp:18]   --->   Operation 332 'zext' 'zext_ln791_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%p_Result_109 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 110)" [digitrec.cpp:18]   --->   Operation 333 'bitselect' 'p_Result_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln791_99 = zext i1 %p_Result_109 to i2" [digitrec.cpp:18]   --->   Operation 334 'zext' 'zext_ln791_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%p_Result_110 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 111)" [digitrec.cpp:18]   --->   Operation 335 'bitselect' 'p_Result_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln791_100 = zext i1 %p_Result_110 to i2" [digitrec.cpp:18]   --->   Operation 336 'zext' 'zext_ln791_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%p_Result_111 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 112)" [digitrec.cpp:18]   --->   Operation 337 'bitselect' 'p_Result_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln791_101 = zext i1 %p_Result_111 to i2" [digitrec.cpp:18]   --->   Operation 338 'zext' 'zext_ln791_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%p_Result_112 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 113)" [digitrec.cpp:18]   --->   Operation 339 'bitselect' 'p_Result_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln791_102 = zext i1 %p_Result_112 to i2" [digitrec.cpp:18]   --->   Operation 340 'zext' 'zext_ln791_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%p_Result_113 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 114)" [digitrec.cpp:18]   --->   Operation 341 'bitselect' 'p_Result_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln791_103 = zext i1 %p_Result_113 to i2" [digitrec.cpp:18]   --->   Operation 342 'zext' 'zext_ln791_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%p_Result_114 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 115)" [digitrec.cpp:18]   --->   Operation 343 'bitselect' 'p_Result_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln791_104 = zext i1 %p_Result_114 to i2" [digitrec.cpp:18]   --->   Operation 344 'zext' 'zext_ln791_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%p_Result_115 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 116)" [digitrec.cpp:18]   --->   Operation 345 'bitselect' 'p_Result_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln791_105 = zext i1 %p_Result_115 to i2" [digitrec.cpp:18]   --->   Operation 346 'zext' 'zext_ln791_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%p_Result_116 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 117)" [digitrec.cpp:18]   --->   Operation 347 'bitselect' 'p_Result_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln791_106 = zext i1 %p_Result_116 to i2" [digitrec.cpp:18]   --->   Operation 348 'zext' 'zext_ln791_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%p_Result_117 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 118)" [digitrec.cpp:18]   --->   Operation 349 'bitselect' 'p_Result_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln791_107 = zext i1 %p_Result_117 to i2" [digitrec.cpp:18]   --->   Operation 350 'zext' 'zext_ln791_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%p_Result_118 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 119)" [digitrec.cpp:18]   --->   Operation 351 'bitselect' 'p_Result_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln791_108 = zext i1 %p_Result_118 to i2" [digitrec.cpp:18]   --->   Operation 352 'zext' 'zext_ln791_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%p_Result_119 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 120)" [digitrec.cpp:18]   --->   Operation 353 'bitselect' 'p_Result_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln791_109 = zext i1 %p_Result_119 to i2" [digitrec.cpp:18]   --->   Operation 354 'zext' 'zext_ln791_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%p_Result_120 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 121)" [digitrec.cpp:18]   --->   Operation 355 'bitselect' 'p_Result_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln791_110 = zext i1 %p_Result_120 to i2" [digitrec.cpp:18]   --->   Operation 356 'zext' 'zext_ln791_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%p_Result_121 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 122)" [digitrec.cpp:18]   --->   Operation 357 'bitselect' 'p_Result_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln791_111 = zext i1 %p_Result_121 to i2" [digitrec.cpp:18]   --->   Operation 358 'zext' 'zext_ln791_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%p_Result_122 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 123)" [digitrec.cpp:18]   --->   Operation 359 'bitselect' 'p_Result_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln791_112 = zext i1 %p_Result_122 to i2" [digitrec.cpp:18]   --->   Operation 360 'zext' 'zext_ln791_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%p_Result_123 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 124)" [digitrec.cpp:18]   --->   Operation 361 'bitselect' 'p_Result_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln791_113 = zext i1 %p_Result_123 to i2" [digitrec.cpp:18]   --->   Operation 362 'zext' 'zext_ln791_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%p_Result_124 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 125)" [digitrec.cpp:18]   --->   Operation 363 'bitselect' 'p_Result_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln791_114 = zext i1 %p_Result_124 to i2" [digitrec.cpp:18]   --->   Operation 364 'zext' 'zext_ln791_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%p_Result_125 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 126)" [digitrec.cpp:18]   --->   Operation 365 'bitselect' 'p_Result_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln18_58 = zext i1 %p_Result_125 to i2" [digitrec.cpp:18]   --->   Operation 366 'zext' 'zext_ln18_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_62 = add i7 %zext_ln18_56, %zext_ln18_57" [digitrec.cpp:18]   --->   Operation 367 'add' 'add_ln18_62' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 368 [1/1] (0.54ns)   --->   "%add_ln18_63 = add i2 %zext_ln791_53, %zext_ln791_54" [digitrec.cpp:18]   --->   Operation 368 'add' 'add_ln18_63' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln18_59 = zext i2 %add_ln18_63 to i7" [digitrec.cpp:18]   --->   Operation 369 'zext' 'zext_ln18_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln18_64 = add i7 %zext_ln18_59, %add_ln18_62" [digitrec.cpp:18]   --->   Operation 370 'add' 'add_ln18_64' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 371 [1/1] (0.54ns)   --->   "%add_ln18_65 = add i2 %zext_ln791_55, %zext_ln791_56" [digitrec.cpp:18]   --->   Operation 371 'add' 'add_ln18_65' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln18_60 = zext i2 %add_ln18_65 to i3" [digitrec.cpp:18]   --->   Operation 372 'zext' 'zext_ln18_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.54ns)   --->   "%add_ln18_66 = add i2 %zext_ln791_57, %zext_ln791_58" [digitrec.cpp:18]   --->   Operation 373 'add' 'add_ln18_66' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln18_61 = zext i2 %add_ln18_66 to i3" [digitrec.cpp:18]   --->   Operation 374 'zext' 'zext_ln18_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.54ns)   --->   "%add_ln18_67 = add i3 %zext_ln18_61, %zext_ln18_60" [digitrec.cpp:18]   --->   Operation 375 'add' 'add_ln18_67' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln18_62 = zext i3 %add_ln18_67 to i7" [digitrec.cpp:18]   --->   Operation 376 'zext' 'zext_ln18_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_68 = add i7 %zext_ln18_62, %add_ln18_64" [digitrec.cpp:18]   --->   Operation 377 'add' 'add_ln18_68' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 378 [1/1] (0.54ns)   --->   "%add_ln18_69 = add i2 %zext_ln791_59, %zext_ln791_60" [digitrec.cpp:18]   --->   Operation 378 'add' 'add_ln18_69' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln18_63 = zext i2 %add_ln18_69 to i3" [digitrec.cpp:18]   --->   Operation 379 'zext' 'zext_ln18_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.54ns)   --->   "%add_ln18_70 = add i2 %zext_ln791_61, %zext_ln791_62" [digitrec.cpp:18]   --->   Operation 380 'add' 'add_ln18_70' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln18_64 = zext i2 %add_ln18_70 to i3" [digitrec.cpp:18]   --->   Operation 381 'zext' 'zext_ln18_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.54ns)   --->   "%add_ln18_71 = add i3 %zext_ln18_64, %zext_ln18_63" [digitrec.cpp:18]   --->   Operation 382 'add' 'add_ln18_71' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln18_65 = zext i3 %add_ln18_71 to i4" [digitrec.cpp:18]   --->   Operation 383 'zext' 'zext_ln18_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.54ns)   --->   "%add_ln18_72 = add i2 %zext_ln791_63, %zext_ln791_64" [digitrec.cpp:18]   --->   Operation 384 'add' 'add_ln18_72' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln18_66 = zext i2 %add_ln18_72 to i3" [digitrec.cpp:18]   --->   Operation 385 'zext' 'zext_ln18_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.54ns)   --->   "%add_ln18_73 = add i2 %zext_ln791_65, %zext_ln791_66" [digitrec.cpp:18]   --->   Operation 386 'add' 'add_ln18_73' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln18_67 = zext i2 %add_ln18_73 to i3" [digitrec.cpp:18]   --->   Operation 387 'zext' 'zext_ln18_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.54ns)   --->   "%add_ln18_74 = add i3 %zext_ln18_67, %zext_ln18_66" [digitrec.cpp:18]   --->   Operation 388 'add' 'add_ln18_74' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln18_68 = zext i3 %add_ln18_74 to i4" [digitrec.cpp:18]   --->   Operation 389 'zext' 'zext_ln18_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.67ns)   --->   "%add_ln18_75 = add i4 %zext_ln18_68, %zext_ln18_65" [digitrec.cpp:18]   --->   Operation 390 'add' 'add_ln18_75' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln18_69 = zext i4 %add_ln18_75 to i7" [digitrec.cpp:18]   --->   Operation 391 'zext' 'zext_ln18_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln18_76 = add i7 %zext_ln18_69, %add_ln18_68" [digitrec.cpp:18]   --->   Operation 392 'add' 'add_ln18_76' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 393 [1/1] (0.54ns)   --->   "%add_ln18_77 = add i2 %zext_ln791_67, %zext_ln791_68" [digitrec.cpp:18]   --->   Operation 393 'add' 'add_ln18_77' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln18_70 = zext i2 %add_ln18_77 to i3" [digitrec.cpp:18]   --->   Operation 394 'zext' 'zext_ln18_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.54ns)   --->   "%add_ln18_78 = add i2 %zext_ln791_69, %zext_ln791_70" [digitrec.cpp:18]   --->   Operation 395 'add' 'add_ln18_78' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln18_71 = zext i2 %add_ln18_78 to i3" [digitrec.cpp:18]   --->   Operation 396 'zext' 'zext_ln18_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.54ns)   --->   "%add_ln18_79 = add i3 %zext_ln18_71, %zext_ln18_70" [digitrec.cpp:18]   --->   Operation 397 'add' 'add_ln18_79' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln18_72 = zext i3 %add_ln18_79 to i4" [digitrec.cpp:18]   --->   Operation 398 'zext' 'zext_ln18_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.54ns)   --->   "%add_ln18_80 = add i2 %zext_ln791_71, %zext_ln791_72" [digitrec.cpp:18]   --->   Operation 399 'add' 'add_ln18_80' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln18_73 = zext i2 %add_ln18_80 to i3" [digitrec.cpp:18]   --->   Operation 400 'zext' 'zext_ln18_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.54ns)   --->   "%add_ln18_81 = add i2 %zext_ln791_73, %zext_ln791_74" [digitrec.cpp:18]   --->   Operation 401 'add' 'add_ln18_81' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln18_74 = zext i2 %add_ln18_81 to i3" [digitrec.cpp:18]   --->   Operation 402 'zext' 'zext_ln18_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.54ns)   --->   "%add_ln18_82 = add i3 %zext_ln18_74, %zext_ln18_73" [digitrec.cpp:18]   --->   Operation 403 'add' 'add_ln18_82' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln18_75 = zext i3 %add_ln18_82 to i4" [digitrec.cpp:18]   --->   Operation 404 'zext' 'zext_ln18_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.67ns)   --->   "%add_ln18_83 = add i4 %zext_ln18_75, %zext_ln18_72" [digitrec.cpp:18]   --->   Operation 405 'add' 'add_ln18_83' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln18_76 = zext i4 %add_ln18_83 to i5" [digitrec.cpp:18]   --->   Operation 406 'zext' 'zext_ln18_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.54ns)   --->   "%add_ln18_84 = add i2 %zext_ln791_75, %zext_ln791_76" [digitrec.cpp:18]   --->   Operation 407 'add' 'add_ln18_84' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln18_77 = zext i2 %add_ln18_84 to i3" [digitrec.cpp:18]   --->   Operation 408 'zext' 'zext_ln18_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.54ns)   --->   "%add_ln18_85 = add i2 %zext_ln791_77, %zext_ln791_78" [digitrec.cpp:18]   --->   Operation 409 'add' 'add_ln18_85' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln18_78 = zext i2 %add_ln18_85 to i3" [digitrec.cpp:18]   --->   Operation 410 'zext' 'zext_ln18_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.54ns)   --->   "%add_ln18_86 = add i3 %zext_ln18_78, %zext_ln18_77" [digitrec.cpp:18]   --->   Operation 411 'add' 'add_ln18_86' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln18_79 = zext i3 %add_ln18_86 to i4" [digitrec.cpp:18]   --->   Operation 412 'zext' 'zext_ln18_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.54ns)   --->   "%add_ln18_87 = add i2 %zext_ln791_79, %zext_ln791_80" [digitrec.cpp:18]   --->   Operation 413 'add' 'add_ln18_87' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln18_80 = zext i2 %add_ln18_87 to i3" [digitrec.cpp:18]   --->   Operation 414 'zext' 'zext_ln18_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.54ns)   --->   "%add_ln18_88 = add i2 %zext_ln791_81, %zext_ln791_82" [digitrec.cpp:18]   --->   Operation 415 'add' 'add_ln18_88' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln18_81 = zext i2 %add_ln18_88 to i3" [digitrec.cpp:18]   --->   Operation 416 'zext' 'zext_ln18_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.54ns)   --->   "%add_ln18_89 = add i3 %zext_ln18_81, %zext_ln18_80" [digitrec.cpp:18]   --->   Operation 417 'add' 'add_ln18_89' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln18_82 = zext i3 %add_ln18_89 to i4" [digitrec.cpp:18]   --->   Operation 418 'zext' 'zext_ln18_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.67ns)   --->   "%add_ln18_90 = add i4 %zext_ln18_82, %zext_ln18_79" [digitrec.cpp:18]   --->   Operation 419 'add' 'add_ln18_90' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln18_83 = zext i4 %add_ln18_90 to i5" [digitrec.cpp:18]   --->   Operation 420 'zext' 'zext_ln18_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.79ns)   --->   "%add_ln18_91 = add i5 %zext_ln18_83, %zext_ln18_76" [digitrec.cpp:18]   --->   Operation 421 'add' 'add_ln18_91' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln18_84 = zext i5 %add_ln18_91 to i7" [digitrec.cpp:18]   --->   Operation 422 'zext' 'zext_ln18_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_92 = add i7 %zext_ln18_84, %add_ln18_76" [digitrec.cpp:18]   --->   Operation 423 'add' 'add_ln18_92' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 424 [1/1] (0.54ns)   --->   "%add_ln18_93 = add i2 %zext_ln791_83, %zext_ln791_84" [digitrec.cpp:18]   --->   Operation 424 'add' 'add_ln18_93' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln18_85 = zext i2 %add_ln18_93 to i3" [digitrec.cpp:18]   --->   Operation 425 'zext' 'zext_ln18_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.54ns)   --->   "%add_ln18_94 = add i2 %zext_ln791_85, %zext_ln791_86" [digitrec.cpp:18]   --->   Operation 426 'add' 'add_ln18_94' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln18_86 = zext i2 %add_ln18_94 to i3" [digitrec.cpp:18]   --->   Operation 427 'zext' 'zext_ln18_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.54ns)   --->   "%add_ln18_95 = add i3 %zext_ln18_86, %zext_ln18_85" [digitrec.cpp:18]   --->   Operation 428 'add' 'add_ln18_95' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln18_87 = zext i3 %add_ln18_95 to i4" [digitrec.cpp:18]   --->   Operation 429 'zext' 'zext_ln18_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.54ns)   --->   "%add_ln18_96 = add i2 %zext_ln791_87, %zext_ln791_88" [digitrec.cpp:18]   --->   Operation 430 'add' 'add_ln18_96' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln18_88 = zext i2 %add_ln18_96 to i3" [digitrec.cpp:18]   --->   Operation 431 'zext' 'zext_ln18_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.54ns)   --->   "%add_ln18_97 = add i2 %zext_ln791_89, %zext_ln791_90" [digitrec.cpp:18]   --->   Operation 432 'add' 'add_ln18_97' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln18_89 = zext i2 %add_ln18_97 to i3" [digitrec.cpp:18]   --->   Operation 433 'zext' 'zext_ln18_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.54ns)   --->   "%add_ln18_98 = add i3 %zext_ln18_89, %zext_ln18_88" [digitrec.cpp:18]   --->   Operation 434 'add' 'add_ln18_98' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln18_90 = zext i3 %add_ln18_98 to i4" [digitrec.cpp:18]   --->   Operation 435 'zext' 'zext_ln18_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.67ns)   --->   "%add_ln18_99 = add i4 %zext_ln18_90, %zext_ln18_87" [digitrec.cpp:18]   --->   Operation 436 'add' 'add_ln18_99' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln18_91 = zext i4 %add_ln18_99 to i5" [digitrec.cpp:18]   --->   Operation 437 'zext' 'zext_ln18_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.54ns)   --->   "%add_ln18_100 = add i2 %zext_ln791_91, %zext_ln791_92" [digitrec.cpp:18]   --->   Operation 438 'add' 'add_ln18_100' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln18_92 = zext i2 %add_ln18_100 to i3" [digitrec.cpp:18]   --->   Operation 439 'zext' 'zext_ln18_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.54ns)   --->   "%add_ln18_101 = add i2 %zext_ln791_93, %zext_ln791_94" [digitrec.cpp:18]   --->   Operation 440 'add' 'add_ln18_101' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln18_93 = zext i2 %add_ln18_101 to i3" [digitrec.cpp:18]   --->   Operation 441 'zext' 'zext_ln18_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.54ns)   --->   "%add_ln18_102 = add i3 %zext_ln18_93, %zext_ln18_92" [digitrec.cpp:18]   --->   Operation 442 'add' 'add_ln18_102' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln18_94 = zext i3 %add_ln18_102 to i4" [digitrec.cpp:18]   --->   Operation 443 'zext' 'zext_ln18_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.54ns)   --->   "%add_ln18_103 = add i2 %zext_ln791_95, %zext_ln791_96" [digitrec.cpp:18]   --->   Operation 444 'add' 'add_ln18_103' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln18_95 = zext i2 %add_ln18_103 to i3" [digitrec.cpp:18]   --->   Operation 445 'zext' 'zext_ln18_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.54ns)   --->   "%add_ln18_104 = add i2 %zext_ln791_97, %zext_ln791_98" [digitrec.cpp:18]   --->   Operation 446 'add' 'add_ln18_104' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln18_96 = zext i2 %add_ln18_104 to i3" [digitrec.cpp:18]   --->   Operation 447 'zext' 'zext_ln18_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.54ns)   --->   "%add_ln18_105 = add i3 %zext_ln18_96, %zext_ln18_95" [digitrec.cpp:18]   --->   Operation 448 'add' 'add_ln18_105' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln18_97 = zext i3 %add_ln18_105 to i4" [digitrec.cpp:18]   --->   Operation 449 'zext' 'zext_ln18_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.67ns)   --->   "%add_ln18_106 = add i4 %zext_ln18_97, %zext_ln18_94" [digitrec.cpp:18]   --->   Operation 450 'add' 'add_ln18_106' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln18_98 = zext i4 %add_ln18_106 to i5" [digitrec.cpp:18]   --->   Operation 451 'zext' 'zext_ln18_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.79ns)   --->   "%add_ln18_107 = add i5 %zext_ln18_98, %zext_ln18_91" [digitrec.cpp:18]   --->   Operation 452 'add' 'add_ln18_107' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln18_99 = zext i5 %add_ln18_107 to i6" [digitrec.cpp:18]   --->   Operation 453 'zext' 'zext_ln18_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.54ns)   --->   "%add_ln18_108 = add i2 %zext_ln791_99, %zext_ln791_100" [digitrec.cpp:18]   --->   Operation 454 'add' 'add_ln18_108' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln18_100 = zext i2 %add_ln18_108 to i3" [digitrec.cpp:18]   --->   Operation 455 'zext' 'zext_ln18_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.54ns)   --->   "%add_ln18_109 = add i2 %zext_ln791_101, %zext_ln791_102" [digitrec.cpp:18]   --->   Operation 456 'add' 'add_ln18_109' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln18_101 = zext i2 %add_ln18_109 to i3" [digitrec.cpp:18]   --->   Operation 457 'zext' 'zext_ln18_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.54ns)   --->   "%add_ln18_110 = add i3 %zext_ln18_101, %zext_ln18_100" [digitrec.cpp:18]   --->   Operation 458 'add' 'add_ln18_110' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln18_102 = zext i3 %add_ln18_110 to i4" [digitrec.cpp:18]   --->   Operation 459 'zext' 'zext_ln18_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.54ns)   --->   "%add_ln18_111 = add i2 %zext_ln791_103, %zext_ln791_104" [digitrec.cpp:18]   --->   Operation 460 'add' 'add_ln18_111' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln18_103 = zext i2 %add_ln18_111 to i3" [digitrec.cpp:18]   --->   Operation 461 'zext' 'zext_ln18_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.54ns)   --->   "%add_ln18_112 = add i2 %zext_ln791_105, %zext_ln791_106" [digitrec.cpp:18]   --->   Operation 462 'add' 'add_ln18_112' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln18_104 = zext i2 %add_ln18_112 to i3" [digitrec.cpp:18]   --->   Operation 463 'zext' 'zext_ln18_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.54ns)   --->   "%add_ln18_113 = add i3 %zext_ln18_104, %zext_ln18_103" [digitrec.cpp:18]   --->   Operation 464 'add' 'add_ln18_113' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln18_105 = zext i3 %add_ln18_113 to i4" [digitrec.cpp:18]   --->   Operation 465 'zext' 'zext_ln18_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.67ns)   --->   "%add_ln18_114 = add i4 %zext_ln18_105, %zext_ln18_102" [digitrec.cpp:18]   --->   Operation 466 'add' 'add_ln18_114' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln18_106 = zext i4 %add_ln18_114 to i5" [digitrec.cpp:18]   --->   Operation 467 'zext' 'zext_ln18_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.54ns)   --->   "%add_ln18_115 = add i2 %zext_ln791_107, %zext_ln791_108" [digitrec.cpp:18]   --->   Operation 468 'add' 'add_ln18_115' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln18_107 = zext i2 %add_ln18_115 to i3" [digitrec.cpp:18]   --->   Operation 469 'zext' 'zext_ln18_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.54ns)   --->   "%add_ln18_116 = add i2 %zext_ln791_109, %zext_ln791_110" [digitrec.cpp:18]   --->   Operation 470 'add' 'add_ln18_116' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln18_108 = zext i2 %add_ln18_116 to i3" [digitrec.cpp:18]   --->   Operation 471 'zext' 'zext_ln18_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.54ns)   --->   "%add_ln18_117 = add i3 %zext_ln18_108, %zext_ln18_107" [digitrec.cpp:18]   --->   Operation 472 'add' 'add_ln18_117' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln18_109 = zext i3 %add_ln18_117 to i4" [digitrec.cpp:18]   --->   Operation 473 'zext' 'zext_ln18_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.54ns)   --->   "%add_ln18_118 = add i2 %zext_ln791_111, %zext_ln791_112" [digitrec.cpp:18]   --->   Operation 474 'add' 'add_ln18_118' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln18_110 = zext i2 %add_ln18_118 to i3" [digitrec.cpp:18]   --->   Operation 475 'zext' 'zext_ln18_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_119 = add i2 %zext_ln791_114, %zext_ln18_58" [digitrec.cpp:18]   --->   Operation 476 'add' 'add_ln18_119' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 477 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln18_120 = add i2 %add_ln18_119, %zext_ln791_113" [digitrec.cpp:18]   --->   Operation 477 'add' 'add_ln18_120' <Predicate = true> <Delay = 0.14> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln18_111 = zext i2 %add_ln18_120 to i3" [digitrec.cpp:18]   --->   Operation 478 'zext' 'zext_ln18_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.54ns)   --->   "%add_ln18_121 = add i3 %zext_ln18_111, %zext_ln18_110" [digitrec.cpp:18]   --->   Operation 479 'add' 'add_ln18_121' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln18_112 = zext i3 %add_ln18_121 to i4" [digitrec.cpp:18]   --->   Operation 480 'zext' 'zext_ln18_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.67ns)   --->   "%add_ln18_122 = add i4 %zext_ln18_112, %zext_ln18_109" [digitrec.cpp:18]   --->   Operation 481 'add' 'add_ln18_122' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln18_113 = zext i4 %add_ln18_122 to i5" [digitrec.cpp:18]   --->   Operation 482 'zext' 'zext_ln18_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.79ns)   --->   "%add_ln18_123 = add i5 %zext_ln18_113, %zext_ln18_106" [digitrec.cpp:18]   --->   Operation 483 'add' 'add_ln18_123' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln18_114 = zext i5 %add_ln18_123 to i6" [digitrec.cpp:18]   --->   Operation 484 'zext' 'zext_ln18_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.78ns)   --->   "%add_ln18_124 = add i6 %zext_ln18_114, %zext_ln18_99" [digitrec.cpp:18]   --->   Operation 485 'add' 'add_ln18_124' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln18_115 = zext i6 %add_ln18_124 to i7" [digitrec.cpp:18]   --->   Operation 486 'zext' 'zext_ln18_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln18_125 = add i7 %zext_ln18_115, %add_ln18_92" [digitrec.cpp:18]   --->   Operation 487 'add' 'add_ln18_125' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%p_Result_126 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 127)" [digitrec.cpp:18]   --->   Operation 488 'bitselect' 'p_Result_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%p_Result_127 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 128)" [digitrec.cpp:18]   --->   Operation 489 'bitselect' 'p_Result_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%p_Result_128 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 129)" [digitrec.cpp:18]   --->   Operation 490 'bitselect' 'p_Result_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%p_Result_129 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 130)" [digitrec.cpp:18]   --->   Operation 491 'bitselect' 'p_Result_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln791_117 = zext i1 %p_Result_129 to i2" [digitrec.cpp:18]   --->   Operation 492 'zext' 'zext_ln791_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%p_Result_130 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 131)" [digitrec.cpp:18]   --->   Operation 493 'bitselect' 'p_Result_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln791_118 = zext i1 %p_Result_130 to i2" [digitrec.cpp:18]   --->   Operation 494 'zext' 'zext_ln791_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%p_Result_131 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 132)" [digitrec.cpp:18]   --->   Operation 495 'bitselect' 'p_Result_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln791_119 = zext i1 %p_Result_131 to i2" [digitrec.cpp:18]   --->   Operation 496 'zext' 'zext_ln791_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%p_Result_132 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 133)" [digitrec.cpp:18]   --->   Operation 497 'bitselect' 'p_Result_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln791_120 = zext i1 %p_Result_132 to i2" [digitrec.cpp:18]   --->   Operation 498 'zext' 'zext_ln791_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%p_Result_133 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 134)" [digitrec.cpp:18]   --->   Operation 499 'bitselect' 'p_Result_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln791_121 = zext i1 %p_Result_133 to i2" [digitrec.cpp:18]   --->   Operation 500 'zext' 'zext_ln791_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%p_Result_134 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 135)" [digitrec.cpp:18]   --->   Operation 501 'bitselect' 'p_Result_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln791_122 = zext i1 %p_Result_134 to i2" [digitrec.cpp:18]   --->   Operation 502 'zext' 'zext_ln791_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%p_Result_135 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 136)" [digitrec.cpp:18]   --->   Operation 503 'bitselect' 'p_Result_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln791_123 = zext i1 %p_Result_135 to i2" [digitrec.cpp:18]   --->   Operation 504 'zext' 'zext_ln791_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%p_Result_136 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 137)" [digitrec.cpp:18]   --->   Operation 505 'bitselect' 'p_Result_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln791_124 = zext i1 %p_Result_136 to i2" [digitrec.cpp:18]   --->   Operation 506 'zext' 'zext_ln791_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%p_Result_137 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 138)" [digitrec.cpp:18]   --->   Operation 507 'bitselect' 'p_Result_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln791_125 = zext i1 %p_Result_137 to i2" [digitrec.cpp:18]   --->   Operation 508 'zext' 'zext_ln791_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%p_Result_138 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 139)" [digitrec.cpp:18]   --->   Operation 509 'bitselect' 'p_Result_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln791_126 = zext i1 %p_Result_138 to i2" [digitrec.cpp:18]   --->   Operation 510 'zext' 'zext_ln791_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%p_Result_139 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 140)" [digitrec.cpp:18]   --->   Operation 511 'bitselect' 'p_Result_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln791_127 = zext i1 %p_Result_139 to i2" [digitrec.cpp:18]   --->   Operation 512 'zext' 'zext_ln791_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%p_Result_140 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 141)" [digitrec.cpp:18]   --->   Operation 513 'bitselect' 'p_Result_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln791_128 = zext i1 %p_Result_140 to i2" [digitrec.cpp:18]   --->   Operation 514 'zext' 'zext_ln791_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%p_Result_141 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 142)" [digitrec.cpp:18]   --->   Operation 515 'bitselect' 'p_Result_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln791_129 = zext i1 %p_Result_141 to i2" [digitrec.cpp:18]   --->   Operation 516 'zext' 'zext_ln791_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%p_Result_142 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 143)" [digitrec.cpp:18]   --->   Operation 517 'bitselect' 'p_Result_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln791_130 = zext i1 %p_Result_142 to i2" [digitrec.cpp:18]   --->   Operation 518 'zext' 'zext_ln791_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%p_Result_143 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 144)" [digitrec.cpp:18]   --->   Operation 519 'bitselect' 'p_Result_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln791_131 = zext i1 %p_Result_143 to i2" [digitrec.cpp:18]   --->   Operation 520 'zext' 'zext_ln791_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%p_Result_144 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 145)" [digitrec.cpp:18]   --->   Operation 521 'bitselect' 'p_Result_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln791_132 = zext i1 %p_Result_144 to i2" [digitrec.cpp:18]   --->   Operation 522 'zext' 'zext_ln791_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%p_Result_145 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 146)" [digitrec.cpp:18]   --->   Operation 523 'bitselect' 'p_Result_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln791_133 = zext i1 %p_Result_145 to i2" [digitrec.cpp:18]   --->   Operation 524 'zext' 'zext_ln791_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%p_Result_146 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 147)" [digitrec.cpp:18]   --->   Operation 525 'bitselect' 'p_Result_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln791_134 = zext i1 %p_Result_146 to i2" [digitrec.cpp:18]   --->   Operation 526 'zext' 'zext_ln791_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%p_Result_147 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 148)" [digitrec.cpp:18]   --->   Operation 527 'bitselect' 'p_Result_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln791_135 = zext i1 %p_Result_147 to i2" [digitrec.cpp:18]   --->   Operation 528 'zext' 'zext_ln791_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%p_Result_148 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 149)" [digitrec.cpp:18]   --->   Operation 529 'bitselect' 'p_Result_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln791_136 = zext i1 %p_Result_148 to i2" [digitrec.cpp:18]   --->   Operation 530 'zext' 'zext_ln791_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%p_Result_149 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 150)" [digitrec.cpp:18]   --->   Operation 531 'bitselect' 'p_Result_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln791_137 = zext i1 %p_Result_149 to i2" [digitrec.cpp:18]   --->   Operation 532 'zext' 'zext_ln791_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%p_Result_150 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 151)" [digitrec.cpp:18]   --->   Operation 533 'bitselect' 'p_Result_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln791_138 = zext i1 %p_Result_150 to i2" [digitrec.cpp:18]   --->   Operation 534 'zext' 'zext_ln791_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%p_Result_151 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 152)" [digitrec.cpp:18]   --->   Operation 535 'bitselect' 'p_Result_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln791_139 = zext i1 %p_Result_151 to i2" [digitrec.cpp:18]   --->   Operation 536 'zext' 'zext_ln791_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%p_Result_152 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 153)" [digitrec.cpp:18]   --->   Operation 537 'bitselect' 'p_Result_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln791_140 = zext i1 %p_Result_152 to i2" [digitrec.cpp:18]   --->   Operation 538 'zext' 'zext_ln791_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%p_Result_153 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 154)" [digitrec.cpp:18]   --->   Operation 539 'bitselect' 'p_Result_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln791_141 = zext i1 %p_Result_153 to i2" [digitrec.cpp:18]   --->   Operation 540 'zext' 'zext_ln791_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%p_Result_154 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 155)" [digitrec.cpp:18]   --->   Operation 541 'bitselect' 'p_Result_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln791_142 = zext i1 %p_Result_154 to i2" [digitrec.cpp:18]   --->   Operation 542 'zext' 'zext_ln791_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%p_Result_155 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 156)" [digitrec.cpp:18]   --->   Operation 543 'bitselect' 'p_Result_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln791_143 = zext i1 %p_Result_155 to i2" [digitrec.cpp:18]   --->   Operation 544 'zext' 'zext_ln791_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%p_Result_156 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 157)" [digitrec.cpp:18]   --->   Operation 545 'bitselect' 'p_Result_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln791_144 = zext i1 %p_Result_156 to i2" [digitrec.cpp:18]   --->   Operation 546 'zext' 'zext_ln791_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%p_Result_157 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 158)" [digitrec.cpp:18]   --->   Operation 547 'bitselect' 'p_Result_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln791_145 = zext i1 %p_Result_157 to i2" [digitrec.cpp:18]   --->   Operation 548 'zext' 'zext_ln791_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%p_Result_158 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 159)" [digitrec.cpp:18]   --->   Operation 549 'bitselect' 'p_Result_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln791_146 = zext i1 %p_Result_158 to i2" [digitrec.cpp:18]   --->   Operation 550 'zext' 'zext_ln791_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%p_Result_159 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 160)" [digitrec.cpp:18]   --->   Operation 551 'bitselect' 'p_Result_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln791_147 = zext i1 %p_Result_159 to i2" [digitrec.cpp:18]   --->   Operation 552 'zext' 'zext_ln791_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%p_Result_160 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 161)" [digitrec.cpp:18]   --->   Operation 553 'bitselect' 'p_Result_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln791_148 = zext i1 %p_Result_160 to i2" [digitrec.cpp:18]   --->   Operation 554 'zext' 'zext_ln791_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%p_Result_161 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 162)" [digitrec.cpp:18]   --->   Operation 555 'bitselect' 'p_Result_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln791_149 = zext i1 %p_Result_161 to i2" [digitrec.cpp:18]   --->   Operation 556 'zext' 'zext_ln791_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%p_Result_162 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 163)" [digitrec.cpp:18]   --->   Operation 557 'bitselect' 'p_Result_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln791_150 = zext i1 %p_Result_162 to i2" [digitrec.cpp:18]   --->   Operation 558 'zext' 'zext_ln791_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%p_Result_163 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 164)" [digitrec.cpp:18]   --->   Operation 559 'bitselect' 'p_Result_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln791_151 = zext i1 %p_Result_163 to i2" [digitrec.cpp:18]   --->   Operation 560 'zext' 'zext_ln791_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%p_Result_164 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 165)" [digitrec.cpp:18]   --->   Operation 561 'bitselect' 'p_Result_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln791_152 = zext i1 %p_Result_164 to i2" [digitrec.cpp:18]   --->   Operation 562 'zext' 'zext_ln791_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%p_Result_165 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 166)" [digitrec.cpp:18]   --->   Operation 563 'bitselect' 'p_Result_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln791_153 = zext i1 %p_Result_165 to i2" [digitrec.cpp:18]   --->   Operation 564 'zext' 'zext_ln791_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%p_Result_166 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 167)" [digitrec.cpp:18]   --->   Operation 565 'bitselect' 'p_Result_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln791_154 = zext i1 %p_Result_166 to i2" [digitrec.cpp:18]   --->   Operation 566 'zext' 'zext_ln791_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%p_Result_167 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 168)" [digitrec.cpp:18]   --->   Operation 567 'bitselect' 'p_Result_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln791_155 = zext i1 %p_Result_167 to i2" [digitrec.cpp:18]   --->   Operation 568 'zext' 'zext_ln791_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%p_Result_168 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 169)" [digitrec.cpp:18]   --->   Operation 569 'bitselect' 'p_Result_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln791_156 = zext i1 %p_Result_168 to i2" [digitrec.cpp:18]   --->   Operation 570 'zext' 'zext_ln791_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%p_Result_169 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 170)" [digitrec.cpp:18]   --->   Operation 571 'bitselect' 'p_Result_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln791_157 = zext i1 %p_Result_169 to i2" [digitrec.cpp:18]   --->   Operation 572 'zext' 'zext_ln791_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%p_Result_170 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 171)" [digitrec.cpp:18]   --->   Operation 573 'bitselect' 'p_Result_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln791_158 = zext i1 %p_Result_170 to i2" [digitrec.cpp:18]   --->   Operation 574 'zext' 'zext_ln791_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%p_Result_171 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 172)" [digitrec.cpp:18]   --->   Operation 575 'bitselect' 'p_Result_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln791_159 = zext i1 %p_Result_171 to i2" [digitrec.cpp:18]   --->   Operation 576 'zext' 'zext_ln791_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%p_Result_172 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 173)" [digitrec.cpp:18]   --->   Operation 577 'bitselect' 'p_Result_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln791_160 = zext i1 %p_Result_172 to i2" [digitrec.cpp:18]   --->   Operation 578 'zext' 'zext_ln791_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%p_Result_173 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 174)" [digitrec.cpp:18]   --->   Operation 579 'bitselect' 'p_Result_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln791_161 = zext i1 %p_Result_173 to i2" [digitrec.cpp:18]   --->   Operation 580 'zext' 'zext_ln791_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%p_Result_174 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 175)" [digitrec.cpp:18]   --->   Operation 581 'bitselect' 'p_Result_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln791_162 = zext i1 %p_Result_174 to i2" [digitrec.cpp:18]   --->   Operation 582 'zext' 'zext_ln791_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%p_Result_175 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 176)" [digitrec.cpp:18]   --->   Operation 583 'bitselect' 'p_Result_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln791_163 = zext i1 %p_Result_175 to i2" [digitrec.cpp:18]   --->   Operation 584 'zext' 'zext_ln791_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%p_Result_176 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 177)" [digitrec.cpp:18]   --->   Operation 585 'bitselect' 'p_Result_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln791_164 = zext i1 %p_Result_176 to i2" [digitrec.cpp:18]   --->   Operation 586 'zext' 'zext_ln791_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%p_Result_177 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 178)" [digitrec.cpp:18]   --->   Operation 587 'bitselect' 'p_Result_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln791_165 = zext i1 %p_Result_177 to i2" [digitrec.cpp:18]   --->   Operation 588 'zext' 'zext_ln791_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%p_Result_178 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 179)" [digitrec.cpp:18]   --->   Operation 589 'bitselect' 'p_Result_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln791_166 = zext i1 %p_Result_178 to i2" [digitrec.cpp:18]   --->   Operation 590 'zext' 'zext_ln791_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%p_Result_179 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 180)" [digitrec.cpp:18]   --->   Operation 591 'bitselect' 'p_Result_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln791_167 = zext i1 %p_Result_179 to i2" [digitrec.cpp:18]   --->   Operation 592 'zext' 'zext_ln791_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%p_Result_180 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 181)" [digitrec.cpp:18]   --->   Operation 593 'bitselect' 'p_Result_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln791_168 = zext i1 %p_Result_180 to i2" [digitrec.cpp:18]   --->   Operation 594 'zext' 'zext_ln791_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%p_Result_181 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 182)" [digitrec.cpp:18]   --->   Operation 595 'bitselect' 'p_Result_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln791_169 = zext i1 %p_Result_181 to i2" [digitrec.cpp:18]   --->   Operation 596 'zext' 'zext_ln791_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%p_Result_182 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 183)" [digitrec.cpp:18]   --->   Operation 597 'bitselect' 'p_Result_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln791_170 = zext i1 %p_Result_182 to i2" [digitrec.cpp:18]   --->   Operation 598 'zext' 'zext_ln791_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%p_Result_183 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 184)" [digitrec.cpp:18]   --->   Operation 599 'bitselect' 'p_Result_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln791_171 = zext i1 %p_Result_183 to i2" [digitrec.cpp:18]   --->   Operation 600 'zext' 'zext_ln791_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%p_Result_184 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 185)" [digitrec.cpp:18]   --->   Operation 601 'bitselect' 'p_Result_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln791_172 = zext i1 %p_Result_184 to i2" [digitrec.cpp:18]   --->   Operation 602 'zext' 'zext_ln791_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%p_Result_185 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 186)" [digitrec.cpp:18]   --->   Operation 603 'bitselect' 'p_Result_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln791_173 = zext i1 %p_Result_185 to i2" [digitrec.cpp:18]   --->   Operation 604 'zext' 'zext_ln791_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%p_Result_186 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 187)" [digitrec.cpp:18]   --->   Operation 605 'bitselect' 'p_Result_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln791_174 = zext i1 %p_Result_186 to i2" [digitrec.cpp:18]   --->   Operation 606 'zext' 'zext_ln791_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%p_Result_187 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 188)" [digitrec.cpp:18]   --->   Operation 607 'bitselect' 'p_Result_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln791_175 = zext i1 %p_Result_187 to i2" [digitrec.cpp:18]   --->   Operation 608 'zext' 'zext_ln791_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%p_Result_188 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 189)" [digitrec.cpp:18]   --->   Operation 609 'bitselect' 'p_Result_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln791_176 = zext i1 %p_Result_188 to i2" [digitrec.cpp:18]   --->   Operation 610 'zext' 'zext_ln791_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%p_Result_189 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 190)" [digitrec.cpp:18]   --->   Operation 611 'bitselect' 'p_Result_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln791_177 = zext i1 %p_Result_189 to i2" [digitrec.cpp:18]   --->   Operation 612 'zext' 'zext_ln791_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%p_Result_190 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 191)" [digitrec.cpp:18]   --->   Operation 613 'bitselect' 'p_Result_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln791_178 = zext i1 %p_Result_190 to i2" [digitrec.cpp:18]   --->   Operation 614 'zext' 'zext_ln791_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%p_Result_191 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 192)" [digitrec.cpp:18]   --->   Operation 615 'bitselect' 'p_Result_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln791_179 = zext i1 %p_Result_191 to i2" [digitrec.cpp:18]   --->   Operation 616 'zext' 'zext_ln791_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%p_Result_192 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 193)" [digitrec.cpp:18]   --->   Operation 617 'bitselect' 'p_Result_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln791_180 = zext i1 %p_Result_192 to i2" [digitrec.cpp:18]   --->   Operation 618 'zext' 'zext_ln791_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%p_Result_193 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 194)" [digitrec.cpp:18]   --->   Operation 619 'bitselect' 'p_Result_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln791_181 = zext i1 %p_Result_193 to i2" [digitrec.cpp:18]   --->   Operation 620 'zext' 'zext_ln791_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%p_Result_194 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 195)" [digitrec.cpp:18]   --->   Operation 621 'bitselect' 'p_Result_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln791_182 = zext i1 %p_Result_194 to i2" [digitrec.cpp:18]   --->   Operation 622 'zext' 'zext_ln791_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%p_Result_195 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 196)" [digitrec.cpp:18]   --->   Operation 623 'bitselect' 'p_Result_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln791_183 = zext i1 %p_Result_195 to i2" [digitrec.cpp:18]   --->   Operation 624 'zext' 'zext_ln791_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%p_Result_196 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 197)" [digitrec.cpp:18]   --->   Operation 625 'bitselect' 'p_Result_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln791_184 = zext i1 %p_Result_196 to i2" [digitrec.cpp:18]   --->   Operation 626 'zext' 'zext_ln791_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%p_Result_197 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 198)" [digitrec.cpp:18]   --->   Operation 627 'bitselect' 'p_Result_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln791_185 = zext i1 %p_Result_197 to i2" [digitrec.cpp:18]   --->   Operation 628 'zext' 'zext_ln791_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%p_Result_198 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 199)" [digitrec.cpp:18]   --->   Operation 629 'bitselect' 'p_Result_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln791_186 = zext i1 %p_Result_198 to i2" [digitrec.cpp:18]   --->   Operation 630 'zext' 'zext_ln791_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%p_Result_199 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 200)" [digitrec.cpp:18]   --->   Operation 631 'bitselect' 'p_Result_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln791_187 = zext i1 %p_Result_199 to i2" [digitrec.cpp:18]   --->   Operation 632 'zext' 'zext_ln791_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%p_Result_200 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 201)" [digitrec.cpp:18]   --->   Operation 633 'bitselect' 'p_Result_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln791_188 = zext i1 %p_Result_200 to i2" [digitrec.cpp:18]   --->   Operation 634 'zext' 'zext_ln791_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%p_Result_201 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 202)" [digitrec.cpp:18]   --->   Operation 635 'bitselect' 'p_Result_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln791_189 = zext i1 %p_Result_201 to i2" [digitrec.cpp:18]   --->   Operation 636 'zext' 'zext_ln791_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (0.00ns)   --->   "%p_Result_202 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 203)" [digitrec.cpp:18]   --->   Operation 637 'bitselect' 'p_Result_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln791_190 = zext i1 %p_Result_202 to i2" [digitrec.cpp:18]   --->   Operation 638 'zext' 'zext_ln791_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%p_Result_203 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 204)" [digitrec.cpp:18]   --->   Operation 639 'bitselect' 'p_Result_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln791_191 = zext i1 %p_Result_203 to i2" [digitrec.cpp:18]   --->   Operation 640 'zext' 'zext_ln791_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%p_Result_204 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 205)" [digitrec.cpp:18]   --->   Operation 641 'bitselect' 'p_Result_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln791_192 = zext i1 %p_Result_204 to i2" [digitrec.cpp:18]   --->   Operation 642 'zext' 'zext_ln791_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%p_Result_205 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 206)" [digitrec.cpp:18]   --->   Operation 643 'bitselect' 'p_Result_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln791_193 = zext i1 %p_Result_205 to i2" [digitrec.cpp:18]   --->   Operation 644 'zext' 'zext_ln791_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%p_Result_206 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 207)" [digitrec.cpp:18]   --->   Operation 645 'bitselect' 'p_Result_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln791_194 = zext i1 %p_Result_206 to i2" [digitrec.cpp:18]   --->   Operation 646 'zext' 'zext_ln791_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%p_Result_207 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 208)" [digitrec.cpp:18]   --->   Operation 647 'bitselect' 'p_Result_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln791_195 = zext i1 %p_Result_207 to i2" [digitrec.cpp:18]   --->   Operation 648 'zext' 'zext_ln791_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%p_Result_208 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 209)" [digitrec.cpp:18]   --->   Operation 649 'bitselect' 'p_Result_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln791_196 = zext i1 %p_Result_208 to i2" [digitrec.cpp:18]   --->   Operation 650 'zext' 'zext_ln791_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%p_Result_209 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 210)" [digitrec.cpp:18]   --->   Operation 651 'bitselect' 'p_Result_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln791_197 = zext i1 %p_Result_209 to i2" [digitrec.cpp:18]   --->   Operation 652 'zext' 'zext_ln791_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%p_Result_210 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 211)" [digitrec.cpp:18]   --->   Operation 653 'bitselect' 'p_Result_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln791_198 = zext i1 %p_Result_210 to i2" [digitrec.cpp:18]   --->   Operation 654 'zext' 'zext_ln791_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%p_Result_211 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 212)" [digitrec.cpp:18]   --->   Operation 655 'bitselect' 'p_Result_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln791_199 = zext i1 %p_Result_211 to i2" [digitrec.cpp:18]   --->   Operation 656 'zext' 'zext_ln791_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%p_Result_212 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 213)" [digitrec.cpp:18]   --->   Operation 657 'bitselect' 'p_Result_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln791_200 = zext i1 %p_Result_212 to i2" [digitrec.cpp:18]   --->   Operation 658 'zext' 'zext_ln791_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%p_Result_213 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 214)" [digitrec.cpp:18]   --->   Operation 659 'bitselect' 'p_Result_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln791_201 = zext i1 %p_Result_213 to i2" [digitrec.cpp:18]   --->   Operation 660 'zext' 'zext_ln791_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%p_Result_214 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 215)" [digitrec.cpp:18]   --->   Operation 661 'bitselect' 'p_Result_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln791_202 = zext i1 %p_Result_214 to i2" [digitrec.cpp:18]   --->   Operation 662 'zext' 'zext_ln791_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%p_Result_215 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 216)" [digitrec.cpp:18]   --->   Operation 663 'bitselect' 'p_Result_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln791_203 = zext i1 %p_Result_215 to i2" [digitrec.cpp:18]   --->   Operation 664 'zext' 'zext_ln791_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.00ns)   --->   "%p_Result_216 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 217)" [digitrec.cpp:18]   --->   Operation 665 'bitselect' 'p_Result_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln791_204 = zext i1 %p_Result_216 to i2" [digitrec.cpp:18]   --->   Operation 666 'zext' 'zext_ln791_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.00ns)   --->   "%p_Result_217 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 218)" [digitrec.cpp:18]   --->   Operation 667 'bitselect' 'p_Result_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln791_205 = zext i1 %p_Result_217 to i2" [digitrec.cpp:18]   --->   Operation 668 'zext' 'zext_ln791_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "%p_Result_218 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 219)" [digitrec.cpp:18]   --->   Operation 669 'bitselect' 'p_Result_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln791_206 = zext i1 %p_Result_218 to i2" [digitrec.cpp:18]   --->   Operation 670 'zext' 'zext_ln791_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.00ns)   --->   "%p_Result_219 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 220)" [digitrec.cpp:18]   --->   Operation 671 'bitselect' 'p_Result_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln791_207 = zext i1 %p_Result_219 to i2" [digitrec.cpp:18]   --->   Operation 672 'zext' 'zext_ln791_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%p_Result_220 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 221)" [digitrec.cpp:18]   --->   Operation 673 'bitselect' 'p_Result_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln791_208 = zext i1 %p_Result_220 to i2" [digitrec.cpp:18]   --->   Operation 674 'zext' 'zext_ln791_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%p_Result_221 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 222)" [digitrec.cpp:18]   --->   Operation 675 'bitselect' 'p_Result_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln791_209 = zext i1 %p_Result_221 to i2" [digitrec.cpp:18]   --->   Operation 676 'zext' 'zext_ln791_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%p_Result_222 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 223)" [digitrec.cpp:18]   --->   Operation 677 'bitselect' 'p_Result_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln791_210 = zext i1 %p_Result_222 to i2" [digitrec.cpp:18]   --->   Operation 678 'zext' 'zext_ln791_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%p_Result_223 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 224)" [digitrec.cpp:18]   --->   Operation 679 'bitselect' 'p_Result_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln791_211 = zext i1 %p_Result_223 to i2" [digitrec.cpp:18]   --->   Operation 680 'zext' 'zext_ln791_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "%p_Result_224 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 225)" [digitrec.cpp:18]   --->   Operation 681 'bitselect' 'p_Result_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln791_212 = zext i1 %p_Result_224 to i2" [digitrec.cpp:18]   --->   Operation 682 'zext' 'zext_ln791_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%p_Result_225 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 226)" [digitrec.cpp:18]   --->   Operation 683 'bitselect' 'p_Result_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln791_213 = zext i1 %p_Result_225 to i2" [digitrec.cpp:18]   --->   Operation 684 'zext' 'zext_ln791_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%p_Result_226 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 227)" [digitrec.cpp:18]   --->   Operation 685 'bitselect' 'p_Result_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln791_214 = zext i1 %p_Result_226 to i2" [digitrec.cpp:18]   --->   Operation 686 'zext' 'zext_ln791_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.00ns)   --->   "%p_Result_227 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 228)" [digitrec.cpp:18]   --->   Operation 687 'bitselect' 'p_Result_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln791_215 = zext i1 %p_Result_227 to i2" [digitrec.cpp:18]   --->   Operation 688 'zext' 'zext_ln791_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%p_Result_228 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 229)" [digitrec.cpp:18]   --->   Operation 689 'bitselect' 'p_Result_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln791_216 = zext i1 %p_Result_228 to i2" [digitrec.cpp:18]   --->   Operation 690 'zext' 'zext_ln791_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%p_Result_229 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 230)" [digitrec.cpp:18]   --->   Operation 691 'bitselect' 'p_Result_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln791_217 = zext i1 %p_Result_229 to i2" [digitrec.cpp:18]   --->   Operation 692 'zext' 'zext_ln791_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.00ns)   --->   "%p_Result_230 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 231)" [digitrec.cpp:18]   --->   Operation 693 'bitselect' 'p_Result_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln791_218 = zext i1 %p_Result_230 to i2" [digitrec.cpp:18]   --->   Operation 694 'zext' 'zext_ln791_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (0.00ns)   --->   "%p_Result_231 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 232)" [digitrec.cpp:18]   --->   Operation 695 'bitselect' 'p_Result_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln791_219 = zext i1 %p_Result_231 to i2" [digitrec.cpp:18]   --->   Operation 696 'zext' 'zext_ln791_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (0.00ns)   --->   "%p_Result_232 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 233)" [digitrec.cpp:18]   --->   Operation 697 'bitselect' 'p_Result_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln791_220 = zext i1 %p_Result_232 to i2" [digitrec.cpp:18]   --->   Operation 698 'zext' 'zext_ln791_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 699 [1/1] (0.00ns)   --->   "%p_Result_233 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 234)" [digitrec.cpp:18]   --->   Operation 699 'bitselect' 'p_Result_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln791_221 = zext i1 %p_Result_233 to i2" [digitrec.cpp:18]   --->   Operation 700 'zext' 'zext_ln791_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (0.00ns)   --->   "%p_Result_234 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 235)" [digitrec.cpp:18]   --->   Operation 701 'bitselect' 'p_Result_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln791_222 = zext i1 %p_Result_234 to i2" [digitrec.cpp:18]   --->   Operation 702 'zext' 'zext_ln791_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 703 [1/1] (0.00ns)   --->   "%p_Result_235 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 236)" [digitrec.cpp:18]   --->   Operation 703 'bitselect' 'p_Result_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln791_223 = zext i1 %p_Result_235 to i2" [digitrec.cpp:18]   --->   Operation 704 'zext' 'zext_ln791_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%p_Result_236 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 237)" [digitrec.cpp:18]   --->   Operation 705 'bitselect' 'p_Result_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln791_224 = zext i1 %p_Result_236 to i2" [digitrec.cpp:18]   --->   Operation 706 'zext' 'zext_ln791_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%p_Result_237 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 238)" [digitrec.cpp:18]   --->   Operation 707 'bitselect' 'p_Result_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln791_225 = zext i1 %p_Result_237 to i2" [digitrec.cpp:18]   --->   Operation 708 'zext' 'zext_ln791_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (0.00ns)   --->   "%p_Result_238 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 239)" [digitrec.cpp:18]   --->   Operation 709 'bitselect' 'p_Result_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln791_226 = zext i1 %p_Result_238 to i2" [digitrec.cpp:18]   --->   Operation 710 'zext' 'zext_ln791_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (0.00ns)   --->   "%p_Result_239 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 240)" [digitrec.cpp:18]   --->   Operation 711 'bitselect' 'p_Result_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln791_227 = zext i1 %p_Result_239 to i2" [digitrec.cpp:18]   --->   Operation 712 'zext' 'zext_ln791_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (0.00ns)   --->   "%p_Result_240 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 241)" [digitrec.cpp:18]   --->   Operation 713 'bitselect' 'p_Result_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln791_228 = zext i1 %p_Result_240 to i2" [digitrec.cpp:18]   --->   Operation 714 'zext' 'zext_ln791_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 715 [1/1] (0.00ns)   --->   "%p_Result_241 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 242)" [digitrec.cpp:18]   --->   Operation 715 'bitselect' 'p_Result_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.00ns)   --->   "%zext_ln791_229 = zext i1 %p_Result_241 to i2" [digitrec.cpp:18]   --->   Operation 716 'zext' 'zext_ln791_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (0.00ns)   --->   "%p_Result_242 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 243)" [digitrec.cpp:18]   --->   Operation 717 'bitselect' 'p_Result_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln791_230 = zext i1 %p_Result_242 to i2" [digitrec.cpp:18]   --->   Operation 718 'zext' 'zext_ln791_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 719 [1/1] (0.00ns)   --->   "%p_Result_243 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 244)" [digitrec.cpp:18]   --->   Operation 719 'bitselect' 'p_Result_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln791_231 = zext i1 %p_Result_243 to i2" [digitrec.cpp:18]   --->   Operation 720 'zext' 'zext_ln791_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (0.00ns)   --->   "%p_Result_244 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 245)" [digitrec.cpp:18]   --->   Operation 721 'bitselect' 'p_Result_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln791_232 = zext i1 %p_Result_244 to i2" [digitrec.cpp:18]   --->   Operation 722 'zext' 'zext_ln791_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.00ns)   --->   "%p_Result_245 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 246)" [digitrec.cpp:18]   --->   Operation 723 'bitselect' 'p_Result_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln791_233 = zext i1 %p_Result_245 to i2" [digitrec.cpp:18]   --->   Operation 724 'zext' 'zext_ln791_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 725 [1/1] (0.00ns)   --->   "%p_Result_246 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 247)" [digitrec.cpp:18]   --->   Operation 725 'bitselect' 'p_Result_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln791_234 = zext i1 %p_Result_246 to i2" [digitrec.cpp:18]   --->   Operation 726 'zext' 'zext_ln791_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 727 [1/1] (0.00ns)   --->   "%p_Result_247 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 248)" [digitrec.cpp:18]   --->   Operation 727 'bitselect' 'p_Result_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln791_235 = zext i1 %p_Result_247 to i2" [digitrec.cpp:18]   --->   Operation 728 'zext' 'zext_ln791_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 729 [1/1] (0.00ns)   --->   "%p_Result_248 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 249)" [digitrec.cpp:18]   --->   Operation 729 'bitselect' 'p_Result_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln791_236 = zext i1 %p_Result_248 to i2" [digitrec.cpp:18]   --->   Operation 730 'zext' 'zext_ln791_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 731 [1/1] (0.00ns)   --->   "%p_Result_249 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 250)" [digitrec.cpp:18]   --->   Operation 731 'bitselect' 'p_Result_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln791_237 = zext i1 %p_Result_249 to i2" [digitrec.cpp:18]   --->   Operation 732 'zext' 'zext_ln791_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 733 [1/1] (0.00ns)   --->   "%p_Result_250 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 251)" [digitrec.cpp:18]   --->   Operation 733 'bitselect' 'p_Result_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln791_238 = zext i1 %p_Result_250 to i2" [digitrec.cpp:18]   --->   Operation 734 'zext' 'zext_ln791_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 735 [1/1] (0.00ns)   --->   "%p_Result_251 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 252)" [digitrec.cpp:18]   --->   Operation 735 'bitselect' 'p_Result_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln791_239 = zext i1 %p_Result_251 to i2" [digitrec.cpp:18]   --->   Operation 736 'zext' 'zext_ln791_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 737 [1/1] (0.00ns)   --->   "%p_Result_252 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 253)" [digitrec.cpp:18]   --->   Operation 737 'bitselect' 'p_Result_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln791_240 = zext i1 %p_Result_252 to i2" [digitrec.cpp:18]   --->   Operation 738 'zext' 'zext_ln791_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (0.00ns)   --->   "%p_Result_253 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 254)" [digitrec.cpp:18]   --->   Operation 739 'bitselect' 'p_Result_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln18_118 = zext i1 %p_Result_253 to i2" [digitrec.cpp:18]   --->   Operation 740 'zext' 'zext_ln18_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (0.54ns)   --->   "%add_ln18_129 = add i2 %zext_ln791_117, %zext_ln791_118" [digitrec.cpp:18]   --->   Operation 741 'add' 'add_ln18_129' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln18_120 = zext i2 %add_ln18_129 to i3" [digitrec.cpp:18]   --->   Operation 742 'zext' 'zext_ln18_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (0.54ns)   --->   "%add_ln18_130 = add i2 %zext_ln791_119, %zext_ln791_120" [digitrec.cpp:18]   --->   Operation 743 'add' 'add_ln18_130' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln18_121 = zext i2 %add_ln18_130 to i3" [digitrec.cpp:18]   --->   Operation 744 'zext' 'zext_ln18_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 745 [1/1] (0.54ns)   --->   "%add_ln18_131 = add i3 %zext_ln18_121, %zext_ln18_120" [digitrec.cpp:18]   --->   Operation 745 'add' 'add_ln18_131' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 746 [1/1] (0.54ns)   --->   "%add_ln18_133 = add i2 %zext_ln791_121, %zext_ln791_122" [digitrec.cpp:18]   --->   Operation 746 'add' 'add_ln18_133' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln18_123 = zext i2 %add_ln18_133 to i3" [digitrec.cpp:18]   --->   Operation 747 'zext' 'zext_ln18_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 748 [1/1] (0.54ns)   --->   "%add_ln18_134 = add i2 %zext_ln791_123, %zext_ln791_124" [digitrec.cpp:18]   --->   Operation 748 'add' 'add_ln18_134' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln18_124 = zext i2 %add_ln18_134 to i3" [digitrec.cpp:18]   --->   Operation 749 'zext' 'zext_ln18_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 750 [1/1] (0.54ns)   --->   "%add_ln18_135 = add i3 %zext_ln18_124, %zext_ln18_123" [digitrec.cpp:18]   --->   Operation 750 'add' 'add_ln18_135' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln18_125 = zext i3 %add_ln18_135 to i4" [digitrec.cpp:18]   --->   Operation 751 'zext' 'zext_ln18_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 752 [1/1] (0.54ns)   --->   "%add_ln18_136 = add i2 %zext_ln791_125, %zext_ln791_126" [digitrec.cpp:18]   --->   Operation 752 'add' 'add_ln18_136' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln18_126 = zext i2 %add_ln18_136 to i3" [digitrec.cpp:18]   --->   Operation 753 'zext' 'zext_ln18_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 754 [1/1] (0.54ns)   --->   "%add_ln18_137 = add i2 %zext_ln791_127, %zext_ln791_128" [digitrec.cpp:18]   --->   Operation 754 'add' 'add_ln18_137' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln18_127 = zext i2 %add_ln18_137 to i3" [digitrec.cpp:18]   --->   Operation 755 'zext' 'zext_ln18_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 756 [1/1] (0.54ns)   --->   "%add_ln18_138 = add i3 %zext_ln18_127, %zext_ln18_126" [digitrec.cpp:18]   --->   Operation 756 'add' 'add_ln18_138' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln18_128 = zext i3 %add_ln18_138 to i4" [digitrec.cpp:18]   --->   Operation 757 'zext' 'zext_ln18_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 758 [1/1] (0.67ns)   --->   "%add_ln18_139 = add i4 %zext_ln18_128, %zext_ln18_125" [digitrec.cpp:18]   --->   Operation 758 'add' 'add_ln18_139' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 759 [1/1] (0.54ns)   --->   "%add_ln18_141 = add i2 %zext_ln791_129, %zext_ln791_130" [digitrec.cpp:18]   --->   Operation 759 'add' 'add_ln18_141' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln18_130 = zext i2 %add_ln18_141 to i3" [digitrec.cpp:18]   --->   Operation 760 'zext' 'zext_ln18_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 761 [1/1] (0.54ns)   --->   "%add_ln18_142 = add i2 %zext_ln791_131, %zext_ln791_132" [digitrec.cpp:18]   --->   Operation 761 'add' 'add_ln18_142' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln18_131 = zext i2 %add_ln18_142 to i3" [digitrec.cpp:18]   --->   Operation 762 'zext' 'zext_ln18_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 763 [1/1] (0.54ns)   --->   "%add_ln18_143 = add i3 %zext_ln18_131, %zext_ln18_130" [digitrec.cpp:18]   --->   Operation 763 'add' 'add_ln18_143' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln18_132 = zext i3 %add_ln18_143 to i4" [digitrec.cpp:18]   --->   Operation 764 'zext' 'zext_ln18_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (0.54ns)   --->   "%add_ln18_144 = add i2 %zext_ln791_133, %zext_ln791_134" [digitrec.cpp:18]   --->   Operation 765 'add' 'add_ln18_144' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln18_133 = zext i2 %add_ln18_144 to i3" [digitrec.cpp:18]   --->   Operation 766 'zext' 'zext_ln18_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (0.54ns)   --->   "%add_ln18_145 = add i2 %zext_ln791_135, %zext_ln791_136" [digitrec.cpp:18]   --->   Operation 767 'add' 'add_ln18_145' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln18_134 = zext i2 %add_ln18_145 to i3" [digitrec.cpp:18]   --->   Operation 768 'zext' 'zext_ln18_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.54ns)   --->   "%add_ln18_146 = add i3 %zext_ln18_134, %zext_ln18_133" [digitrec.cpp:18]   --->   Operation 769 'add' 'add_ln18_146' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln18_135 = zext i3 %add_ln18_146 to i4" [digitrec.cpp:18]   --->   Operation 770 'zext' 'zext_ln18_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.67ns)   --->   "%add_ln18_147 = add i4 %zext_ln18_135, %zext_ln18_132" [digitrec.cpp:18]   --->   Operation 771 'add' 'add_ln18_147' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln18_136 = zext i4 %add_ln18_147 to i5" [digitrec.cpp:18]   --->   Operation 772 'zext' 'zext_ln18_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (0.54ns)   --->   "%add_ln18_148 = add i2 %zext_ln791_137, %zext_ln791_138" [digitrec.cpp:18]   --->   Operation 773 'add' 'add_ln18_148' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln18_137 = zext i2 %add_ln18_148 to i3" [digitrec.cpp:18]   --->   Operation 774 'zext' 'zext_ln18_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (0.54ns)   --->   "%add_ln18_149 = add i2 %zext_ln791_139, %zext_ln791_140" [digitrec.cpp:18]   --->   Operation 775 'add' 'add_ln18_149' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln18_138 = zext i2 %add_ln18_149 to i3" [digitrec.cpp:18]   --->   Operation 776 'zext' 'zext_ln18_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 777 [1/1] (0.54ns)   --->   "%add_ln18_150 = add i3 %zext_ln18_138, %zext_ln18_137" [digitrec.cpp:18]   --->   Operation 777 'add' 'add_ln18_150' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln18_139 = zext i3 %add_ln18_150 to i4" [digitrec.cpp:18]   --->   Operation 778 'zext' 'zext_ln18_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 779 [1/1] (0.54ns)   --->   "%add_ln18_151 = add i2 %zext_ln791_141, %zext_ln791_142" [digitrec.cpp:18]   --->   Operation 779 'add' 'add_ln18_151' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 780 [1/1] (0.00ns)   --->   "%zext_ln18_140 = zext i2 %add_ln18_151 to i3" [digitrec.cpp:18]   --->   Operation 780 'zext' 'zext_ln18_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 781 [1/1] (0.54ns)   --->   "%add_ln18_152 = add i2 %zext_ln791_143, %zext_ln791_144" [digitrec.cpp:18]   --->   Operation 781 'add' 'add_ln18_152' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln18_141 = zext i2 %add_ln18_152 to i3" [digitrec.cpp:18]   --->   Operation 782 'zext' 'zext_ln18_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.54ns)   --->   "%add_ln18_153 = add i3 %zext_ln18_141, %zext_ln18_140" [digitrec.cpp:18]   --->   Operation 783 'add' 'add_ln18_153' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln18_142 = zext i3 %add_ln18_153 to i4" [digitrec.cpp:18]   --->   Operation 784 'zext' 'zext_ln18_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.67ns)   --->   "%add_ln18_154 = add i4 %zext_ln18_142, %zext_ln18_139" [digitrec.cpp:18]   --->   Operation 785 'add' 'add_ln18_154' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln18_143 = zext i4 %add_ln18_154 to i5" [digitrec.cpp:18]   --->   Operation 786 'zext' 'zext_ln18_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 787 [1/1] (0.79ns)   --->   "%add_ln18_155 = add i5 %zext_ln18_143, %zext_ln18_136" [digitrec.cpp:18]   --->   Operation 787 'add' 'add_ln18_155' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 788 [1/1] (0.54ns)   --->   "%add_ln18_157 = add i2 %zext_ln791_145, %zext_ln791_146" [digitrec.cpp:18]   --->   Operation 788 'add' 'add_ln18_157' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln18_145 = zext i2 %add_ln18_157 to i3" [digitrec.cpp:18]   --->   Operation 789 'zext' 'zext_ln18_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 790 [1/1] (0.54ns)   --->   "%add_ln18_158 = add i2 %zext_ln791_147, %zext_ln791_148" [digitrec.cpp:18]   --->   Operation 790 'add' 'add_ln18_158' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 791 [1/1] (0.00ns)   --->   "%zext_ln18_146 = zext i2 %add_ln18_158 to i3" [digitrec.cpp:18]   --->   Operation 791 'zext' 'zext_ln18_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 792 [1/1] (0.54ns)   --->   "%add_ln18_159 = add i3 %zext_ln18_146, %zext_ln18_145" [digitrec.cpp:18]   --->   Operation 792 'add' 'add_ln18_159' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln18_147 = zext i3 %add_ln18_159 to i4" [digitrec.cpp:18]   --->   Operation 793 'zext' 'zext_ln18_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 794 [1/1] (0.54ns)   --->   "%add_ln18_160 = add i2 %zext_ln791_149, %zext_ln791_150" [digitrec.cpp:18]   --->   Operation 794 'add' 'add_ln18_160' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln18_148 = zext i2 %add_ln18_160 to i3" [digitrec.cpp:18]   --->   Operation 795 'zext' 'zext_ln18_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 796 [1/1] (0.54ns)   --->   "%add_ln18_161 = add i2 %zext_ln791_151, %zext_ln791_152" [digitrec.cpp:18]   --->   Operation 796 'add' 'add_ln18_161' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln18_149 = zext i2 %add_ln18_161 to i3" [digitrec.cpp:18]   --->   Operation 797 'zext' 'zext_ln18_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 798 [1/1] (0.54ns)   --->   "%add_ln18_162 = add i3 %zext_ln18_149, %zext_ln18_148" [digitrec.cpp:18]   --->   Operation 798 'add' 'add_ln18_162' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 799 [1/1] (0.00ns)   --->   "%zext_ln18_150 = zext i3 %add_ln18_162 to i4" [digitrec.cpp:18]   --->   Operation 799 'zext' 'zext_ln18_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 800 [1/1] (0.67ns)   --->   "%add_ln18_163 = add i4 %zext_ln18_150, %zext_ln18_147" [digitrec.cpp:18]   --->   Operation 800 'add' 'add_ln18_163' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln18_151 = zext i4 %add_ln18_163 to i5" [digitrec.cpp:18]   --->   Operation 801 'zext' 'zext_ln18_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 802 [1/1] (0.54ns)   --->   "%add_ln18_164 = add i2 %zext_ln791_153, %zext_ln791_154" [digitrec.cpp:18]   --->   Operation 802 'add' 'add_ln18_164' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln18_152 = zext i2 %add_ln18_164 to i3" [digitrec.cpp:18]   --->   Operation 803 'zext' 'zext_ln18_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 804 [1/1] (0.54ns)   --->   "%add_ln18_165 = add i2 %zext_ln791_155, %zext_ln791_156" [digitrec.cpp:18]   --->   Operation 804 'add' 'add_ln18_165' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln18_153 = zext i2 %add_ln18_165 to i3" [digitrec.cpp:18]   --->   Operation 805 'zext' 'zext_ln18_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 806 [1/1] (0.54ns)   --->   "%add_ln18_166 = add i3 %zext_ln18_153, %zext_ln18_152" [digitrec.cpp:18]   --->   Operation 806 'add' 'add_ln18_166' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln18_154 = zext i3 %add_ln18_166 to i4" [digitrec.cpp:18]   --->   Operation 807 'zext' 'zext_ln18_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 808 [1/1] (0.54ns)   --->   "%add_ln18_167 = add i2 %zext_ln791_157, %zext_ln791_158" [digitrec.cpp:18]   --->   Operation 808 'add' 'add_ln18_167' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln18_155 = zext i2 %add_ln18_167 to i3" [digitrec.cpp:18]   --->   Operation 809 'zext' 'zext_ln18_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 810 [1/1] (0.54ns)   --->   "%add_ln18_168 = add i2 %zext_ln791_159, %zext_ln791_160" [digitrec.cpp:18]   --->   Operation 810 'add' 'add_ln18_168' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln18_156 = zext i2 %add_ln18_168 to i3" [digitrec.cpp:18]   --->   Operation 811 'zext' 'zext_ln18_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 812 [1/1] (0.54ns)   --->   "%add_ln18_169 = add i3 %zext_ln18_156, %zext_ln18_155" [digitrec.cpp:18]   --->   Operation 812 'add' 'add_ln18_169' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln18_157 = zext i3 %add_ln18_169 to i4" [digitrec.cpp:18]   --->   Operation 813 'zext' 'zext_ln18_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 814 [1/1] (0.67ns)   --->   "%add_ln18_170 = add i4 %zext_ln18_157, %zext_ln18_154" [digitrec.cpp:18]   --->   Operation 814 'add' 'add_ln18_170' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln18_158 = zext i4 %add_ln18_170 to i5" [digitrec.cpp:18]   --->   Operation 815 'zext' 'zext_ln18_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 816 [1/1] (0.79ns)   --->   "%add_ln18_171 = add i5 %zext_ln18_158, %zext_ln18_151" [digitrec.cpp:18]   --->   Operation 816 'add' 'add_ln18_171' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 817 [1/1] (0.00ns)   --->   "%zext_ln18_159 = zext i5 %add_ln18_171 to i6" [digitrec.cpp:18]   --->   Operation 817 'zext' 'zext_ln18_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 818 [1/1] (0.54ns)   --->   "%add_ln18_172 = add i2 %zext_ln791_161, %zext_ln791_162" [digitrec.cpp:18]   --->   Operation 818 'add' 'add_ln18_172' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln18_160 = zext i2 %add_ln18_172 to i3" [digitrec.cpp:18]   --->   Operation 819 'zext' 'zext_ln18_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 820 [1/1] (0.54ns)   --->   "%add_ln18_173 = add i2 %zext_ln791_163, %zext_ln791_164" [digitrec.cpp:18]   --->   Operation 820 'add' 'add_ln18_173' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 821 [1/1] (0.00ns)   --->   "%zext_ln18_161 = zext i2 %add_ln18_173 to i3" [digitrec.cpp:18]   --->   Operation 821 'zext' 'zext_ln18_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 822 [1/1] (0.54ns)   --->   "%add_ln18_174 = add i3 %zext_ln18_161, %zext_ln18_160" [digitrec.cpp:18]   --->   Operation 822 'add' 'add_ln18_174' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln18_162 = zext i3 %add_ln18_174 to i4" [digitrec.cpp:18]   --->   Operation 823 'zext' 'zext_ln18_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 824 [1/1] (0.54ns)   --->   "%add_ln18_175 = add i2 %zext_ln791_165, %zext_ln791_166" [digitrec.cpp:18]   --->   Operation 824 'add' 'add_ln18_175' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln18_163 = zext i2 %add_ln18_175 to i3" [digitrec.cpp:18]   --->   Operation 825 'zext' 'zext_ln18_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 826 [1/1] (0.54ns)   --->   "%add_ln18_176 = add i2 %zext_ln791_167, %zext_ln791_168" [digitrec.cpp:18]   --->   Operation 826 'add' 'add_ln18_176' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 827 [1/1] (0.00ns)   --->   "%zext_ln18_164 = zext i2 %add_ln18_176 to i3" [digitrec.cpp:18]   --->   Operation 827 'zext' 'zext_ln18_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 828 [1/1] (0.54ns)   --->   "%add_ln18_177 = add i3 %zext_ln18_164, %zext_ln18_163" [digitrec.cpp:18]   --->   Operation 828 'add' 'add_ln18_177' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln18_165 = zext i3 %add_ln18_177 to i4" [digitrec.cpp:18]   --->   Operation 829 'zext' 'zext_ln18_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (0.67ns)   --->   "%add_ln18_178 = add i4 %zext_ln18_165, %zext_ln18_162" [digitrec.cpp:18]   --->   Operation 830 'add' 'add_ln18_178' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln18_166 = zext i4 %add_ln18_178 to i5" [digitrec.cpp:18]   --->   Operation 831 'zext' 'zext_ln18_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 832 [1/1] (0.54ns)   --->   "%add_ln18_179 = add i2 %zext_ln791_169, %zext_ln791_170" [digitrec.cpp:18]   --->   Operation 832 'add' 'add_ln18_179' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln18_167 = zext i2 %add_ln18_179 to i3" [digitrec.cpp:18]   --->   Operation 833 'zext' 'zext_ln18_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 834 [1/1] (0.54ns)   --->   "%add_ln18_180 = add i2 %zext_ln791_171, %zext_ln791_172" [digitrec.cpp:18]   --->   Operation 834 'add' 'add_ln18_180' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln18_168 = zext i2 %add_ln18_180 to i3" [digitrec.cpp:18]   --->   Operation 835 'zext' 'zext_ln18_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 836 [1/1] (0.54ns)   --->   "%add_ln18_181 = add i3 %zext_ln18_168, %zext_ln18_167" [digitrec.cpp:18]   --->   Operation 836 'add' 'add_ln18_181' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln18_169 = zext i3 %add_ln18_181 to i4" [digitrec.cpp:18]   --->   Operation 837 'zext' 'zext_ln18_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 838 [1/1] (0.54ns)   --->   "%add_ln18_182 = add i2 %zext_ln791_173, %zext_ln791_174" [digitrec.cpp:18]   --->   Operation 838 'add' 'add_ln18_182' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln18_170 = zext i2 %add_ln18_182 to i3" [digitrec.cpp:18]   --->   Operation 839 'zext' 'zext_ln18_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 840 [1/1] (0.54ns)   --->   "%add_ln18_183 = add i2 %zext_ln791_175, %zext_ln791_176" [digitrec.cpp:18]   --->   Operation 840 'add' 'add_ln18_183' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 841 [1/1] (0.00ns)   --->   "%zext_ln18_171 = zext i2 %add_ln18_183 to i3" [digitrec.cpp:18]   --->   Operation 841 'zext' 'zext_ln18_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 842 [1/1] (0.54ns)   --->   "%add_ln18_184 = add i3 %zext_ln18_171, %zext_ln18_170" [digitrec.cpp:18]   --->   Operation 842 'add' 'add_ln18_184' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln18_172 = zext i3 %add_ln18_184 to i4" [digitrec.cpp:18]   --->   Operation 843 'zext' 'zext_ln18_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 844 [1/1] (0.67ns)   --->   "%add_ln18_185 = add i4 %zext_ln18_172, %zext_ln18_169" [digitrec.cpp:18]   --->   Operation 844 'add' 'add_ln18_185' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln18_173 = zext i4 %add_ln18_185 to i5" [digitrec.cpp:18]   --->   Operation 845 'zext' 'zext_ln18_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 846 [1/1] (0.79ns)   --->   "%add_ln18_186 = add i5 %zext_ln18_173, %zext_ln18_166" [digitrec.cpp:18]   --->   Operation 846 'add' 'add_ln18_186' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln18_174 = zext i5 %add_ln18_186 to i6" [digitrec.cpp:18]   --->   Operation 847 'zext' 'zext_ln18_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 848 [1/1] (0.78ns)   --->   "%add_ln18_187 = add i6 %zext_ln18_174, %zext_ln18_159" [digitrec.cpp:18]   --->   Operation 848 'add' 'add_ln18_187' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 849 [1/1] (0.54ns)   --->   "%add_ln18_189 = add i2 %zext_ln791_177, %zext_ln791_178" [digitrec.cpp:18]   --->   Operation 849 'add' 'add_ln18_189' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln18_176 = zext i2 %add_ln18_189 to i3" [digitrec.cpp:18]   --->   Operation 850 'zext' 'zext_ln18_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 851 [1/1] (0.54ns)   --->   "%add_ln18_190 = add i2 %zext_ln791_179, %zext_ln791_180" [digitrec.cpp:18]   --->   Operation 851 'add' 'add_ln18_190' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln18_177 = zext i2 %add_ln18_190 to i3" [digitrec.cpp:18]   --->   Operation 852 'zext' 'zext_ln18_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 853 [1/1] (0.54ns)   --->   "%add_ln18_191 = add i3 %zext_ln18_177, %zext_ln18_176" [digitrec.cpp:18]   --->   Operation 853 'add' 'add_ln18_191' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 854 [1/1] (0.00ns)   --->   "%zext_ln18_178 = zext i3 %add_ln18_191 to i4" [digitrec.cpp:18]   --->   Operation 854 'zext' 'zext_ln18_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 855 [1/1] (0.54ns)   --->   "%add_ln18_192 = add i2 %zext_ln791_181, %zext_ln791_182" [digitrec.cpp:18]   --->   Operation 855 'add' 'add_ln18_192' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln18_179 = zext i2 %add_ln18_192 to i3" [digitrec.cpp:18]   --->   Operation 856 'zext' 'zext_ln18_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 857 [1/1] (0.54ns)   --->   "%add_ln18_193 = add i2 %zext_ln791_183, %zext_ln791_184" [digitrec.cpp:18]   --->   Operation 857 'add' 'add_ln18_193' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln18_180 = zext i2 %add_ln18_193 to i3" [digitrec.cpp:18]   --->   Operation 858 'zext' 'zext_ln18_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 859 [1/1] (0.54ns)   --->   "%add_ln18_194 = add i3 %zext_ln18_180, %zext_ln18_179" [digitrec.cpp:18]   --->   Operation 859 'add' 'add_ln18_194' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 860 [1/1] (0.00ns)   --->   "%zext_ln18_181 = zext i3 %add_ln18_194 to i4" [digitrec.cpp:18]   --->   Operation 860 'zext' 'zext_ln18_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 861 [1/1] (0.67ns)   --->   "%add_ln18_195 = add i4 %zext_ln18_181, %zext_ln18_178" [digitrec.cpp:18]   --->   Operation 861 'add' 'add_ln18_195' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln18_182 = zext i4 %add_ln18_195 to i5" [digitrec.cpp:18]   --->   Operation 862 'zext' 'zext_ln18_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 863 [1/1] (0.54ns)   --->   "%add_ln18_196 = add i2 %zext_ln791_185, %zext_ln791_186" [digitrec.cpp:18]   --->   Operation 863 'add' 'add_ln18_196' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln18_183 = zext i2 %add_ln18_196 to i3" [digitrec.cpp:18]   --->   Operation 864 'zext' 'zext_ln18_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 865 [1/1] (0.54ns)   --->   "%add_ln18_197 = add i2 %zext_ln791_187, %zext_ln791_188" [digitrec.cpp:18]   --->   Operation 865 'add' 'add_ln18_197' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 866 [1/1] (0.00ns)   --->   "%zext_ln18_184 = zext i2 %add_ln18_197 to i3" [digitrec.cpp:18]   --->   Operation 866 'zext' 'zext_ln18_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 867 [1/1] (0.54ns)   --->   "%add_ln18_198 = add i3 %zext_ln18_184, %zext_ln18_183" [digitrec.cpp:18]   --->   Operation 867 'add' 'add_ln18_198' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln18_185 = zext i3 %add_ln18_198 to i4" [digitrec.cpp:18]   --->   Operation 868 'zext' 'zext_ln18_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 869 [1/1] (0.54ns)   --->   "%add_ln18_199 = add i2 %zext_ln791_189, %zext_ln791_190" [digitrec.cpp:18]   --->   Operation 869 'add' 'add_ln18_199' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln18_186 = zext i2 %add_ln18_199 to i3" [digitrec.cpp:18]   --->   Operation 870 'zext' 'zext_ln18_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 871 [1/1] (0.54ns)   --->   "%add_ln18_200 = add i2 %zext_ln791_191, %zext_ln791_192" [digitrec.cpp:18]   --->   Operation 871 'add' 'add_ln18_200' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln18_187 = zext i2 %add_ln18_200 to i3" [digitrec.cpp:18]   --->   Operation 872 'zext' 'zext_ln18_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 873 [1/1] (0.54ns)   --->   "%add_ln18_201 = add i3 %zext_ln18_187, %zext_ln18_186" [digitrec.cpp:18]   --->   Operation 873 'add' 'add_ln18_201' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 874 [1/1] (0.00ns)   --->   "%zext_ln18_188 = zext i3 %add_ln18_201 to i4" [digitrec.cpp:18]   --->   Operation 874 'zext' 'zext_ln18_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 875 [1/1] (0.67ns)   --->   "%add_ln18_202 = add i4 %zext_ln18_188, %zext_ln18_185" [digitrec.cpp:18]   --->   Operation 875 'add' 'add_ln18_202' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln18_189 = zext i4 %add_ln18_202 to i5" [digitrec.cpp:18]   --->   Operation 876 'zext' 'zext_ln18_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 877 [1/1] (0.79ns)   --->   "%add_ln18_203 = add i5 %zext_ln18_189, %zext_ln18_182" [digitrec.cpp:18]   --->   Operation 877 'add' 'add_ln18_203' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln18_190 = zext i5 %add_ln18_203 to i6" [digitrec.cpp:18]   --->   Operation 878 'zext' 'zext_ln18_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 879 [1/1] (0.54ns)   --->   "%add_ln18_204 = add i2 %zext_ln791_193, %zext_ln791_194" [digitrec.cpp:18]   --->   Operation 879 'add' 'add_ln18_204' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln18_191 = zext i2 %add_ln18_204 to i3" [digitrec.cpp:18]   --->   Operation 880 'zext' 'zext_ln18_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 881 [1/1] (0.54ns)   --->   "%add_ln18_205 = add i2 %zext_ln791_195, %zext_ln791_196" [digitrec.cpp:18]   --->   Operation 881 'add' 'add_ln18_205' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 882 [1/1] (0.00ns)   --->   "%zext_ln18_192 = zext i2 %add_ln18_205 to i3" [digitrec.cpp:18]   --->   Operation 882 'zext' 'zext_ln18_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 883 [1/1] (0.54ns)   --->   "%add_ln18_206 = add i3 %zext_ln18_192, %zext_ln18_191" [digitrec.cpp:18]   --->   Operation 883 'add' 'add_ln18_206' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln18_193 = zext i3 %add_ln18_206 to i4" [digitrec.cpp:18]   --->   Operation 884 'zext' 'zext_ln18_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 885 [1/1] (0.54ns)   --->   "%add_ln18_207 = add i2 %zext_ln791_197, %zext_ln791_198" [digitrec.cpp:18]   --->   Operation 885 'add' 'add_ln18_207' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln18_194 = zext i2 %add_ln18_207 to i3" [digitrec.cpp:18]   --->   Operation 886 'zext' 'zext_ln18_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 887 [1/1] (0.54ns)   --->   "%add_ln18_208 = add i2 %zext_ln791_199, %zext_ln791_200" [digitrec.cpp:18]   --->   Operation 887 'add' 'add_ln18_208' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln18_195 = zext i2 %add_ln18_208 to i3" [digitrec.cpp:18]   --->   Operation 888 'zext' 'zext_ln18_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 889 [1/1] (0.54ns)   --->   "%add_ln18_209 = add i3 %zext_ln18_195, %zext_ln18_194" [digitrec.cpp:18]   --->   Operation 889 'add' 'add_ln18_209' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln18_196 = zext i3 %add_ln18_209 to i4" [digitrec.cpp:18]   --->   Operation 890 'zext' 'zext_ln18_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 891 [1/1] (0.67ns)   --->   "%add_ln18_210 = add i4 %zext_ln18_196, %zext_ln18_193" [digitrec.cpp:18]   --->   Operation 891 'add' 'add_ln18_210' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 892 [1/1] (0.00ns)   --->   "%zext_ln18_197 = zext i4 %add_ln18_210 to i5" [digitrec.cpp:18]   --->   Operation 892 'zext' 'zext_ln18_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 893 [1/1] (0.54ns)   --->   "%add_ln18_211 = add i2 %zext_ln791_201, %zext_ln791_202" [digitrec.cpp:18]   --->   Operation 893 'add' 'add_ln18_211' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln18_198 = zext i2 %add_ln18_211 to i3" [digitrec.cpp:18]   --->   Operation 894 'zext' 'zext_ln18_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 895 [1/1] (0.54ns)   --->   "%add_ln18_212 = add i2 %zext_ln791_203, %zext_ln791_204" [digitrec.cpp:18]   --->   Operation 895 'add' 'add_ln18_212' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln18_199 = zext i2 %add_ln18_212 to i3" [digitrec.cpp:18]   --->   Operation 896 'zext' 'zext_ln18_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 897 [1/1] (0.54ns)   --->   "%add_ln18_213 = add i3 %zext_ln18_199, %zext_ln18_198" [digitrec.cpp:18]   --->   Operation 897 'add' 'add_ln18_213' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln18_200 = zext i3 %add_ln18_213 to i4" [digitrec.cpp:18]   --->   Operation 898 'zext' 'zext_ln18_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 899 [1/1] (0.54ns)   --->   "%add_ln18_214 = add i2 %zext_ln791_205, %zext_ln791_206" [digitrec.cpp:18]   --->   Operation 899 'add' 'add_ln18_214' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 900 [1/1] (0.00ns)   --->   "%zext_ln18_201 = zext i2 %add_ln18_214 to i3" [digitrec.cpp:18]   --->   Operation 900 'zext' 'zext_ln18_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 901 [1/1] (0.54ns)   --->   "%add_ln18_215 = add i2 %zext_ln791_207, %zext_ln791_208" [digitrec.cpp:18]   --->   Operation 901 'add' 'add_ln18_215' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln18_202 = zext i2 %add_ln18_215 to i3" [digitrec.cpp:18]   --->   Operation 902 'zext' 'zext_ln18_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 903 [1/1] (0.54ns)   --->   "%add_ln18_216 = add i3 %zext_ln18_202, %zext_ln18_201" [digitrec.cpp:18]   --->   Operation 903 'add' 'add_ln18_216' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 904 [1/1] (0.00ns)   --->   "%zext_ln18_203 = zext i3 %add_ln18_216 to i4" [digitrec.cpp:18]   --->   Operation 904 'zext' 'zext_ln18_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 905 [1/1] (0.67ns)   --->   "%add_ln18_217 = add i4 %zext_ln18_203, %zext_ln18_200" [digitrec.cpp:18]   --->   Operation 905 'add' 'add_ln18_217' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 906 [1/1] (0.00ns)   --->   "%zext_ln18_204 = zext i4 %add_ln18_217 to i5" [digitrec.cpp:18]   --->   Operation 906 'zext' 'zext_ln18_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 907 [1/1] (0.79ns)   --->   "%add_ln18_218 = add i5 %zext_ln18_204, %zext_ln18_197" [digitrec.cpp:18]   --->   Operation 907 'add' 'add_ln18_218' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 908 [1/1] (0.00ns)   --->   "%zext_ln18_205 = zext i5 %add_ln18_218 to i6" [digitrec.cpp:18]   --->   Operation 908 'zext' 'zext_ln18_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 909 [1/1] (0.78ns)   --->   "%add_ln18_219 = add i6 %zext_ln18_205, %zext_ln18_190" [digitrec.cpp:18]   --->   Operation 909 'add' 'add_ln18_219' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln18_206 = zext i6 %add_ln18_219 to i7" [digitrec.cpp:18]   --->   Operation 910 'zext' 'zext_ln18_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 911 [1/1] (0.54ns)   --->   "%add_ln18_220 = add i2 %zext_ln791_209, %zext_ln791_210" [digitrec.cpp:18]   --->   Operation 911 'add' 'add_ln18_220' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln18_207 = zext i2 %add_ln18_220 to i3" [digitrec.cpp:18]   --->   Operation 912 'zext' 'zext_ln18_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 913 [1/1] (0.54ns)   --->   "%add_ln18_221 = add i2 %zext_ln791_211, %zext_ln791_212" [digitrec.cpp:18]   --->   Operation 913 'add' 'add_ln18_221' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 914 [1/1] (0.00ns)   --->   "%zext_ln18_208 = zext i2 %add_ln18_221 to i3" [digitrec.cpp:18]   --->   Operation 914 'zext' 'zext_ln18_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 915 [1/1] (0.54ns)   --->   "%add_ln18_222 = add i3 %zext_ln18_208, %zext_ln18_207" [digitrec.cpp:18]   --->   Operation 915 'add' 'add_ln18_222' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 916 [1/1] (0.00ns)   --->   "%zext_ln18_209 = zext i3 %add_ln18_222 to i4" [digitrec.cpp:18]   --->   Operation 916 'zext' 'zext_ln18_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 917 [1/1] (0.54ns)   --->   "%add_ln18_223 = add i2 %zext_ln791_213, %zext_ln791_214" [digitrec.cpp:18]   --->   Operation 917 'add' 'add_ln18_223' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 918 [1/1] (0.00ns)   --->   "%zext_ln18_210 = zext i2 %add_ln18_223 to i3" [digitrec.cpp:18]   --->   Operation 918 'zext' 'zext_ln18_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 919 [1/1] (0.54ns)   --->   "%add_ln18_224 = add i2 %zext_ln791_215, %zext_ln791_216" [digitrec.cpp:18]   --->   Operation 919 'add' 'add_ln18_224' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln18_211 = zext i2 %add_ln18_224 to i3" [digitrec.cpp:18]   --->   Operation 920 'zext' 'zext_ln18_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 921 [1/1] (0.54ns)   --->   "%add_ln18_225 = add i3 %zext_ln18_211, %zext_ln18_210" [digitrec.cpp:18]   --->   Operation 921 'add' 'add_ln18_225' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 922 [1/1] (0.00ns)   --->   "%zext_ln18_212 = zext i3 %add_ln18_225 to i4" [digitrec.cpp:18]   --->   Operation 922 'zext' 'zext_ln18_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 923 [1/1] (0.67ns)   --->   "%add_ln18_226 = add i4 %zext_ln18_212, %zext_ln18_209" [digitrec.cpp:18]   --->   Operation 923 'add' 'add_ln18_226' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 924 [1/1] (0.00ns)   --->   "%zext_ln18_213 = zext i4 %add_ln18_226 to i5" [digitrec.cpp:18]   --->   Operation 924 'zext' 'zext_ln18_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 925 [1/1] (0.54ns)   --->   "%add_ln18_227 = add i2 %zext_ln791_217, %zext_ln791_218" [digitrec.cpp:18]   --->   Operation 925 'add' 'add_ln18_227' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln18_214 = zext i2 %add_ln18_227 to i3" [digitrec.cpp:18]   --->   Operation 926 'zext' 'zext_ln18_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 927 [1/1] (0.54ns)   --->   "%add_ln18_228 = add i2 %zext_ln791_219, %zext_ln791_220" [digitrec.cpp:18]   --->   Operation 927 'add' 'add_ln18_228' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 928 [1/1] (0.00ns)   --->   "%zext_ln18_215 = zext i2 %add_ln18_228 to i3" [digitrec.cpp:18]   --->   Operation 928 'zext' 'zext_ln18_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 929 [1/1] (0.54ns)   --->   "%add_ln18_229 = add i3 %zext_ln18_215, %zext_ln18_214" [digitrec.cpp:18]   --->   Operation 929 'add' 'add_ln18_229' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 930 [1/1] (0.00ns)   --->   "%zext_ln18_216 = zext i3 %add_ln18_229 to i4" [digitrec.cpp:18]   --->   Operation 930 'zext' 'zext_ln18_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 931 [1/1] (0.54ns)   --->   "%add_ln18_230 = add i2 %zext_ln791_221, %zext_ln791_222" [digitrec.cpp:18]   --->   Operation 931 'add' 'add_ln18_230' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln18_217 = zext i2 %add_ln18_230 to i3" [digitrec.cpp:18]   --->   Operation 932 'zext' 'zext_ln18_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 933 [1/1] (0.54ns)   --->   "%add_ln18_231 = add i2 %zext_ln791_223, %zext_ln791_224" [digitrec.cpp:18]   --->   Operation 933 'add' 'add_ln18_231' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln18_218 = zext i2 %add_ln18_231 to i3" [digitrec.cpp:18]   --->   Operation 934 'zext' 'zext_ln18_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 935 [1/1] (0.54ns)   --->   "%add_ln18_232 = add i3 %zext_ln18_218, %zext_ln18_217" [digitrec.cpp:18]   --->   Operation 935 'add' 'add_ln18_232' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln18_219 = zext i3 %add_ln18_232 to i4" [digitrec.cpp:18]   --->   Operation 936 'zext' 'zext_ln18_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 937 [1/1] (0.67ns)   --->   "%add_ln18_233 = add i4 %zext_ln18_219, %zext_ln18_216" [digitrec.cpp:18]   --->   Operation 937 'add' 'add_ln18_233' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 938 [1/1] (0.00ns)   --->   "%zext_ln18_220 = zext i4 %add_ln18_233 to i5" [digitrec.cpp:18]   --->   Operation 938 'zext' 'zext_ln18_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 939 [1/1] (0.79ns)   --->   "%add_ln18_234 = add i5 %zext_ln18_220, %zext_ln18_213" [digitrec.cpp:18]   --->   Operation 939 'add' 'add_ln18_234' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln18_221 = zext i5 %add_ln18_234 to i6" [digitrec.cpp:18]   --->   Operation 940 'zext' 'zext_ln18_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 941 [1/1] (0.54ns)   --->   "%add_ln18_235 = add i2 %zext_ln791_225, %zext_ln791_226" [digitrec.cpp:18]   --->   Operation 941 'add' 'add_ln18_235' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 942 [1/1] (0.00ns)   --->   "%zext_ln18_222 = zext i2 %add_ln18_235 to i3" [digitrec.cpp:18]   --->   Operation 942 'zext' 'zext_ln18_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 943 [1/1] (0.54ns)   --->   "%add_ln18_236 = add i2 %zext_ln791_227, %zext_ln791_228" [digitrec.cpp:18]   --->   Operation 943 'add' 'add_ln18_236' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 944 [1/1] (0.00ns)   --->   "%zext_ln18_223 = zext i2 %add_ln18_236 to i3" [digitrec.cpp:18]   --->   Operation 944 'zext' 'zext_ln18_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 945 [1/1] (0.54ns)   --->   "%add_ln18_237 = add i3 %zext_ln18_223, %zext_ln18_222" [digitrec.cpp:18]   --->   Operation 945 'add' 'add_ln18_237' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 946 [1/1] (0.00ns)   --->   "%zext_ln18_224 = zext i3 %add_ln18_237 to i4" [digitrec.cpp:18]   --->   Operation 946 'zext' 'zext_ln18_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 947 [1/1] (0.54ns)   --->   "%add_ln18_238 = add i2 %zext_ln791_229, %zext_ln791_230" [digitrec.cpp:18]   --->   Operation 947 'add' 'add_ln18_238' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln18_225 = zext i2 %add_ln18_238 to i3" [digitrec.cpp:18]   --->   Operation 948 'zext' 'zext_ln18_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 949 [1/1] (0.54ns)   --->   "%add_ln18_239 = add i2 %zext_ln791_231, %zext_ln791_232" [digitrec.cpp:18]   --->   Operation 949 'add' 'add_ln18_239' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln18_226 = zext i2 %add_ln18_239 to i3" [digitrec.cpp:18]   --->   Operation 950 'zext' 'zext_ln18_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 951 [1/1] (0.54ns)   --->   "%add_ln18_240 = add i3 %zext_ln18_226, %zext_ln18_225" [digitrec.cpp:18]   --->   Operation 951 'add' 'add_ln18_240' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 952 [1/1] (0.00ns)   --->   "%zext_ln18_227 = zext i3 %add_ln18_240 to i4" [digitrec.cpp:18]   --->   Operation 952 'zext' 'zext_ln18_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 953 [1/1] (0.67ns)   --->   "%add_ln18_241 = add i4 %zext_ln18_227, %zext_ln18_224" [digitrec.cpp:18]   --->   Operation 953 'add' 'add_ln18_241' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 954 [1/1] (0.00ns)   --->   "%zext_ln18_228 = zext i4 %add_ln18_241 to i5" [digitrec.cpp:18]   --->   Operation 954 'zext' 'zext_ln18_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 955 [1/1] (0.54ns)   --->   "%add_ln18_242 = add i2 %zext_ln791_233, %zext_ln791_234" [digitrec.cpp:18]   --->   Operation 955 'add' 'add_ln18_242' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 956 [1/1] (0.00ns)   --->   "%zext_ln18_229 = zext i2 %add_ln18_242 to i3" [digitrec.cpp:18]   --->   Operation 956 'zext' 'zext_ln18_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 957 [1/1] (0.54ns)   --->   "%add_ln18_243 = add i2 %zext_ln791_235, %zext_ln791_236" [digitrec.cpp:18]   --->   Operation 957 'add' 'add_ln18_243' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln18_230 = zext i2 %add_ln18_243 to i3" [digitrec.cpp:18]   --->   Operation 958 'zext' 'zext_ln18_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 959 [1/1] (0.54ns)   --->   "%add_ln18_244 = add i3 %zext_ln18_230, %zext_ln18_229" [digitrec.cpp:18]   --->   Operation 959 'add' 'add_ln18_244' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln18_231 = zext i3 %add_ln18_244 to i4" [digitrec.cpp:18]   --->   Operation 960 'zext' 'zext_ln18_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 961 [1/1] (0.54ns)   --->   "%add_ln18_245 = add i2 %zext_ln791_237, %zext_ln791_238" [digitrec.cpp:18]   --->   Operation 961 'add' 'add_ln18_245' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln18_232 = zext i2 %add_ln18_245 to i3" [digitrec.cpp:18]   --->   Operation 962 'zext' 'zext_ln18_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 963 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_246 = add i2 %zext_ln791_240, %zext_ln18_118" [digitrec.cpp:18]   --->   Operation 963 'add' 'add_ln18_246' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 964 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln18_247 = add i2 %add_ln18_246, %zext_ln791_239" [digitrec.cpp:18]   --->   Operation 964 'add' 'add_ln18_247' <Predicate = true> <Delay = 0.14> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 965 [1/1] (0.00ns)   --->   "%zext_ln18_233 = zext i2 %add_ln18_247 to i3" [digitrec.cpp:18]   --->   Operation 965 'zext' 'zext_ln18_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 966 [1/1] (0.54ns)   --->   "%add_ln18_248 = add i3 %zext_ln18_233, %zext_ln18_232" [digitrec.cpp:18]   --->   Operation 966 'add' 'add_ln18_248' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 967 [1/1] (0.00ns)   --->   "%zext_ln18_234 = zext i3 %add_ln18_248 to i4" [digitrec.cpp:18]   --->   Operation 967 'zext' 'zext_ln18_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 968 [1/1] (0.67ns)   --->   "%add_ln18_249 = add i4 %zext_ln18_234, %zext_ln18_231" [digitrec.cpp:18]   --->   Operation 968 'add' 'add_ln18_249' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 969 [1/1] (0.00ns)   --->   "%zext_ln18_235 = zext i4 %add_ln18_249 to i5" [digitrec.cpp:18]   --->   Operation 969 'zext' 'zext_ln18_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 970 [1/1] (0.79ns)   --->   "%add_ln18_250 = add i5 %zext_ln18_235, %zext_ln18_228" [digitrec.cpp:18]   --->   Operation 970 'add' 'add_ln18_250' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln18_236 = zext i5 %add_ln18_250 to i6" [digitrec.cpp:18]   --->   Operation 971 'zext' 'zext_ln18_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 972 [1/1] (0.78ns)   --->   "%add_ln18_251 = add i6 %zext_ln18_236, %zext_ln18_221" [digitrec.cpp:18]   --->   Operation 972 'add' 'add_ln18_251' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln18_237 = zext i6 %add_ln18_251 to i7" [digitrec.cpp:18]   --->   Operation 973 'zext' 'zext_ln18_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 974 [1/1] (0.78ns)   --->   "%add_ln18_252 = add i7 %zext_ln18_237, %zext_ln18_206" [digitrec.cpp:18]   --->   Operation 974 'add' 'add_ln18_252' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 975 [1/1] (0.00ns)   --->   "%p_Result_254 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 255)" [digitrec.cpp:18]   --->   Operation 975 'bitselect' 'p_Result_254' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.69>
ST_2 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln18_116 = zext i7 %add_ln18_125 to i8" [digitrec.cpp:18]   --->   Operation 976 'zext' 'zext_ln18_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 977 [1/1] (0.00ns)   --->   "%zext_ln18_117 = zext i1 %p_Result_126 to i8" [digitrec.cpp:18]   --->   Operation 977 'zext' 'zext_ln18_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 978 [1/1] (0.00ns)   --->   "%zext_ln791_115 = zext i1 %p_Result_127 to i2" [digitrec.cpp:18]   --->   Operation 978 'zext' 'zext_ln791_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 979 [1/1] (0.00ns)   --->   "%zext_ln791_116 = zext i1 %p_Result_128 to i2" [digitrec.cpp:18]   --->   Operation 979 'zext' 'zext_ln791_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 980 [1/1] (0.77ns)   --->   "%add_ln18_126 = add i8 %zext_ln18_116, %zext_ln18_117" [digitrec.cpp:18]   --->   Operation 980 'add' 'add_ln18_126' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 981 [1/1] (0.54ns)   --->   "%add_ln18_127 = add i2 %zext_ln791_115, %zext_ln791_116" [digitrec.cpp:18]   --->   Operation 981 'add' 'add_ln18_127' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 982 [1/1] (0.00ns)   --->   "%zext_ln18_119 = zext i2 %add_ln18_127 to i8" [digitrec.cpp:18]   --->   Operation 982 'zext' 'zext_ln18_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 983 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_128 = add i8 %zext_ln18_119, %add_ln18_126" [digitrec.cpp:18]   --->   Operation 983 'add' 'add_ln18_128' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 984 [1/1] (0.00ns)   --->   "%zext_ln18_122 = zext i3 %add_ln18_131 to i8" [digitrec.cpp:18]   --->   Operation 984 'zext' 'zext_ln18_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 985 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln18_132 = add i8 %zext_ln18_122, %add_ln18_128" [digitrec.cpp:18]   --->   Operation 985 'add' 'add_ln18_132' <Predicate = true> <Delay = 1.05> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 986 [1/1] (0.00ns)   --->   "%zext_ln18_129 = zext i4 %add_ln18_139 to i8" [digitrec.cpp:18]   --->   Operation 986 'zext' 'zext_ln18_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 987 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_140 = add i8 %zext_ln18_129, %add_ln18_132" [digitrec.cpp:18]   --->   Operation 987 'add' 'add_ln18_140' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 988 [1/1] (0.00ns)   --->   "%zext_ln18_144 = zext i5 %add_ln18_155 to i8" [digitrec.cpp:18]   --->   Operation 988 'zext' 'zext_ln18_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 989 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln18_156 = add i8 %zext_ln18_144, %add_ln18_140" [digitrec.cpp:18]   --->   Operation 989 'add' 'add_ln18_156' <Predicate = true> <Delay = 1.05> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 990 [1/1] (0.00ns)   --->   "%zext_ln18_175 = zext i6 %add_ln18_187 to i8" [digitrec.cpp:18]   --->   Operation 990 'zext' 'zext_ln18_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 991 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_188 = add i8 %zext_ln18_175, %add_ln18_156" [digitrec.cpp:18]   --->   Operation 991 'add' 'add_ln18_188' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 992 [1/1] (0.00ns)   --->   "%zext_ln18_238 = zext i7 %add_ln18_252 to i8" [digitrec.cpp:18]   --->   Operation 992 'zext' 'zext_ln18_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 993 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln18_253 = add i8 %zext_ln18_238, %add_ln18_188" [digitrec.cpp:18]   --->   Operation 993 'add' 'add_ln18_253' <Predicate = true> <Delay = 1.05> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 994 [1/1] (0.00ns)   --->   "%zext_ln18_239 = zext i8 %add_ln18_253 to i9" [digitrec.cpp:18]   --->   Operation 994 'zext' 'zext_ln18_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 995 [1/1] (0.00ns)   --->   "%zext_ln18_240 = zext i1 %p_Result_254 to i9" [digitrec.cpp:18]   --->   Operation 995 'zext' 'zext_ln18_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 996 [1/1] (0.76ns)   --->   "%add_ln18_254 = add i9 %zext_ln18_239, %zext_ln18_240" [digitrec.cpp:18]   --->   Operation 996 'add' 'add_ln18_254' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 997 [1/1] (0.00ns)   --->   "ret i9 %add_ln18_254" [digitrec.cpp:20]   --->   Operation 997 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.85ns
The critical path consists of the following:
	wire read on port 'x_V' (digitrec.cpp:18) [2]  (0 ns)
	'add' operation ('add_ln18_4', digitrec.cpp:18) [22]  (0.144 ns)
	'add' operation ('add_ln18_5', digitrec.cpp:18) [24]  (0.306 ns)
	'add' operation ('add_ln18_6', digitrec.cpp:18) [42]  (0.673 ns)
	'add' operation ('add_ln18_8', digitrec.cpp:18) [45]  (0 ns)
	'add' operation ('add_ln18_13', digitrec.cpp:18) [53]  (0.469 ns)
	'add' operation ('add_ln18_14', digitrec.cpp:18) [87]  (0 ns)
	'add' operation ('add_ln18_16', digitrec.cpp:18) [90]  (0.614 ns)
	'add' operation ('add_ln18_20', digitrec.cpp:18) [97]  (0 ns)
	'add' operation ('add_ln18_29', digitrec.cpp:18) [113]  (0.614 ns)
	'add' operation ('add_ln18_30', digitrec.cpp:18) [179]  (0.789 ns)
	'add' operation ('add_ln18_32', digitrec.cpp:18) [182]  (0 ns)
	'add' operation ('add_ln18_36', digitrec.cpp:18) [189]  (0.76 ns)
	'add' operation ('add_ln18_44', digitrec.cpp:18) [204]  (0 ns)
	'add' operation ('add_ln18_61', digitrec.cpp:18) [236]  (0.76 ns)
	'add' operation ('add_ln18_62', digitrec.cpp:18) [366]  (0 ns)
	'add' operation ('add_ln18_64', digitrec.cpp:18) [369]  (0.905 ns)
	'add' operation ('add_ln18_68', digitrec.cpp:18) [376]  (0 ns)
	'add' operation ('add_ln18_76', digitrec.cpp:18) [391]  (0.905 ns)
	'add' operation ('add_ln18_92', digitrec.cpp:18) [422]  (0 ns)
	'add' operation ('add_ln18_125', digitrec.cpp:18) [486]  (0.905 ns)

 <State 2>: 4.69ns
The critical path consists of the following:
	'add' operation ('add_ln18_126', digitrec.cpp:18) [744]  (0.773 ns)
	'add' operation ('add_ln18_128', digitrec.cpp:18) [747]  (0 ns)
	'add' operation ('add_ln18_132', digitrec.cpp:18) [754]  (1.05 ns)
	'add' operation ('add_ln18_140', digitrec.cpp:18) [769]  (0 ns)
	'add' operation ('add_ln18_156', digitrec.cpp:18) [800]  (1.05 ns)
	'add' operation ('add_ln18_188', digitrec.cpp:18) [863]  (0 ns)
	'add' operation ('add_ln18_253', digitrec.cpp:18) [991]  (1.05 ns)
	'add' operation ('add_ln18_254', digitrec.cpp:18) [995]  (0.765 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
