// Seed: 3659348439
module module_0 #(
    parameter id_5 = 32'd0
) (
    output wire id_0,
    output uwire id_1,
    input tri1 void id_2
);
  logic id_4, _id_5;
  parameter id_6 = -1;
  assign id_4 = -1;
  wire id_7;
  ;
  wire [id_5 : -1 'b0] id_8;
  assign module_1.id_9 = 0;
  parameter id_9 = -1;
  logic id_10, id_11;
  wire id_12, id_13;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    output uwire id_2,
    input tri1 id_3,
    input logic id_4,
    input supply0 id_5,
    output logic id_6,
    input tri id_7,
    input wor id_8,
    output tri1 id_9,
    input wand id_10,
    input wire id_11
    , id_16,
    input tri0 id_12,
    output supply1 id_13,
    input supply1 id_14[1 'b0 : 1]
);
  always_comb id_6.id_4 = -1'b0;
  assign id_9 = id_5;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_14
  );
endmodule
