
AVRASM ver. 2.2.7  D:\School and University\AVR_kurs\Re_copy\Camera_control\Camera_control\main.asm Wed Nov 14 01:35:36 2018

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m16adef.inc'
D:\School and University\AVR_kurs\Re_copy\Camera_control\Camera_control\main.asm(20): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m16Adef.inc'
D:\School and University\AVR_kurs\Re_copy\Camera_control\Camera_control\main.asm(33): warning: Register r26 already defined by the .DEF directive
D:\School and University\AVR_kurs\Re_copy\Camera_control\Camera_control\main.asm(38): warning: Register r27 already defined by the .DEF directive
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m16adef.inc'
D:\School and University\AVR_kurs\Re_copy\Camera_control\Camera_control\main.asm(20): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m16Adef.inc'
                                 
                                 ;***************************************************************
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega16A.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m16Adef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega16A
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega16A
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M16ADEF_INC_
                                 #define _M16ADEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega16A
                                 #pragma AVRPART ADMIN PART_NAME ATmega16A
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x94
                                 .equ	SIGNATURE_002	= 0x03
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	OCR0	= 0x3c
                                 .equ	GICR	= 0x3b
                                 .equ	GIFR	= 0x3a
                                 .equ	TIMSK	= 0x39
                                 .equ	TIFR	= 0x38
                                 .equ	SPMCSR	= 0x37
                                 .equ	TWCR	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUCSR	= 0x34
                                 .equ	TCCR0	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OSCCAL	= 0x31
                                 .equ	OCDR	= 0x31
                                 .equ	SFIOR	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	ICR1L	= 0x26
                                 .equ	ICR1H	= 0x27
                                 .equ	TCCR2	= 0x25
                                 .equ	TCNT2	= 0x24
                                 .equ	OCR2	= 0x23
                                 .equ	ASSR	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	UBRRH	= 0x20
                                 .equ	UCSRC	= 0x20
                                 .equ	EEARL	= 0x1e
                                 .equ	EEARH	= 0x1f
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	PORTC	= 0x15
                                 .equ	DDRC	= 0x14
                                 .equ	PINC	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	SPDR	= 0x0f
                                 .equ	SPSR	= 0x0e
                                 .equ	SPCR	= 0x0d
                                 .equ	UDR	= 0x0c
                                 .equ	UCSRA	= 0x0b
                                 .equ	UCSRB	= 0x0a
                                 .equ	UBRRL	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	ADMUX	= 0x07
                                 .equ	ADCSRA	= 0x06
                                 .equ	ADCH	= 0x05
                                 .equ	ADCL	= 0x04
                                 .equ	TWDR	= 0x03
                                 .equ	TWAR	= 0x02
                                 .equ	TWSR	= 0x01
                                 .equ	TWBR	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TCCR0 - Timer/Counter Control Register
                                 .equ	CS00	= 0	; Clock Select 1
                                 .equ	CS01	= 1	; Clock Select 1
                                 .equ	CS02	= 2	; Clock Select 2
                                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                                 .equ	CTC0	= WGM01	; For compatibility
                                 .equ	COM00	= 4	; Compare match Output Mode 0
                                 .equ	COM01	= 5	; Compare Match Output Mode 1
                                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                                 .equ	PWM0	= WGM00	; For compatibility
                                 .equ	FOC0	= 7	; Force Output Compare
                                 
                                 ; TCNT0 - Timer/Counter Register
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0 - Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0	= 1	; Output Compare Flag 0
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	PSR10	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	FOC1B	= 2	; Force Output Compare 1B
                                 .equ	FOC1A	= 3	; Force Output Compare 1A
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	CTC10	= WGM12	; For compatibility
                                 .equ	CTC1	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	CTC11	= WGM13	; For compatibility
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; GICR - General Interrupt Control Register
                                 .equ	GIMSK	= GICR	; For compatibility
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	INT2	= 5	; External Interrupt Request 2 Enable
                                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                                 
                                 ; GIFR - General Interrupt Flag Register
                                 .equ	INTF2	= 5	; External Interrupt Flag 2
                                 .equ	INTF0	= 6	; External Interrupt Flag 0
                                 .equ	INTF1	= 7	; External Interrupt Flag 1
                                 
                                 ; MCUCR - General Interrupt Control Register
                                 .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	ISC2	= 6	; Interrupt Sense Control 2
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEWE	= 1	; EEPROM Write Enable
                                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                                 .equ	EEWEE	= EEMWE	; For compatibility
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 ;.equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 ;.equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 ;.equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 ;.equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 .equ	SM0	= 4	; Sleep Mode Select
                                 .equ	SM1	= 5	; Sleep Mode Select
                                 .equ	SE	= 6	; Sleep Enable
                                 .equ	SM2	= 7	; Sleep Mode Select
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	MCUSR	= MCUCSR	; For compatibility
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; SFIOR - Special function I/O register
                                 ;.equ	PSR10	= 0	; Prescaler reset
                                 .equ	PSR2	= 1	; Prescaler reset
                                 .equ	PUD	= 2	; Pull-up Disable
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 6	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	OCIE2	= 7	; Timer/Counter2 Output Compare Match Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2	= 7	; Output Compare Flag 2
                                 
                                 ; TCCR2 - Timer/Counter2 Control Register
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM21	= 3	; Waveform Generation Mode
                                 .equ	CTC2	= WGM21	; For compatibility
                                 .equ	COM20	= 4	; Compare Output Mode bit 0
                                 .equ	COM21	= 5	; Compare Output Mode bit 1
                                 .equ	WGM20	= 6	; Waveform Genration Mode
                                 .equ	PWM2	= WGM20	; For compatibility
                                 .equ	FOC2	= 7	; Force Output Compare
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2 - Timer/Counter2 Output Compare Register
                                 .equ	OCR2_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2UB	= 0	; Timer/counter Control Register2 Update Busy
                                 .equ	OCR2UB	= 1	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 2	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 3	; Asynchronous Timer/counter2
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR2	= 1	; Prescaler Reset Timer/Counter2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** USART ************************
                                 ; UDR - USART I/O Data Register
                                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSRA - USART Control and Status Register A
                                 .equ	USR	= UCSRA	; For compatibility
                                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                                 .equ	U2X	= 1	; Double the USART transmission speed
                                 .equ	UPE	= 2	; Parity Error
                                 .equ	PE	= UPE	; For compatibility
                                 .equ	DOR	= 3	; Data overRun
                                 .equ	FE	= 4	; Framing Error
                                 .equ	UDRE	= 5	; USART Data Register Empty
                                 .equ	TXC	= 6	; USART Transmitt Complete
                                 .equ	RXC	= 7	; USART Receive Complete
                                 
                                 ; UCSRB - USART Control and Status Register B
                                 .equ	UCR	= UCSRB	; For compatibility
                                 .equ	TXB8	= 0	; Transmit Data Bit 8
                                 .equ	RXB8	= 1	; Receive Data Bit 8
                                 .equ	UCSZ2	= 2	; Character Size
                                 .equ	CHR9	= UCSZ2	; For compatibility
                                 .equ	TXEN	= 3	; Transmitter Enable
                                 .equ	RXEN	= 4	; Receiver Enable
                                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSRC - USART Control and Status Register C
                                 .equ	UCPOL	= 0	; Clock Polarity
                                 .equ	UCSZ0	= 1	; Character Size
                                 .equ	UCSZ1	= 2	; Character Size
                                 .equ	USBS	= 3	; Stop Bit Select
                                 .equ	UPM0	= 4	; Parity Mode Bit 0
                                 .equ	UPM1	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL	= 6	; USART Mode Select
                                 .equ	URSEL	= 7	; Register Select
                                 
                                 .equ	UBRRHI	= UBRRH	; For compatibility
                                 
                                 ; ***** TWI **************************
                                 ; TWBR - TWI Bit Rate register
                                 .equ	I2BR	= TWBR	; For compatibility
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	I2CR	= TWCR	; For compatibility
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	I2IE	= TWIE	; For compatibility
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	I2EN	= TWEN	; For compatibility
                                 .equ	ENI2C	= TWEN	; For compatibility
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	I2WC	= TWWC	; For compatibility
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	I2STO	= TWSTO	; For compatibility
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	I2STA	= TWSTA	; For compatibility
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	I2EA	= TWEA	; For compatibility
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 .equ	I2INT	= TWINT	; For compatibility
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	I2SR	= TWSR	; For compatibility
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWS0	= TWPS0	; For compatibility
                                 .equ	I2GCE	= TWPS0	; For compatibility
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS1	= TWPS1	; For compatibility
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	I2S3	= TWS3	; For compatibility
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	I2S4	= TWS4	; For compatibility
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	I2S5	= TWS5	; For compatibility
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	I2S6	= TWS6	; For compatibility
                                 .equ	TWS7	= 7	; TWI Status
                                 .equ	I2S7	= TWS7	; For compatibility
                                 
                                 ; TWDR - TWI Data register
                                 .equ	I2DR	= TWDR	; For compatibility
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	I2AR	= TWAR	; For compatibility
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; SFIOR - Special Function IO Register
                                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register
                                 .equ	ADCSR	= ADCSRA	; For compatibility
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; When this bit is written to one,the Timer/Counter2 prescaler will be reset.The bit will be cleared by hardware after the operation is performed.Writing a zero to this bit will have no effect.This bit will always be read as zero if Timer/C                                 ounter2 is clocked by the internal CPU clock.If this bit is written when Timer/Counter2 is operating in asynchronous mode,the bit will remain one until the prescaler has been reset.
                                 .equ	ADFR	= ADATE	; For compatibility
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	ADTS0	= 5	; ADC Auto Trigger Source 0
                                 .equ	ADTS1	= 6	; ADC Auto Trigger Source 1
                                 .equ	ADTS2	= 7	; ADC Auto Trigger Source 2
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMCR	= SPMCSR	; For compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	ASRE	= RWWSRE	; For compatibility
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	ASB	= RWWSB	; For compatibility
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDTOE	= 4	; RW
                                 .equ	WDDE	= WDTOE	; For compatibility
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	BODEN	= 6	; Brown out detector enable
                                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	CKOPT	= 4	; Oscillator Options
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x1fff	; Note: Word address
                                 .equ	IOEND	= 0x003f
                                 .equ	SRAM_START	= 0x0060
                                 .equ	SRAM_SIZE	= 1024
                                 .equ	RAMEND	= 0x045f
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x01ff
                                 .equ	EEPROMEND	= 0x01ff
                                 .equ	EEADRBITS	= 9
                                 #pragma AVRPART MEMORY PROG_FLASH 16384
                                 #pragma AVRPART MEMORY EEPROM 512
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 1024
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x1c00
                                 .equ	NRWW_STOP_ADDR	= 0x1fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x1bff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x1f80
                                 .equ	SECONDBOOTSTART	= 0x1f00
                                 .equ	THIRDBOOTSTART	= 0x1e00
                                 .equ	FOURTHBOOTSTART	= 0x1c00
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	OC2addr	= 0x0006	; Timer/Counter2 Compare Match
                                 .equ	OVF2addr	= 0x0008	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x000a	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x000c	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x000e	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x0010	; Timer/Counter1 Overflow
                                 .equ	OVF0addr	= 0x0012	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0014	; Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0016	; USART, Rx Complete
                                 .equ	UDREaddr	= 0x0018	; USART Data Register Empty
                                 .equ	UTXCaddr	= 0x001a	; USART, Tx Complete
                                 .equ	ADCCaddr	= 0x001c	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x001e	; EEPROM Ready
                                 .equ	ACIaddr	= 0x0020	; Analog Comparator
                                 .equ	TWIaddr	= 0x0022	; 2-wire Serial Interface
                                 .equ	INT2addr	= 0x0024	; External Interrupt Request 2
                                 .equ	OC0addr	= 0x0026	; Timer/Counter0 Compare Match
                                 .equ	SPMRaddr	= 0x0028	; Store Program Memory Ready
                                 
                                 .equ	INT_VECTORS_SIZE	= 42	; size in words
                                 
                                 #endif  /* _M16ADEF_INC_ */
                                 
                                 
                                 ;* Created:         16.10.2018 15:30:07                        *
                                 ;* Author:          Pavel Kopanev                              *
                                 ;* Version:         1.0                                        *
                                 ;* Title:           Camera_control.asm                         *
                                 ;* Device           ATmega16A                                  *
                                 ;* Clock frequency: 11.0592 MHz                                *
                                 ;***************************************************************
                                 
                                 ;***************************************************************
                                 ;                   *
                                 ;                                          *
                                 ;                                                              *
                                 ; PB0, PB1, PB2, PB3 - ,             *
                                 ; PD0 - RXD0, PD1 - TXD0, PD2 - FLOW CONTROL -  USART    *
                                 ; PA0 - ADC0, PA1 - ADC1 -                            *
                                 ;***************************************************************
                                 
                                 ;***************************************************************
                                 .include "m16Adef.inc" ;   
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega16A.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m16Adef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega16A
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega16A
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M16ADEF_INC_
                                 
                                 #endif  /* _M16ADEF_INC_ */
                                 
                                 .list ;                                                                        
                                 ;***************************************************************
                                 
                                 ;***** REGISTER VARIABLES **************************************
                                 .def tempL = R16
                                 .def tempH = R17
                                  ; .def TimeOUT_T0 = R4 ;   0
                                 .def Counter_Receive = R18 ;   
                                 .def Counter_Transmit = R19 ;   
                                 .def Checksum_Receive = R20 ;    
                                  ; .def Checksum_Transmit = R21 ;    
                                 .def FLAG_Register = R21 ;  
                                 .def Counter_ADC = R26 ;       
                                 .def ADC_H0 = R22 ;         0
                                 .def ADC_L0 = R23
                                 .def ADC_H1 = R24 ;         1
                                 .def ADC_L1 = R25
                                 .def Number = R27 ;   
                                 ;***** FLAGS ***************************************************
                                 .equ FLAG_Receive = 0 ;   
                                 .equ FLAG_Transmit = 1 ;   
                                 .equ FLAG_ADC_Ready = 2 ;    
                                 .equ FLAG_ADC_Channel_N = 3 ;    : 0 -> 0-  ( 1); 1 -> 1-  ( 1)
                                 ;***** CONSTANTS ***********************************************
                                 .equ VALUE_TR = 7 ; ,   ,   USART ( ;  , 1 (2 ), 0 (2 ), )
                                 .equ VALUE_REC = 3 ; ,   ,   USART ( ;   ;  )
                                 .equ VALUE_TimeOUT_T0 = 42 ;  (1024*256/11059200*Xotc=1cek => Xotc=42 => 42  -> 1 )
                                 .equ VALUE_N_ADC = 8 ;      
                                 .equ VALUE_SHIFT = 3 ;        (2^(VALUE_SHIFT) = VALUE_N_ADC)
                                 .equ PIN_FLOW_CTRL = 2 ;  flow control
                                 .equ MCU_Address = 5 ;  
                                 ;***** VARIABLES ***********************************************
                                 .DSEG
000060                           Buffer_Receive: .BYTE 8 ;   (3 ) ( .byte     )
000068                           Buffer_Transmit: .BYTE 8 ;   (7 )
                                 ;***************************************************************
                                 
                                 .CSEG
                                 
                                 .org $0000 ; Reset Vector
000000 c028                      rjmp Init
                                 
                                 ;***** INTERRUPT VECTORS ***************************************
                                 .org INT0addr; =$002	;External Interrupt0 Vector Address
000002 9518                      reti
                                 .org INT1addr; =$004	;External Interrupt1 Vector Address
000004 9518                      reti
                                 .org OC2addr;  =$006	;Output Compare2 Interrupt Vector Address
000006 9518                      reti
                                 .org OVF2addr; =$008	;Overflow2 Interrupt Vector Address
000008 9518                      reti 
                                 .org ICP1addr; =$00A	;Input Capture1 Interrupt Vector Address
00000a 9518                      reti
                                 .org OC1Aaddr; =$00C	;Output Compare1A Interrupt Vector Address
00000c c11f                      rjmp   Time_OUT
                                 .org OC1Baddr; =$00E	;Output Compare1B Interrupt Vector Address
00000e 9518                      reti
                                 .org OVF1addr; =$010	;Overflow1 Interrupt Vector Address
000010 9518                      reti
                                 .org OVF0addr; =$012	;Overflow0 Interrupt Vector Address
                                 ; rjmp   T0_Overflow 
000012 9518                      reti
                                 .org SPIaddr;  =$014	;SPI Interrupt Vector Address
000014 9518                      reti
                                 .org URXCaddr; =$016	;UART Receive Complete Interrupt Vector Address
000016 c0af                      rjmp   Receive_Complete
                                 .org UDREaddr; =$018	;UART Data Register Empty Interrupt Vector Address
000018 c0ea                      rjmp   UDR_empty
                                 .org UTXCaddr; =$01A	;UART Transmit Complete Interrupt Vector Address
00001a c0f7                      rjmp   Transmit_Complete
                                 .org ADCCaddr; =$01C	;ADC Interrupt Vector Address
00001c c126                      rjmp   ADC_Complete
                                 .org ERDYaddr; =$01E	;EEPROM Interrupt Vector Address
00001e 9518                      reti
                                 .org ACIaddr;  =$020	;Analog Comparator Interrupt Vector Address
000020 9518                      reti
                                 .org TWIaddr;  =$022    ;Irq. vector address for Two-Wire Interface
000022 9518                      reti
                                 .org INT2addr; =$024    ;External Interrupt2 Vector Address
000024 9518                      reti
                                 .org OC0addr;  =$026    ;Output Compare0 Interrupt Vector Address
000026 9518                      reti
                                 .org SPMRaddr; =$028    ;Store Program Memory Ready Interrupt Vector Address
000028 9518                      reti
                                 ;***************************************************************
                                 
                                 ;***** INITIALISATION ******************************************
                                 ;   ( )
                                 Init:
000029 e50f                      	ldi tempL, LOW(RAMEND)
00002a bf0d                      	out SPL, tempL
00002b e004                      	ldi tempL, HIGH(RAMEND)
00002c bf0e                      	out SPH, tempL
                                 
                                 ;   / B
                                 Init_B:
00002d e00f                      	ldi tempL, 0b00001111 ; PB0-PB3 - 
00002e bb07                      	out DDRB, tempL
00002f ef00                      	ldi tempL, 0b11110000 ;      (   )
000030 bb08                      	out PORTB, tempL
                                 ;   / D
                                 Init_D:
000031 e006                      	ldi tempL, 0b00000110 ; PD1, PD2 -  (TXD0, FLOW CONTROL), PD0 -  (RXD0)
000032 bb01                      	out DDRD, tempL
000033 ef09                      	ldi tempL, 0b11111001 ;    PD0 (RXD0)     (   )
000034 bb02                      	out PORTD, tempL;
                                 ;   / 
                                 Init_C:
000035 ef0f                      	ldi tempL, 0b11111111 ; P0-PC7 - 
000036 bb04                      	out DDRC, tempL 
                                 ;   / A
                                 Init_A:
000037 ef0c                      	ldi tempL, 0b11111100 ; PA0, PA1 -   ( - )
000038 bb0a                      	out DDRA, tempL
                                 
                                 ;  UART
                                 Init_USART:
                                 	;    
000039 e001                      	ldi tempL, (1<<MPCM) 
00003a 9300 000b                 	sts UCSRA, tempL
                                 	;   	
00003c e203                      	ldi tempL, 35 ; ( . 11.0592 MHz,   19200 bps => (11.0592*10^6)/(16*19200)-1=35), U2X0=0
00003d e010                      	ldi tempH, 00 
00003e b909                      	out UBRRL, tempL;
00003f bd10                      	out UBRRH, tempH
                                 	;    
000040 e900                      	ldi tempL, (1<<RXEN)|(1<<RXCIE) ;   ,     
000041 b90a                      	out UCSRB, tempL
                                 	; 
000042 e806                      	ldi tempL, (1<<URSEL)|(1<<UCSZ0)|(1<<UCSZ1) ;  , 8   , 1  
000043 bd00                      	out UCSRC, tempL;
                                 
                                 ;  
                                 Init_ADC0:
                                 	;   
000044 e000                      	ldi tempL, 0 ;  - ADC0, (ldi tempL, 1 -> ADC1)
000045 9300 0007                 	sts ADMUX, tempL ; REFS1 = 0, REFS0 = 0 =>  ,   AREF
                                 	       
000047 e006                      	ldi tempL, (1<<ADPS2)|(1<<ADPS1) ;     : 110 - CLK/64
000048 b906                      	out ADCSR, tempL
                                 
                                 ;   TCNT0
                                 Init_T0:
000049 e001                      	ldi tempL, (1<<TOIE0) ; TOIE0 - Timer/Counter0 Overflow Interrupt Enable
00004a bf09                      	out TIMSK, tempL
                                 
                                 ;   TCNT1
                                 Init_T1:
00004b e000                      	ldi tempL, 0x00
00004c bd0f                      	out TCCR1A, tempL ;  OCnA  OCnB  =>    
00004d e008                      	ldi tempL, (1<<WGM12)
00004e 9300 002e                 	sts TCCR1B, tempL ; WGM13 = 0, WGM12 = 1, WGM11 = 0, WGM10 = 0,  CTC;
                                 					  ;   ,    - OCR1A
000050 ed18                      	ldi tempH, 0xD8 ;  Time_OUT 5 mcek => 0,005*11.0592*10^6 = 55296(D800) (0,005   55296  )
                                 	                ; [19200 bits per second => 19.2 bits per ms;  - 11  => 1      0.573 
                                 	                ;  3  =>    0.573*3 + 3 = 4.72 ]
000051 e000                      	ldi tempL, 0x00
000052 9310 002b                 	sts OCR1AH, tempH
000054 9300 002a                 	sts OCR1AL, tempL
                                 
                                 	;    Rx  SRAM
000056 e6c0                      	ldi YL, LOW(Buffer_Receive)  ; Load Y register low  
000057 e0d0                      	ldi YH, HIGH(Buffer_Receive) ; Load Y register high  
000058 e000                      	ldi tempL, 0x00
000059 e013                      	ldi tempH, VALUE_REC
                                 	BufRxdNull:
00005a 9309                      		st Y+, tempL ;     (store indirect)
00005b 951a                      		dec tempH
00005c 3010                      		cpi tempH, 0x00     
00005d f7e1                      		brne BufRxdNull 
                                 
                                 	;    Tx  SRAM
00005e e6c8                      	ldi YL, LOW(Buffer_Transmit); Load Y register low  
00005f e0d0                      	ldi YH, HIGH(Buffer_Transmit) ; Load Y register high  
000060 e000                      	ldi tempL, 0x00
000061 e017                      	ldi tempH, VALUE_TR
                                 	BufTxdNull:
000062 9309                      		st Y+, tempL ;     (store indirect)
000063 951a                      		dec tempH
000064 3010                      		cpi tempH, 0x00     
000065 f7e1                      		brne BufTxdNull
                                 
000066 e6c0                      	ldi YL, LOW(Buffer_Receive)  ; Load Y register low (    )
000067 e0d0                      	ldi YH, HIGH(Buffer_Receive) ; Load Y register high (    )
                                 
                                 	;  
000068 2700                      	clr tempL
000069 2711                      	clr tempH
00006a 2722                      	clr Counter_Receive
00006b 2733                      	clr Counter_Transmit
00006c 2744                      	clr Checksum_Receive
00006d 2733                      	clr Counter_Transmit
00006e 2755                      	clr FLAG_Register
                                 	; clr TimeOUT_T0
00006f 2766                      	clr ADC_H0
000070 2777                      	clr ADC_L0
000071 2788                      	clr ADC_H1
000072 2799                      	clr ADC_L1
000073 27aa                      	clr Counter_ADC
                                 
                                 	;  
000074 9478                      	sei
                                 ;***************************************************************
                                 
                                 ;***** MAIN PROGRAM ********************************************
                                 Start:
                                 	;   
000075 fd50                      	sbrc FLAG_Register, FLAG_Receive ; Skip if Bit in Register Cleared
000076 c001                      	rjmp Received
000077 cffd                      	rjmp Start
                                 
                                 ;  
                                 Received: 
                                 	;      
000078 9109                      	ld tempL, Y+ ; Load Indirect
                                 	;      
000079 9109                      	ld tempL, Y+
                                 	;      
00007a 700f                      	andi tempL, 0b00001111
                                 	;   
00007b bb08                      	out PORTB, tempL
                                 	;  ,     ,  
00007c c044                      	rjmp start_ADC
                                 
                                 ;   
                                 Wait_ADC:
00007d fd52                      	sbrc FLAG_Register, FLAG_ADC_Ready
00007e c001                      	rjmp Change_ch_ADC
00007f cffd                      	rjmp Wait_ADC
                                 
                                 ;     
                                 Change_ch_ADC:
000080 c030                      	rjmp Change_N_ADC_channel
000081 c03f                      	rjmp start_ADC
                                 
                                 ;       	
                                 Wait_ADC_ch_switch:	
000082 fd52                      	sbrc FLAG_Register, FLAG_ADC_Ready
000083 c001                      	rjmp Transmit
000084 cffd                      	rjmp Wait_ADC_ch_switch
                                 
                                 ;    
                                 Transmit:
                                 	;        
000085 e6c8                      	ldi YL, LOW(Buffer_Transmit)
000086 e0d0                      	ldi YH, HIGH(Buffer_Transmit)
                                 
                                 	;      
000087 e005                      	ldi tempL, MCU_Address
000088 9309                      	st Y+, tempL
                                 
                                 	;    /   
000089 b308                      	in tempL, PORTB
00008a 9309                      	st Y+, tempL
                                 
                                 	;     ( 0)     
00008b 9369                      	st Y+, ADC_H0
00008c 9379                      	st Y+, ADC_L0
                                 
                                 	;     ( 1)     
00008d 9389                      	st Y+, ADC_H1
00008e 9399                      	st Y+, ADC_L1
                                 
00008f e037                      	ldi Counter_Transmit, VALUE_TR
000090 2711                      	clr tempH
                                 
                                 ;   
                                 Checksum_calc:
000091 910a                      	ld tempL, -Y ; . 
000092 0f10                      	add tempH, tempL
000093 953a                      	dec Counter_Transmit
000094 3031                      	cpi Counter_Transmit, 1
000095 f009                      	breq Checksum_end
000096 cffa                      	rjmp Checksum_calc
                                 
                                 ;      
                                 Checksum_end:
000097 9510                      	com tempH ; Ones Complement; Rd <- $FF - Rd
                                 	
000098 e6c8                      	ldi YL, LOW(Buffer_Transmit); Load Y register low  
000099 e0d0                      	ldi YH, HIGH(Buffer_Transmit) ; Load Y register high  
00009a e006                      	ldi tempL, VALUE_TR - 1
00009b 0fc0                      	add YL, tempL
00009c 2700                      	clr tempL
00009d 1fd0                      	adc YH, tempL
00009e 8318                      	st Y, tempH ; Store Checksum to SRAM (7  )
                                 	
                                 	; Flow control  
00009f 9892                      	cbi PORTD, PIN_FLOW_CTRL
                                 
                                 	;    USART
0000a0 e6c8                      	ldi YL, LOW(Buffer_Transmit); Load Y register low  
0000a1 e0d0                      	ldi YH, HIGH(Buffer_Transmit) ; Load Y register high  
0000a2 9109                      	ld tempL, Y+ ; . 
0000a3 b90c                      	out UDR, tempL
                                 
                                 	;         
0000a4 e208                      	ldi tempL, (1<<TXEN)|(1<<UDRIE)|(0<<UCSZ2) ; UCSZ2 = 0, UCSZ1 = 1, UCSZ0 = 0 - 7 bit
0000a5 b90a                      	out UCSRB, tempL
0000a6 e200                      	ldi tempL, UCSRC
0000a7 9468                      	set ; T <- 1
0000a8 f902                      	bld tempL, UCSZ1 ; Bit load from T to Register: Rd(b) <- T 
0000a9 94e8                      	clt ; T <- 0
0000aa f901                      	bld tempL, UCSZ0 ; Bit load from T to Register: Rd(b) <- T 
0000ab bd00                      	out UCSRC, tempL ; 7 bit 
                                 
                                 Wait_transmit:
0000ac fd51                      	sbrc FLAG_Register, FLAG_Transmit 
0000ad c001                      	rjmp End
0000ae cffd                      	rjmp Wait_transmit
                                 
                                 End:
0000af 2755                      	clr FLAG_Register
0000b0 cfc4                      	rjmp Start
                                 ;***** MAIN PROGRAM END ****************************************
                                 
                                 ;***************************************************************
                                 ;    
                                 Change_N_ADC_channel:   	
0000b1 94e8                      	clt
0000b2 ff53                          sbrs  FLAG_Register, FLAG_ADC_Channel_N ; Skip if Bit in Register is Set
0000b3 9468                      	set
0000b4 f953                          bld   FLAG_Register, FLAG_ADC_Channel_N
                                 
0000b5 b107                          in tempL, ADMUX
0000b6 7e00                          andi tempL, 0b11100000
                                 
0000b7 ff53                      	sbrs FLAG_Register, FLAG_ADC_Channel_N
0000b8 c006                      	rjmp Channel_ADC0
                                 	
                                 Channel_ADC1:	
0000b9 e0b1                      	ldi Number, 1 ; 1-  (ADC1)
0000ba 6002                      	ori tempL, (0<<MUX0)|(1<<MUX1)
                                 
                                 Change_channel:	
0000bb b907                      	out ADMUX, tempL ;     
0000bc 94e8                          clt
0000bd f952                      	bld FLAG_Register, FLAG_ADC_Ready ;   
0000be 9508                      	ret
                                 
                                 Channel_ADC0:      
0000bf e0b0                      	ldi Number, 0 ; 0-  (ADC0)
0000c0 cffa                      	rjmp Change_channel
                                 ;***************************************************************
                                 
                                 ;    
                                 start_ADC:  
0000c1 e80e                      	ldi tempL,(1<<ADEN)|(1<<ADIE)|(1<<ADPS2)|(1<<ADPS1) ; . ,      ,  CLK/64 (172.8 )
0000c2 b906                      	out ADCSR,tempL
0000c3 ec0e                      	ldi tempL,(1<<ADEN)|(1<<ADIE)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADSC) ;  
0000c4 b906                      	out ADCSR,tempL
0000c5 9508                      	ret 
                                 
                                 ;***** INTERRUPTS **********************************************
                                 ;      USART
                                 Receive_complete:
                                 	;    
0000c6 930f                      	push tempL
0000c7 931f                      	push tempH
0000c8 b70f                      	in tempL, SREG
0000c9 930f                      	push tempL
                                 
                                 ;      
                                 Receive_UDR_load:
0000ca 9100 000c                 	lds tempL, UDR
                                 
                                 ;    USART   
                                 Receive_err_check:
0000cc 9110 000b                 	lds tempH, UCSRA ;    USART  tempH 
0000ce 711c                      	andi tempH, (1<<FE)|(1<<DOR)|(1<<PE)
0000cf f009                      	breq Receive_no_errors
0000d0 c02d                      	rjmp Receive_popRegs_exit
                                 
                                 ;    
                                 Receive_no_errors:
0000d1 9309                      	st Y+, tempL
0000d2 9523                      	inc Counter_Receive
0000d3 2f12                      	mov tempH, Counter_Receive
0000d4 3011                      	cpi tempH, 0x01	
0000d5 f031                      	breq Receive_address
0000d6 3012                      	cpi tempH, 0x02
0000d7 f091                      	breq Receive_first_byte
0000d8 0f40                      	add Checksum_Receive, tempL
0000d9 3013                      	cpi tempH, VALUE_REC
0000da f089                      	breq Receive_checksum
0000db c022                      	rjmp Receive_popRegs_exit
                                 
                                 ;     ( )
                                 Receive_address:
                                 	;  
0000dc 3005                      	cpi tempL, MCU_Address
0000dd f501                      	brne Receive_popRegs_exit
                                 	
                                 	;    
0000de b10b                      	in tempL, UCSRA
0000df 94e8                      	clt
0000e0 f900                      	bld tempL, MPCM
0000e1 b90b                      	out UCSRA, tempL ;     (Logical OR Register and Constant Rd <- Rd v K)
                                 
0000e2 0f40                      	add Checksum_Receive, tempL ;      
0000e3 b709                      	in tempL, TIMSK
0000e4 9468                      	set
0000e5 f904                      	bld tempL, OCIE1A ; Bit load from T to Register: Rd(b) <- T
0000e6 bf09                      	out TIMSK, tempL ;     ( )
0000e7 e009                      	ldi tempL, (1<<WGM12)|(1<<CS10) ; WGM13 = 0, WGM12 = 1, WGM11 = 0, WGM10 = 0 =>  CTC (TOP OCR1A)
                                                                     ; CS12 = 0, CS11 = 0, CS10 = 1 => CLKi/o /1 (No prescaling)
0000e8 bd0e                      	out TCCR1B, tempL ; . 
0000e9 c014                          rjmp Receive_popRegs_exit
                                 
                                 ;     
                                 Receive_first_byte:		
0000ea 0f40                      	add Checksum_Receive, tempL ;      
0000eb c012                      	rjmp Receive_popRegs_exit
                                 
                                 ;   
                                 Receive_checksum:
0000ec 9500                      	com tempL ;    
0000ed 1704                      	cp tempL, Checksum_Receive ;   
0000ee f409                      	brne Receive_end
0000ef 6051                      	ori FLAG_Register, (1<<FLAG_Receive) ;      (Logical OR Register and Constant Rd <- Rd v K)
                                 
                                 ;   
                                 Receive_end:
                                 	;       A
0000f0 b709                      	in tempL, TIMSK
0000f1 94e8                      	clt
0000f2 f904                      	bld tempL, OCIE1A
0000f3 bf09                      	out TIMSK, tempL ; OCIE1A  
                                 
0000f4 e008                      	ldi tempL, (1<<WGM12) ; WGM13 = 0, WGM12 = 1, WGM11 = 0, WGM10 = 0 =>  CTC (TOP OCR1A)
                                                           ; CS12 = 0, CS11 = 0, CS10 = 0 => / 
0000f5 bd0e                      	out TCCR1B, tempL ; . 
                                 	
                                 	;  
0000f6 e000                      	ldi tempL, 0x00 
0000f7 e010                      	ldi tempH, 0x00
0000f8 bd1d                      	out TCNT1H, tempH 
0000f9 bd0c                      	out TCNT1L, tempL 
                                 
                                 	;  
0000fa 2722                      	clr Counter_Receive
0000fb 2744                      	clr Checksum_Receive
                                 
                                 	;      
0000fc e6c0                      	ldi YL, LOW(Buffer_Receive) ; Load Y register low  
0000fd e0d0                      	ldi YH, HIGH(Buffer_Receive) ; Load Y register high  
                                 
                                 ;    
                                 Receive_popRegs_exit:
0000fe 910f                      	pop tempL
0000ff bf0f                      	out SREG, tempL
000100 911f                      	pop tempH
000101 910f                      	pop tempL
000102 9518                      	reti
                                 ;***************************************************************
                                 
                                 ;     
                                 UDR_empty:
                                 	;    
000103 930f                      	push tempL
000104 b70f                      	in tempL, SREG
000105 930f                      	push tempL
                                 
                                 	;     
000106 e408                      	ldi tempL, (1<<TXEN)|(1<<TXCIE)
000107 b90a                      	out UCSRB, tempL
                                 
                                 	;        
000108 e6c8                      	ldi YL, LOW(Buffer_Transmit) ; Load Y register low  
000109 e0d0                      	ldi YH, HIGH(Buffer_Transmit) ; Load Y register high  
00010a 9109                      	ld tempL, Y+
00010b 94e8                      	clt
00010c f950                          bld FLAG_Register, FLAG_Receive ;    -> 0
00010d b90c                      	out UDR, tempL
                                 
                                 	;    
00010e 910f                      	pop tempL
00010f bf0f                      	out SREG, tempL
000110 910f                      	pop tempL
000111 9518                      	reti
                                 ;***************************************************************
                                 
                                 ;    
                                 Transmit_complete:
                                 	;    
000112 930f                      	push tempL
000113 b70f                      	in tempL, SREG
000114 930f                      	push tempL
000115 931f                      	push tempH
                                 
                                 	;    
000116 9533                      	inc Counter_Transmit
                                 
                                 	;    
000117 3037                      	cpi Counter_Transmit, VALUE_TR
000118 f019                      	breq Transmit_end
                                 
                                 	;  
000119 9109                      	ld tempL, Y+
00011a b90c                      	out UDR, tempL
00011b c00b                      	rjmp Transmit_popRegs_exit
                                 
                                 ;  
                                 Transmit_end:
00011c 2733                      	clr Counter_Transmit
                                 
                                 	;    
00011d b10b                      	in tempL, UCSRA
00011e 9468                      	set
00011f f900                      	bld tempL, MPCM
000120 b90b                      	out UCSRA, tempL ;     (Logical OR Register and Constant Rd <- Rd v K)
                                 
                                 	;     ,    
000121 e900                      	ldi tempL, (1<<RXCIE)|(1<<RXEN) 
000122 b90a                      	out UCSRB, tempL
                                 
                                 	;        
000123 e6c0                      	ldi YL, LOW(Buffer_Receive)
000124 e0d0                      	ldi YH, HIGH(Buffer_Receive)
                                 
000125 6052                      	ori FLAG_Register, (1<<FLAG_Transmit)
                                 
                                 	; Flow control  
000126 9a92                      	sbi PORTD, PIN_FLOW_CTRL
                                 
                                 ;    
                                 Transmit_popRegs_exit:
000127 911f                      	pop tempH
000128 910f                      	pop tempL
000129 bf0f                      	out SREG, tempL
00012a 910f                      	pop tempL
00012b 9518                      	reti
                                 ;***************************************************************
                                 
                                 ;      A
                                 Time_OUT:
                                 	;    
00012c 930f                      	push tempL
00012d 931f                      	push tempH
00012e b70f                      	in tempL, SREG
00012f 930f                      	push tempL
                                 
                                 	;       A
000130 b709                      	in tempL, TIMSK
000131 94e8                      	clt
000132 f904                      	bld tempL, OCIE1A
000133 bf09                      	out TIMSK, tempL ; OCIE1A  
                                 
000134 e008                      	ldi tempL, (1<<WGM12) ; WGM13 = 0, WGM12 = 1, WGM11 = 0, WGM10 = 0 =>  CTC (TOP OCR1A)
                                                           ; CS12 = 0, CS11 = 0, CS10 = 0 => / 
000135 bd0e                      	out TCCR1B, tempL ; . 
                                 	
                                 	;  
000136 e000                      	ldi tempL, 0x00 
000137 e010                      	ldi tempH, 0x00
000138 bd1d                      	out TCNT1H, tempH 
000139 bd0c                      	out TCNT1L, tempL 
                                 
                                 	;  
00013a 2722                      	clr Counter_Receive
00013b 2744                      	clr Checksum_Receive
                                 
                                 	;      
00013c e6c0                      	ldi YL, LOW(Buffer_Receive) ; Load Y register low  
00013d e0d0                      	ldi YH, HIGH(Buffer_Receive) ; Load Y register high  
                                 
                                 	;    
00013e 910f                      	pop tempL
00013f bf0f                      	out SREG, tempL
000140 911f                      	pop tempH
000141 910f                      	pop tempL
000142 9518                      	reti
                                 ;***************************************************************
                                 
                                 ;     
                                 ADC_Complete:
                                 	;    
000143 930f                      	push tempL
000144 931f                      	push tempH
000145 b70f                      	in tempL, SREG
000146 930f                      	push tempL
                                 		
                                 Read_ADC:		
                                 	;   
000147 9100 0004                 	lds tempL, ADCL
000149 9110 0005                 	lds tempH, ADCH
                                 
                                 	;     
00014b 0f60                      	add ADC_H0, tempL
00014c 1f71                      	adc ADC_L0, tempH
                                 
                                 	;  
00014d 95a3                      	inc Counter_ADC
                                 
                                 	;     
00014e 30a8                      	cpi Counter_ADC, VALUE_N_ADC
00014f f039                      	breq ADC_max_measure
                                 
                                 	;   
000150 ec0e                      	ldi tempL, (1<<ADEN)|(1<<ADIE)|(1<<ADSC)|(1<<ADPS2)|(1<<ADPS1) ;  (1-),    ,  , CLK/64
000151 b906                      	out ADCSR, tempL
                                 
                                 ;    
                                 ADC_popRegs_exit:
000152 911f                      	pop tempH
000153 910f                      	pop tempL
000154 bf0f                      	out SREG, tempL
000155 910f                      	pop tempL
000156 9518                      	reti
                                 
                                 ;    
                                 ADC_max_measure:
000157 e0a3                      	ldi Counter_ADC, VALUE_SHIFT
000158 2700                      	clr tempL
                                 
                                 ;    (   )
                                 ADC_high_part_shift: 
000159 9566                      	lsr ADC_H0 ; Logical Shift Right (   )
00015a f408                      	brcc ADC_low_part_shift ; Branch if Carry Cleared
00015b e800                      	ldi tempL, 0b10000000
                                 
                                 ADC_low_part_shift:
00015c 9576                      	lsr ADC_L0 ; (   )
00015d 2b70                      	or ADC_L0, tempL
00015e 95aa                      	dec Counter_ADC
00015f 30a0                      	cpi Counter_ADC, 0
000160 f009                      	breq ADC_end
000161 cff7                      	rjmp ADC_high_part_shift
                                 
                                 ADC_end:
000162 27aa                      	clr Counter_ADC
                                 	;      
000163 6054                      	ori FLAG_Register, (1<<FLAG_ADC_Ready)
000164 30b1                      	cpi Number, 1
000165 f009                      	breq ADC_change_reg
000166 cfeb                      	rjmp ADC_popRegs_exit
                                 	
                                 ADC_change_reg:
000167 2f97                      	mov ADC_L1, ADC_L0
000168 2f86                      	mov ADC_H1, ADC_H0
000169 9508                      	ret


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega16A" register use summary:
x  :   0 y  :  16 z  :   0 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 149 r17:  35 r18:   5 r19:   8 r20:   7 
r21:  14 r22:   5 r23:   6 r24:   3 r25:   3 r26:   7 r27:   3 r28:  11 
r29:  11 r30:   0 r31:   0 
Registers used: 15 out of 35 (42.9%)

"ATmega16A" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   2 add   :   6 adiw  :   0 and   :   0 
andi  :   3 asr   :   0 bclr  :   0 bld   :  10 brbc  :   0 brbs  :   0 
brcc  :   1 brcs  :   0 break :   0 breq  :   9 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   4 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :   1 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :  22 cls   :   0 
clt   :   7 clv   :   0 clz   :   0 com   :   2 cp    :   1 cpc   :   0 
cpi   :  11 cpse  :   0 dec   :   4 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :  12 inc   :   3 jmp   :   0 
ld    :   6 ldd   :   0 ldi   :  65 lds   :   4 lpm   :   0 lsl   :   0 
lsr   :   2 mov   :   3 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   1 ori   :   4 out   :  44 pop   :  14 
push  :  14 rcall :   0 ret   :   3 reti  :  20 rjmp  :  28 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   1 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   4 sbrs  :   2 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   4 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :  10 std   :   0 sts   :   5 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 36 out of 113 (31.9%)

"ATmega16A" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0002d4    684      0    684   16384   4.2%
[.dseg] 0x000060 0x000070      0     16     16    1024   1.6%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 2 warnings
