

================================================================
== Vitis HLS Report for 'sobel'
================================================================
* Date:           Sat Jun 12 14:59:14 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        sobel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.965 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                 Pipeline                 |
    |   min   |   max   |    min   |    max   |   min  |   max  |                   Type                   |
    +---------+---------+----------+----------+--------+--------+------------------------------------------+
    |   461522|   461523|  4.615 ms|  4.615 ms|  461520|  461520|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------+

    + Detail: 
        * Instance: 
        +--------------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |                          |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance         |   Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |sumx_a_1_crop_fu_361      |crop        |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |sumy_a_1_crop_fu_366      |crop        |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |sumx_b_1_crop_fu_371      |crop        |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |sumy_b_1_crop_fu_376      |crop        |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |temp_a_adder_fu_381       |adder       |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |temp_b_adder_fu_389       |adder       |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |pout_a_crop_upper_fu_397  |crop_upper  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |pout_b_crop_upper_fu_402  |crop_upper  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +--------------------------+------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_72_1_VITIS_LOOP_73_2  |   461522|   461522|         4|          1|          1|  461520|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     1|        -|       -|    -|
|Expression           |        -|     -|        0|     670|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        0|     150|    -|
|Memory               |        4|     -|        0|       0|    -|
|Multiplexer          |        -|     -|        -|     170|    -|
|Register             |        -|     -|      619|      96|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        4|     1|      619|    1086|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+------------+---------+----+---+----+-----+
    |         Instance         |   Module   | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+------------+---------+----+---+----+-----+
    |temp_a_adder_fu_381       |adder       |        0|   0|  0|  16|    0|
    |temp_b_adder_fu_389       |adder       |        0|   0|  0|  16|    0|
    |sumx_a_1_crop_fu_361      |crop        |        0|   0|  0|  25|    0|
    |sumy_a_1_crop_fu_366      |crop        |        0|   0|  0|  25|    0|
    |sumx_b_1_crop_fu_371      |crop        |        0|   0|  0|  25|    0|
    |sumy_b_1_crop_fu_376      |crop        |        0|   0|  0|  25|    0|
    |pout_a_crop_upper_fu_397  |crop_upper  |        0|   0|  0|   9|    0|
    |pout_b_crop_upper_fu_402  |crop_upper  |        0|   0|  0|   9|    0|
    +--------------------------+------------+---------+----+---+----+-----+
    |Total                     |            |        0|   0|  0| 150|    0|
    +--------------------------+------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------+--------------------------+-----------+
    |           Instance          |          Module          | Expression|
    +-----------------------------+--------------------------+-----------+
    |mul_mul_10ns_12ns_20_4_1_U5  |mul_mul_10ns_12ns_20_4_1  |    i0 * i1|
    +-----------------------------+--------------------------+-----------+

    * Memory: 
    +--------------+------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |   Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+------------+---------+---+----+-----+------+-----+------+-------------+
    |buffer_a_1_U  |buffer_a_1  |        1|  0|   0|    0|   641|   16|     1|        10256|
    |buffer_b_1_U  |buffer_a_1  |        1|  0|   0|    0|   641|   16|     1|        10256|
    |buffer_a_2_U  |buffer_a_2  |        1|  0|   0|    0|   641|   16|     1|        10256|
    |buffer_b_2_U  |buffer_a_2  |        1|  0|   0|    0|   641|   16|     1|        10256|
    +--------------+------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |            |        4|  0|   0|    0|  2564|   64|     4|        41024|
    +--------------+------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln100_1_fu_863_p2      |         +|   0|  0|  27|          20|           3|
    |add_ln100_2_fu_848_p2      |         +|   0|  0|  20|          13|          13|
    |add_ln100_fu_858_p2        |         +|   0|  0|  27|          20|          20|
    |add_ln101_fu_874_p2        |         +|   0|  0|  27|          20|          10|
    |add_ln105_1_fu_703_p2      |         +|   0|  0|  16|          16|          16|
    |add_ln105_fu_692_p2        |         +|   0|  0|  16|          16|          16|
    |add_ln106_1_fu_750_p2      |         +|   0|  0|  16|          16|          16|
    |add_ln106_fu_738_p2        |         +|   0|  0|  16|          16|          16|
    |add_ln119_1_fu_786_p2      |         +|   0|  0|  16|          16|          16|
    |add_ln119_fu_775_p2        |         +|   0|  0|  16|          16|          16|
    |add_ln120_1_fu_833_p2      |         +|   0|  0|  16|          16|          16|
    |add_ln120_fu_821_p2        |         +|   0|  0|  16|          16|          16|
    |add_ln72_1_fu_407_p2       |         +|   0|  0|  26|          19|           1|
    |add_ln72_fu_567_p2         |         +|   0|  0|  17|          10|           1|
    |add_ln75_1_fu_485_p2       |         +|   0|  0|  25|          18|          18|
    |add_ln75_fu_495_p2         |         +|   0|  0|  27|          20|          20|
    |add_ln77_fu_506_p2         |         +|   0|  0|  27|          20|          10|
    |col_fu_539_p2              |         +|   0|  0|  17|          10|           1|
    |sumx_a_1_crop_fu_361_in_r  |         +|   0|  0|  16|          16|          16|
    |sumx_b_1_crop_fu_371_in_r  |         +|   0|  0|  16|          16|          16|
    |sub_ln105_fu_698_p2        |         -|   0|  0|  16|          16|          16|
    |sub_ln106_fu_744_p2        |         -|   0|  0|  16|          16|          16|
    |sub_ln119_fu_781_p2        |         -|   0|  0|  16|          16|          16|
    |sub_ln120_fu_827_p2        |         -|   0|  0|  16|          16|          16|
    |sumy_a_1_crop_fu_366_in_r  |         -|   0|  0|  16|          16|          16|
    |sumy_b_1_crop_fu_376_in_r  |         -|   0|  0|  16|          16|          16|
    |tmp20_fu_679_p2            |         -|   0|  0|  22|          15|          15|
    |tmp3918_fu_724_p2          |         -|   0|  0|  22|          15|          15|
    |tmp4616_fu_762_p2          |         -|   0|  0|  22|          15|          15|
    |tmp5214_fu_807_p2          |         -|   0|  0|  22|          15|          15|
    |and_ln99_fu_533_p2         |       and|   0|  0|   2|           1|           1|
    |ap_condition_238           |       and|   0|  0|   2|           1|           1|
    |icmp39_fu_459_p2           |      icmp|   0|  0|  11|           9|           1|
    |icmp_fu_555_p2             |      icmp|   0|  0|  11|           9|           1|
    |icmp_ln72_fu_573_p2        |      icmp|   0|  0|  14|          19|          17|
    |icmp_ln73_fu_561_p2        |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln99_fu_527_p2        |      icmp|   0|  0|  11|           9|           1|
    |row_fu_421_p3              |    select|   0|  0|  10|           1|          10|
    |select_ln73_2_fu_465_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln73_fu_413_p3      |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 670|         548|         459|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |add_ln7223_reg_277                         |   9|          2|   10|         20|
    |ap_NS_fsm                                  |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                    |   9|          2|    1|          2|
    |ap_phi_mux_add_ln7223_phi_fu_281_p6        |  14|          3|   10|         30|
    |ap_phi_mux_cmp7021_phi_fu_309_p6           |  14|          3|    1|          3|
    |ap_phi_mux_col20_phi_fu_323_p6             |  14|          3|   10|         30|
    |ap_phi_mux_icmp_ln7322_phi_fu_295_p6       |  14|          3|    1|          3|
    |ap_phi_mux_indvar_flatten18_phi_fu_351_p6  |  14|          3|   19|         57|
    |ap_phi_mux_row19_phi_fu_337_p6             |  14|          3|   10|         30|
    |cmp7021_reg_305                            |   9|          2|    1|          2|
    |col20_reg_319                              |   9|          2|   10|         20|
    |icmp_ln7322_reg_291                        |   9|          2|    1|          2|
    |indvar_flatten18_reg_347                   |   9|          2|   19|         38|
    |row19_reg_333                              |   9|          2|   10|         20|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 170|         37|  105|        262|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln7223_reg_277        |  10|   0|   10|          0|
    |add_ln72_1_reg_976        |  19|   0|   19|          0|
    |add_ln72_reg_1047         |  10|   0|   10|          0|
    |and_ln99_reg_1028         |   1|   0|    1|          0|
    |ap_CS_fsm                 |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |buffer_a_1_addr_reg_1006  |  10|   0|   10|          0|
    |buffer_a_2_addr_reg_1016  |  10|   0|   10|          0|
    |buffer_b_1_addr_reg_1011  |  10|   0|   10|          0|
    |buffer_b_2_addr_reg_1022  |  10|   0|   10|          0|
    |cmp7021_reg_305           |   1|   0|    1|          0|
    |col20_reg_319             |  10|   0|   10|          0|
    |col_reg_1032              |  10|   0|   10|          0|
    |empty_11_fu_110           |  15|   0|   15|          0|
    |empty_12_fu_114           |  15|   0|   15|          0|
    |empty_13_fu_118           |  15|   0|   15|          0|
    |empty_14_fu_122           |  16|   0|   16|          0|
    |empty_15_fu_126           |  16|   0|   16|          0|
    |empty_16_fu_130           |  16|   0|   16|          0|
    |empty_17_fu_134           |  16|   0|   16|          0|
    |empty_fu_106              |  15|   0|   15|          0|
    |icmp_ln72_reg_1052        |   1|   0|    1|          0|
    |icmp_ln7322_reg_291       |   1|   0|    1|          0|
    |icmp_ln73_reg_1042        |   1|   0|    1|          0|
    |icmp_reg_1037             |   1|   0|    1|          0|
    |indvar_flatten18_reg_347  |  19|   0|   19|          0|
    |pin_a_1_fu_94             |  16|   0|   16|          0|
    |pin_a_2_fu_102            |  16|   0|   16|          0|
    |pin_a_reg_1056            |  16|   0|   16|          0|
    |pin_b_1_fu_90             |  16|   0|   16|          0|
    |pin_b_2_fu_98             |  16|   0|   16|          0|
    |pin_b_reg_1063            |  16|   0|   16|          0|
    |row19_reg_333             |  10|   0|   10|          0|
    |row_reg_986               |  10|   0|   10|          0|
    |select_ln73_reg_981       |  10|   0|   10|          0|
    |temp_a_reg_1082           |   9|   0|    9|          0|
    |temp_b_reg_1087           |   9|   0|    9|          0|
    |trunc_ln82_reg_1070       |  15|   0|   15|          0|
    |trunc_ln83_reg_1076       |  15|   0|   15|          0|
    |and_ln99_reg_1028         |  64|  32|    1|          0|
    |icmp_ln72_reg_1052        |  64|  32|    1|          0|
    |select_ln73_reg_981       |  64|  32|   10|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 619|  96|  439|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|         sobel|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|         sobel|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|         sobel|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|         sobel|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|         sobel|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|         sobel|  return value|
|src_address0  |  out|   20|   ap_memory|           src|         array|
|src_ce0       |  out|    1|   ap_memory|           src|         array|
|src_q0        |   in|   16|   ap_memory|           src|         array|
|src_address1  |  out|   20|   ap_memory|           src|         array|
|src_ce1       |  out|    1|   ap_memory|           src|         array|
|src_q1        |   in|   16|   ap_memory|           src|         array|
|dst_address0  |  out|   20|   ap_memory|           dst|         array|
|dst_ce0       |  out|    1|   ap_memory|           dst|         array|
|dst_we0       |  out|    1|   ap_memory|           dst|         array|
|dst_d0        |  out|   16|   ap_memory|           dst|         array|
|dst_address1  |  out|   20|   ap_memory|           dst|         array|
|dst_ce1       |  out|    1|   ap_memory|           dst|         array|
|dst_we1       |  out|    1|   ap_memory|           dst|         array|
|dst_d1        |  out|   16|   ap_memory|           dst|         array|
|rows          |   in|   32|     ap_none|          rows|        scalar|
|cols          |   in|   32|     ap_none|          cols|        scalar|
+--------------+-----+-----+------------+--------------+--------------+

