INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexa/vivado_projects/8bitprocessor/8bitprocessor.srcs/sim_1/imports/sim_sources/testbench_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench8
