$date
	Fri Oct 23 12:31:15 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 12 ! count [11:0] $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ load $end
$var reg 12 % loadbits [11:0] $end
$var reg 1 & reset $end
$scope module u1 $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ load $end
$var wire 12 ' loadbits [11:0] $end
$var wire 1 & reset $end
$var reg 12 ( count [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
x&
bx %
x$
x#
0"
bx !
$end
#1
b0 !
b0 (
1"
b100100000001 %
b100100000001 '
0$
0#
1&
#2
0"
0&
#3
1"
#4
0"
1#
#5
b1 !
b1 (
1"
#6
0"
#7
b10 !
b10 (
1"
#8
0"
#9
1"
0#
#10
0"
#11
1"
#12
0"
#13
1"
#14
0"
1#
#15
b11 !
b11 (
1"
#16
0"
#17
b100100000001 !
b100100000001 (
1"
1$
#18
0"
#19
b100100000001 !
b100100000001 (
1"
#20
0"
#21
b100100000001 !
b100100000001 (
1"
#22
0"
#23
b100100000001 !
b100100000001 (
1"
#24
0"
#25
b100100000010 !
b100100000010 (
1"
0$
#26
0"
#27
b100100000011 !
b100100000011 (
1"
#28
0"
#29
b100100000100 !
b100100000100 (
1"
#30
0"
#31
b100100000101 !
b100100000101 (
1"
#32
0"
#33
b100100000110 !
b100100000110 (
1"
#34
b0 !
b0 (
0"
1&
#35
b0 !
b0 (
1"
#36
0"
#37
b0 !
b0 (
1"
#38
0"
0&
#39
b1 !
b1 (
1"
#40
0"
#41
b10 !
b10 (
1"
#42
0"
0#
b100000000000 %
b100000000000 '
#43
1"
#44
0"
#45
1"
#46
0"
#47
1"
#48
b100000000000 !
b100000000000 (
0"
1$
#49
1"
#50
0"
#51
1"
#52
0"
0$
#53
1"
#54
0"
#55
1"
#56
0"
#57
1"
#58
0"
#59
1"
#60
0"
1#
#61
b100000000001 !
b100000000001 (
1"
#62
0"
#63
b100000000010 !
b100000000010 (
1"
#64
0"
#65
b100000000011 !
b100000000011 (
1"
#66
0"
#67
b100000000100 !
b100000000100 (
1"
#68
0"
#69
b100000000101 !
b100000000101 (
1"
#70
0"
#71
b100000000110 !
b100000000110 (
1"
#72
0"
#73
b100000000111 !
b100000000111 (
1"
#74
0"
#75
b100000001000 !
b100000001000 (
1"
#76
0"
#77
b100000001001 !
b100000001001 (
1"
#78
0"
#79
b100000001010 !
b100000001010 (
1"
#80
0"
