
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: LAPTOP-OVV5D9K5

Implementation : adder8bit0
Synopsys HDL compiler and linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
21       C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\adder8bit00\adder8bit.vhdl (2019-08-27 20:45:44, 2019-08-27 20:47:26)

*******************************************************************
Modules that may have changed as a result of file changes: 7
MID:  lib.cell.view
14       work.adder8bit.adder8bit0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\adder8bit00\adder8bit.vhdl (2019-08-27 20:45:44, 2019-08-27 20:47:26) <-- (architecture and entity definition)
2        work.and00.and0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\adder8bit00\adder8bit.vhdl (2019-08-27 20:45:44, 2019-08-27 20:47:26) <-- (may instantiate this module)
4        work.fa00.fa0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\adder8bit00\adder8bit.vhdl (2019-08-27 20:45:44, 2019-08-27 20:47:26) <-- (may instantiate this module)
6        work.ha00.ha0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\adder8bit00\adder8bit.vhdl (2019-08-27 20:45:44, 2019-08-27 20:47:26) <-- (may instantiate this module)
8        work.or00.or0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\adder8bit00\adder8bit.vhdl (2019-08-27 20:45:44, 2019-08-27 20:47:26) <-- (may instantiate this module)
11       work.xnor00.xnor0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\adder8bit00\adder8bit.vhdl (2019-08-27 20:45:44, 2019-08-27 20:47:26) <-- (may instantiate this module)
13       work.xor00.xor0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\adder8bit00\adder8bit.vhdl (2019-08-27 20:45:44, 2019-08-27 20:47:26) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 20
FID:  path (timestamp)
1        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\adder8bit00\and00.vhdl (2019-08-27 18:51:28)
2        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\adder8bit00\fa00.vhdl (2019-08-27 19:46:11)
3        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\adder8bit00\ha00.vhdl (2019-08-27 19:30:01)
4        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\adder8bit00\or00.vhdl (2019-08-27 19:32:17)
5        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\adder8bit00\packagadder8bit00.vhdl (2019-08-27 19:59:04)
6        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\adder8bit00\packagefa00.vhdl (2019-08-27 19:36:09)
7        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\adder8bit00\packageha00.vhdl (2019-08-27 19:21:39)
8        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\adder8bit00\xnor00.vhdl (2019-08-27 19:49:12)
9        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\adder8bit00\xor00.vhdl (2019-08-27 19:13:16)
10       C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd (2018-11-15 00:32:12)
11       C:\lscc\diamond\3.11_x64\synpbase\lib\cpld\lattice.vhd (2019-04-01 08:08:08)
12       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\arith.vhd (2019-04-01 08:07:44)
13       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\hyperents.vhd (2019-04-01 08:07:44)
14       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\location.map (2019-04-01 15:01:20)
15       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\numeric.vhd (2019-04-01 08:07:44)
16       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\snps_haps_pkg.vhd (2019-04-01 08:07:44)
17       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\std.vhd (2019-04-01 08:07:44)
18       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\std1164.vhd (2019-04-01 08:07:44)
19       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\umr_capim.vhd (2019-04-01 08:07:44)
20       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\unsigned.vhd (2019-04-01 08:07:44)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
