$comment
	File created using the following command:
		vcd file rxd_parity.msim.vcd -direction
$end
$date
	Tue Nov 10 15:49:00 2015
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module rxd_parity_vlg_vec_tst $end
$var reg 11 ! in_data [10:0] $end
$var wire 1 " framing_error $end
$var wire 1 # parity_error $end
$var wire 1 $ sampler $end
$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + always0~0_combout $end
$var wire 1 , always0~1_combout $end
$var wire 1 - always0~2_combout $end
$var wire 1 . in_data~combout [10] $end
$var wire 1 / in_data~combout [9] $end
$var wire 1 0 in_data~combout [8] $end
$var wire 1 1 in_data~combout [7] $end
$var wire 1 2 in_data~combout [6] $end
$var wire 1 3 in_data~combout [5] $end
$var wire 1 4 in_data~combout [4] $end
$var wire 1 5 in_data~combout [3] $end
$var wire 1 6 in_data~combout [2] $end
$var wire 1 7 in_data~combout [1] $end
$var wire 1 8 in_data~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10101101001 !
0"
0#
x$
0%
1&
x'
1(
1)
1*
1+
1,
0-
z8
07
06
15
04
13
12
01
10
0/
1.
$end
#1000000
