{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1757534742634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1757534742634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 10 21:05:42 2025 " "Processing started: Wed Sep 10 21:05:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1757534742634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1757534742634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MSXPi -c MSXPi " "Command: quartus_map --read_settings_files=on --write_settings_files=off MSXPi -c MSXPi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1757534742634 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1757534742784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msxpi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file msxpi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSXPi-rtl " "Found design unit 1: MSXPi-rtl" {  } { { "MSXPi.vhd" "" { Text "C:/Users/roniv/Dev/github/MSXPi/hardware/CPLD_Project/MSXPi.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1757534743007 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSXPi " "Found entity 1: MSXPi" {  } { { "MSXPi.vhd" "" { Text "C:/Users/roniv/Dev/github/MSXPi/hardware/CPLD_Project/MSXPi.vhd" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1757534743007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1757534743007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msxpi_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file msxpi_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSXPi_package " "Found design unit 1: MSXPi_package" {  } { { "msxpi_package.vhd" "" { Text "C:/Users/roniv/Dev/github/MSXPi/hardware/CPLD_Project/msxpi_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1757534743009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1757534743009 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MSXPi " "Elaborating entity \"MSXPi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1757534743052 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET MSXPi.vhd(146) " "VHDL Process Statement warning at MSXPi.vhd(146): signal \"RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MSXPi.vhd" "" { Text "C:/Users/roniv/Dev/github/MSXPi/hardware/CPLD_Project/MSXPi.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1757534743062 "|MSXPi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SPI_en_s MSXPi.vhd(150) " "VHDL Process Statement warning at MSXPi.vhd(150): signal \"SPI_en_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MSXPi.vhd" "" { Text "C:/Users/roniv/Dev/github/MSXPi/hardware/CPLD_Project/MSXPi.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1757534743062 "|MSXPi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "spi_en MSXPi.vhd(150) " "VHDL Process Statement warning at MSXPi.vhd(150): signal \"spi_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MSXPi.vhd" "" { Text "C:/Users/roniv/Dev/github/MSXPi/hardware/CPLD_Project/MSXPi.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1757534743062 "|MSXPi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SPI_en_s MSXPi.vhd(172) " "VHDL Process Statement warning at MSXPi.vhd(172): signal \"SPI_en_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MSXPi.vhd" "" { Text "C:/Users/roniv/Dev/github/MSXPi/hardware/CPLD_Project/MSXPi.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1757534743063 "|MSXPi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_buff_msx\[0\] MSXPi.vhd(138) " "Inferred latch for \"D_buff_msx\[0\]\" at MSXPi.vhd(138)" {  } { { "MSXPi.vhd" "" { Text "C:/Users/roniv/Dev/github/MSXPi/hardware/CPLD_Project/MSXPi.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1757534743064 "|MSXPi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_buff_msx\[1\] MSXPi.vhd(138) " "Inferred latch for \"D_buff_msx\[1\]\" at MSXPi.vhd(138)" {  } { { "MSXPi.vhd" "" { Text "C:/Users/roniv/Dev/github/MSXPi/hardware/CPLD_Project/MSXPi.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1757534743064 "|MSXPi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_buff_msx\[2\] MSXPi.vhd(138) " "Inferred latch for \"D_buff_msx\[2\]\" at MSXPi.vhd(138)" {  } { { "MSXPi.vhd" "" { Text "C:/Users/roniv/Dev/github/MSXPi/hardware/CPLD_Project/MSXPi.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1757534743064 "|MSXPi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_buff_msx\[3\] MSXPi.vhd(138) " "Inferred latch for \"D_buff_msx\[3\]\" at MSXPi.vhd(138)" {  } { { "MSXPi.vhd" "" { Text "C:/Users/roniv/Dev/github/MSXPi/hardware/CPLD_Project/MSXPi.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1757534743064 "|MSXPi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_buff_msx\[4\] MSXPi.vhd(138) " "Inferred latch for \"D_buff_msx\[4\]\" at MSXPi.vhd(138)" {  } { { "MSXPi.vhd" "" { Text "C:/Users/roniv/Dev/github/MSXPi/hardware/CPLD_Project/MSXPi.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1757534743064 "|MSXPi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_buff_msx\[5\] MSXPi.vhd(138) " "Inferred latch for \"D_buff_msx\[5\]\" at MSXPi.vhd(138)" {  } { { "MSXPi.vhd" "" { Text "C:/Users/roniv/Dev/github/MSXPi/hardware/CPLD_Project/MSXPi.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1757534743064 "|MSXPi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_buff_msx\[6\] MSXPi.vhd(138) " "Inferred latch for \"D_buff_msx\[6\]\" at MSXPi.vhd(138)" {  } { { "MSXPi.vhd" "" { Text "C:/Users/roniv/Dev/github/MSXPi/hardware/CPLD_Project/MSXPi.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1757534743064 "|MSXPi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_buff_msx\[7\] MSXPi.vhd(138) " "Inferred latch for \"D_buff_msx\[7\]\" at MSXPi.vhd(138)" {  } { { "MSXPi.vhd" "" { Text "C:/Users/roniv/Dev/github/MSXPi/hardware/CPLD_Project/MSXPi.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1757534743064 "|MSXPi"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "spi_state " "Can't recognize finite state machine \"spi_state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1757534743067 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1757534743333 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1757534743333 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1757534743333 ""} { "Info" "ICUT_CUT_TM_MCELLS" "47 " "Implemented 47 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1757534743333 ""} { "Info" "ICUT_CUT_TM_SEXPS" "29 " "Implemented 29 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1757534743333 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1757534743333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1757534743520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 10 21:05:43 2025 " "Processing ended: Wed Sep 10 21:05:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1757534743520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1757534743520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1757534743520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1757534743520 ""}
