================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Thu Jun 12 21:10:21 -0700 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         bnn_hls
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              3360
FF:               4299
DSP:              0
BRAM:             15
URAM:             0
SRL:              64


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 6.199       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+---------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                    | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+---------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                    | 3360 | 4299 |     | 15   |      |     |        |      |         |          |        |
|   (inst)                                                | 504  | 1830 |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                                       | 458  | 470  |     |      |      |     |        |      |         |          |        |
|   gmem_m_axi_U                                          | 544  | 727  |     | 1    |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376     | 388  | 276  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376) | 351  | 274  |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646     | 166  | 116  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646) | 67   | 114  |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654     | 189  | 146  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654) | 140  | 144  |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789     | 262  | 179  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789) | 136  | 177  |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799     | 253  | 308  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799) | 213  | 306  |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936     | 88   | 59   |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936) | 34   | 57   |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943     | 106  | 35   |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943) | 12   | 33   |     |      |      |     |        |      |         |          |        |
|   layer1_activations_2_U                                | 65   |      |     | 2    |      |     |        |      |         |          |        |
|   layer1_activations_U                                  | 32   |      |     | 2    |      |     |        |      |         |          |        |
|   layer2_activations_4_U                                | 31   |      |     | 2    |      |     |        |      |         |          |        |
|   layer2_activations_5_U                                | 32   |      |     | 2    |      |     |        |      |         |          |        |
|   layer2_activations_6_U                                | 48   |      |     | 2    |      |     |        |      |         |          |        |
|   layer2_activations_U                                  | 31   |      |     | 2    |      |     |        |      |         |          |        |
|   layer3_activations_U                                  | 49   |      |     | 2    |      |     |        |      |         |          |        |
|   regslice_both_input_stream_V_data_V_U                 | 55   | 69   |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_data_V_U                | 45   | 69   |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_keep_V_U                | 5    | 5    |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_last_V_U                | 4    | 5    |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_strb_V_U                | 5    | 5    |     |      |      |     |        |      |         |          |        |
+---------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 6.32%  | OK     |
| FD                                                        | 50%       | 4.04%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.37%  | OK     |
| MUXF7                                                     | 15%       | 0.26%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 5.36%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 5.36%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 96     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.47   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------------------+-----------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                 | ENDPOINT PIN                                                          | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                |                                                                       |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------------------+-----------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 3.801 | colsW2_read_reg_14068_reg[4]/C | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[10]/R |            6 |         30 |          5.591 |          2.129 |        3.462 |
| Path2 | 3.801 | colsW2_read_reg_14068_reg[4]/C | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[11]/R |            6 |         30 |          5.591 |          2.129 |        3.462 |
| Path3 | 3.801 | colsW2_read_reg_14068_reg[4]/C | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[12]/R |            6 |         30 |          5.591 |          2.129 |        3.462 |
| Path4 | 3.801 | colsW2_read_reg_14068_reg[4]/C | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[13]/R |            6 |         30 |          5.591 |          2.129 |        3.462 |
| Path5 | 3.801 | colsW2_read_reg_14068_reg[4]/C | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[14]/R |            6 |         30 |          5.591 |          2.129 |        3.462 |
+-------+-------+--------------------------------+-----------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------------------------------------------------------+----------------------+
    | colsW2_read_reg_14068_reg[4]                                                                                                | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26     | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1                | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[10]                                                         | FLOP_LATCH.flop.FDRE |
    | colsW2_read_reg_14068_reg[4]                                                                                                | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26     | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1                | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[11]                                                         | FLOP_LATCH.flop.FDRE |
    | colsW2_read_reg_14068_reg[4]                                                                                                | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26     | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1                | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[12]                                                         | FLOP_LATCH.flop.FDRE |
    | colsW2_read_reg_14068_reg[4]                                                                                                | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26     | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1                | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[13]                                                         | FLOP_LATCH.flop.FDRE |
    | colsW2_read_reg_14068_reg[4]                                                                                                | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26     | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1                | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[14]                                                         | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------------------------------------------------------+----------------------+
    | colsW2_read_reg_14068_reg[4]                                                                                                | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26     | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1                | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[10]                                                         | FLOP_LATCH.flop.FDRE |
    | colsW2_read_reg_14068_reg[4]                                                                                                | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26     | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1                | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[11]                                                         | FLOP_LATCH.flop.FDRE |
    | colsW2_read_reg_14068_reg[4]                                                                                                | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26     | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1                | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[12]                                                         | FLOP_LATCH.flop.FDRE |
    | colsW2_read_reg_14068_reg[4]                                                                                                | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26     | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1                | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[13]                                                         | FLOP_LATCH.flop.FDRE |
    | colsW2_read_reg_14068_reg[4]                                                                                                | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26     | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1                | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[14]                                                         | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------------------------------------------------------+----------------------+
    | colsW2_read_reg_14068_reg[4]                                                                                                | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26     | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1                | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[10]                                                         | FLOP_LATCH.flop.FDRE |
    | colsW2_read_reg_14068_reg[4]                                                                                                | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26     | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1                | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[11]                                                         | FLOP_LATCH.flop.FDRE |
    | colsW2_read_reg_14068_reg[4]                                                                                                | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26     | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1                | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[12]                                                         | FLOP_LATCH.flop.FDRE |
    | colsW2_read_reg_14068_reg[4]                                                                                                | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26     | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1                | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[13]                                                         | FLOP_LATCH.flop.FDRE |
    | colsW2_read_reg_14068_reg[4]                                                                                                | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26     | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1                | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[14]                                                         | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------------------------------------------------------+----------------------+
    | colsW2_read_reg_14068_reg[4]                                                                                                | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26     | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1                | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[10]                                                         | FLOP_LATCH.flop.FDRE |
    | colsW2_read_reg_14068_reg[4]                                                                                                | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26     | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1                | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[11]                                                         | FLOP_LATCH.flop.FDRE |
    | colsW2_read_reg_14068_reg[4]                                                                                                | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26     | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1                | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[12]                                                         | FLOP_LATCH.flop.FDRE |
    | colsW2_read_reg_14068_reg[4]                                                                                                | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26     | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1                | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[13]                                                         | FLOP_LATCH.flop.FDRE |
    | colsW2_read_reg_14068_reg[4]                                                                                                | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26     | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1                | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[14]                                                         | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------------------------------------------------------+----------------------+
    | colsW2_read_reg_14068_reg[4]                                                                                                | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26     | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1                | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[10]                                                         | FLOP_LATCH.flop.FDRE |
    | colsW2_read_reg_14068_reg[4]                                                                                                | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26     | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1                | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[11]                                                         | FLOP_LATCH.flop.FDRE |
    | colsW2_read_reg_14068_reg[4]                                                                                                | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26     | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1                | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[12]                                                         | FLOP_LATCH.flop.FDRE |
    | colsW2_read_reg_14068_reg[4]                                                                                                | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26     | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1                | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[13]                                                         | FLOP_LATCH.flop.FDRE |
    | colsW2_read_reg_14068_reg[4]                                                                                                | FLOP_LATCH.flop.FDRE |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26     | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1  | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1                | LUT.others.LUT6      |
    | grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[14]                                                         | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------------+
| Report Type              | Report Location                                                    |
+--------------------------+--------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/feedforward_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/feedforward_failfast_synth.rpt                 |
| power                    | impl/verilog/report/feedforward_power_synth.rpt                    |
| timing                   | impl/verilog/report/feedforward_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/feedforward_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/feedforward_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/feedforward_utilization_hierarchical_synth.rpt |
+--------------------------+--------------------------------------------------------------------+


