
---------- Begin Simulation Statistics ----------
simSeconds                                   0.178741                       # Number of seconds simulated (Second)
simTicks                                 178740843000                       # Number of ticks simulated (Tick)
finalTick                                807857115000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1041.60                       # Real time elapsed on the host (Second)
hostTickRate                                171602953                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  413904272                       # Number of bytes of host memory used (Byte)
simInsts                                   1300000002                       # Number of instructions simulated (Count)
simOps                                     1327638031                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1248085                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1274620                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::switch_cpus_1.data     92544891                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          92544891                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus_1.data     92544940                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         92544940                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus_1.data      9876192                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         9876192                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus_1.data      9876214                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        9876214                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus_1.data 639904032248                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 639904032248                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus_1.data 639904032248                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 639904032248                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus_1.data    102421083                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     102421083                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus_1.data    102421154                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    102421154                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus_1.data     0.096427                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.096427                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus_1.data     0.096427                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.096427                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus_1.data 64792.587290                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 64792.587290                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus_1.data 64792.442959                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 64792.442959                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs    129883090                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        91289                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs      3089199                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets         1426                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      42.044261                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    64.017532                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1143428                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1143428                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus_1.data      4740898                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       4740898                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus_1.data      4740898                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      4740898                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus_1.data      5135294                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      5135294                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus_1.data      5135295                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      5135295                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus_1.data 382038860532                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 382038860532                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus_1.data 382038872532                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 382038872532                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus_1.data     0.050139                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.050139                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus_1.data     0.050139                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.050139                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus_1.data 74394.739723                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 74394.739723                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus_1.data 74394.727573                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 74394.727573                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                5135295                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::switch_cpus_1.data           11                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           11                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::switch_cpus_1.data            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::switch_cpus_1.data       201500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       201500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::switch_cpus_1.data           13                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           13                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::switch_cpus_1.data     0.153846                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.153846                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::switch_cpus_1.data       100750                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total       100750                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::switch_cpus_1.data            2                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total            2                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus_1.data     72699962                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        72699962                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus_1.data      8767843                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       8767843                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus_1.data 544351045500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 544351045500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus_1.data     81467805                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     81467805                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus_1.data     0.107623                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.107623                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus_1.data 62084.944438                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 62084.944438                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus_1.data      4436703                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      4436703                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus_1.data      4331140                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      4331140                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus_1.data 304102426500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 304102426500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus_1.data     0.053164                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.053164                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus_1.data 70213.021629                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 70213.021629                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::switch_cpus_1.data           49                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total            49                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::switch_cpus_1.data           22                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           22                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::switch_cpus_1.data           71                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total           71                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::switch_cpus_1.data     0.309859                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.309859                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::switch_cpus_1.data            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::switch_cpus_1.data        12000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total        12000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::switch_cpus_1.data     0.014085                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.014085                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus_1.data        12000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total        12000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::switch_cpus_1.data            8                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total            8                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::switch_cpus_1.data            8                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total            8                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.misses::switch_cpus_1.data        16381                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total        16381                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::switch_cpus_1.data    546057342                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total    546057342                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::switch_cpus_1.data        16381                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total        16381                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::switch_cpus_1.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::switch_cpus_1.data 33334.798974                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 33334.798974                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::switch_cpus_1.data        16381                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total        16381                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::switch_cpus_1.data    529676342                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total    529676342                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::switch_cpus_1.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus_1.data 32334.798974                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 32334.798974                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus_1.data     19844929                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       19844929                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus_1.data      1091968                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1091968                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus_1.data  95006929406                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  95006929406                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus_1.data     20936897                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     20936897                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus_1.data     0.052155                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.052155                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus_1.data 87005.232210                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 87005.232210                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus_1.data       304195                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       304195                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus_1.data       787773                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       787773                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus_1.data  77406757690                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  77406757690                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus_1.data     0.037626                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.037626                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus_1.data 98260.231932                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 98260.231932                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 807857115000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             97683390                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            5135551                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              19.021014                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::switch_cpus.data     0.006383                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus_1.data   255.993617                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.000025                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus_1.data     0.999975                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           49                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          206                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          209977645                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         209977645                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 807857115000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps             0                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::switch_cpus_1.inst     72492938                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          72492938                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus_1.inst     72492938                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         72492938                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus_1.inst         2072                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2072                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus_1.inst         2072                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2072                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus_1.inst    124153499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    124153499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus_1.inst    124153499                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    124153499                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus_1.inst     72495010                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      72495010                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus_1.inst     72495010                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     72495010                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus_1.inst     0.000029                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000029                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus_1.inst     0.000029                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000029                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus_1.inst 59919.642375                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 59919.642375                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus_1.inst 59919.642375                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 59919.642375                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          601                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     120.200000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1642                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1642                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus_1.inst          430                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           430                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus_1.inst          430                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          430                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus_1.inst         1642                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1642                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus_1.inst         1642                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1642                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus_1.inst     96412499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     96412499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus_1.inst     96412499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     96412499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus_1.inst     0.000023                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000023                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus_1.inst     0.000023                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000023                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus_1.inst 58716.503654                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 58716.503654                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus_1.inst 58716.503654                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 58716.503654                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                   1642                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus_1.inst     72492938                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        72492938                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus_1.inst         2072                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2072                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus_1.inst    124153499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    124153499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus_1.inst     72495010                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     72495010                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus_1.inst     0.000029                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000029                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus_1.inst 59919.642375                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 59919.642375                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus_1.inst          430                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          430                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus_1.inst         1642                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1642                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus_1.inst     96412499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     96412499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus_1.inst     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus_1.inst 58716.503654                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 58716.503654                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 807857115000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            207570596                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1898                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           109362.800843                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   208.156231                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus_1.inst    47.843769                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.813110                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus_1.inst     0.186890                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2           31                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          218                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          144991662                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         144991662                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 807857115000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.instHits                         0                       # ITB inst hits (Count)
system.cpu.mmu.dtb.instMisses                       0                       # ITB inst misses (Count)
system.cpu.mmu.dtb.readHits                         0                       # DTB read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # DTB read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # DTB write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # DTB write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.alignFaults                      0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.dtb.prefetchFaults                   0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.dtb.domainFaults                     0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.dtb.permsFaults                      0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # DTB read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # DTB write accesses (Count)
system.cpu.mmu.dtb.instAccesses                     0                       # ITB inst accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 807857115000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # ITB inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # ITB inst misses (Count)
system.cpu.mmu.itb.readHits                         0                       # DTB read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # DTB read misses (Count)
system.cpu.mmu.itb.writeHits                        0                       # DTB write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # DTB write misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.alignFaults                      0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.itb.prefetchFaults                   0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.itb.domainFaults                     0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.itb.permsFaults                      0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.itb.readAccesses                     0                       # DTB read accesses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # DTB write accesses (Count)
system.cpu.mmu.itb.instAccesses                     0                       # ITB inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 807857115000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_dtb.instHits                  0                       # ITB inst hits (Count)
system.cpu.mmu.stage2_dtb.instMisses                0                       # ITB inst misses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # DTB read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # DTB read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # DTB write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # DTB write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.alignFaults               0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.stage2_dtb.domainFaults              0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.stage2_dtb.permsFaults               0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # DTB read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # DTB write accesses (Count)
system.cpu.mmu.stage2_dtb.instAccesses              0                       # ITB inst accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 807857115000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # ITB inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # ITB inst misses (Count)
system.cpu.mmu.stage2_itb.readHits                  0                       # DTB read hits (Count)
system.cpu.mmu.stage2_itb.readMisses                0                       # DTB read misses (Count)
system.cpu.mmu.stage2_itb.writeHits                 0                       # DTB write hits (Count)
system.cpu.mmu.stage2_itb.writeMisses               0                       # DTB write misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.alignFaults               0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.stage2_itb.domainFaults              0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.stage2_itb.permsFaults               0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.stage2_itb.readAccesses              0                       # DTB read accesses (Count)
system.cpu.mmu.stage2_itb.writeAccesses             0                       # DTB write accesses (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # ITB inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 807857115000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF 296866315500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     3                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus_1.inst          633                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus_1.data      1241573                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   1242206                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus_1.inst          633                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus_1.data      1241573                       # number of overall hits (Count)
system.l2.overallHits::total                  1242206                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus_1.inst         1009                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus_1.data      3877305                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 3878314                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus_1.inst         1009                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus_1.data      3877305                       # number of overall misses (Count)
system.l2.overallMisses::total                3878314                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus_1.inst     87151500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus_1.data 359613894000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       359701045500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus_1.inst     87151500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus_1.data 359613894000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      359701045500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus_1.inst         1642                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus_1.data      5118878                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               5120520                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus_1.inst         1642                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus_1.data      5118878                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              5120520                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus_1.inst     0.614495                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus_1.data     0.757452                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.757406                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus_1.inst     0.614495                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus_1.data     0.757452                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.757406                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus_1.inst 86374.132805                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::switch_cpus_1.data 92748.415201                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    92746.756838                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::switch_cpus_1.inst 86374.132805                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::switch_cpus_1.data 92748.415201                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   92746.756838                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               834656                       # number of writebacks (Count)
system.l2.writebacks::total                    834656                       # number of writebacks (Count)
system.l2.demandMshrMisses::switch_cpus_1.inst         1009                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus_1.data      3877305                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             3878314                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus_1.inst         1009                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus_1.data      3877305                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            3878314                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus_1.inst     77061001                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus_1.data 320840844000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   320917905001                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus_1.inst     77061001                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus_1.data 320840844000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  320917905001                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus_1.inst     0.614495                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus_1.data     0.757452                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.757406                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus_1.inst     0.614495                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus_1.data     0.757452                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.757406                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus_1.inst 76373.638256                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus_1.data 82748.415201                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 82746.756709                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus_1.inst 76373.638256                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus_1.data 82748.415201                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 82746.756709                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                        4662410                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks      2808667                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total        2808667                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::switch_cpus_1.data           15                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                15                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::switch_cpus_1.data        16402                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total           16402                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::switch_cpus_1.data        16417                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total         16417                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::switch_cpus_1.data     0.999086                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.999086                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::switch_cpus_1.data        16402                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total        16402                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::switch_cpus_1.data    322735750                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total    322735750                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::switch_cpus_1.data     0.999086                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.999086                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus_1.data 19676.609560                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 19676.609560                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::switch_cpus_1.inst          633                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                633                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::switch_cpus_1.inst         1009                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1009                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus_1.inst     87151500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     87151500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus_1.inst         1642                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1642                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus_1.inst     0.614495                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.614495                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus_1.inst 86374.132805                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 86374.132805                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus_1.inst         1009                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1009                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus_1.inst     77061001                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     77061001                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus_1.inst     0.614495                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.614495                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus_1.inst 76373.638256                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 76373.638256                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus_1.data       100087                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                100087                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus_1.data       687667                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              687667                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus_1.data  74308989000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    74308989000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus_1.data       787754                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            787754                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus_1.data     0.872946                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.872946                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus_1.data 108059.553534                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 108059.553534                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus_1.data       687667                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          687667                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus_1.data  67432319000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  67432319000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus_1.data     0.872946                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.872946                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus_1.data 98059.553534                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 98059.553534                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus_1.data      1141486                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total           1141486                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus_1.data      3189638                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         3189638                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus_1.data 285304905000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 285304905000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus_1.data      4331124                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       4331124                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus_1.data     0.736446                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.736446                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus_1.data 89447.424755                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 89447.424755                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus_1.data      3189638                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      3189638                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus_1.data 253408525000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 253408525000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus_1.data     0.736446                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.736446                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus_1.data 79447.424755                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 79447.424755                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1642                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1642                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1642                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1642                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1143428                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1143428                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1143428                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1143428                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 807857115000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.replacement_policy.selectedA          24751                       # Number of times A was selected to victimize (Unspecified)
system.l2.replacement_policy.selectedB        4637674                       # Number of times B was selected to victimize (Unspecified)
system.l2.tags.tagsInUse                  2047.998026                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      7465107                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    4664473                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.600418                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     280.255729                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data     4.970917                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus_1.inst     0.408455                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus_1.data  1762.362925                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.136844                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.002427                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus_1.inst     0.000199                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus_1.data     0.860529                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           2048                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   44                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  187                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  279                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1537                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  169044409                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 169044409                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 807857115000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    830030.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus_1.inst::samples      1009.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus_1.data::samples   3856334.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.003752118250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        50610                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        50610                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             7797308                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             781797                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     3878314                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     834656                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   3878314                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   834656                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  20971                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  4626                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.08                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               3878314                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               834656                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1463267                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 1241113                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  816047                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  336870                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      44                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   2766                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   3235                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  12171                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  23170                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  42104                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  58408                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  60702                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  59646                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  58773                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  58388                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  58025                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  60491                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  58704                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  58656                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  55788                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  52631                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  51824                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  51798                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    765                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    325                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                     50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                     59                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                     81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                     61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                     81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     54                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        50610                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      76.216795                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    289.608693                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047        50541     99.86%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-4095           60      0.12%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-6143            8      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::45056-47103            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         50610                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        50610                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.400000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.208521                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      5.675083                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-23         50470     99.72%     99.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-31             8      0.02%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-39             9      0.02%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-47             2      0.00%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-55             2      0.00%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::56-63             4      0.01%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-71             2      0.00%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::72-79             2      0.00%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-87             4      0.01%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::88-95             4      0.01%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-103            1      0.00%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::104-111           12      0.02%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-119           26      0.05%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::120-127           38      0.08%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-135            8      0.02%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::136-143            1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::144-151            1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::152-159            3      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::160-167            2      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::168-175            2      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::176-183            1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::184-191            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::192-199            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::224-231            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::256-263            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::264-271            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::272-279            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::280-287            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         50610                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 1342144                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               248212096                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             53417984                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1388670277.22365618                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              298857178.37864286                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  178753296000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      37927.95                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus_1.inst        64576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus_1.data    246805376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     53120256                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus_1.inst 361282.843451734167                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus_1.data 1380800111.813280344009                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 297191481.859577000141                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus_1.inst         1009                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus_1.data      3877305                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       834656                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus_1.inst     35440500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus_1.data 160847592000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 4373938973250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus_1.inst     35124.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus_1.data     41484.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   5240409.19                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus_1.inst        64576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus_1.data    248147520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      248212096                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus_1.inst        64576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        64576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     53417984                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     53417984                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus_1.inst         1009                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus_1.data      3877305                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         3878314                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       834656                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         834656                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus_1.inst       361283                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus_1.data   1388308994                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1388670277                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus_1.inst       361283                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        361283                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    298857178                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        298857178                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    298857178                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus_1.inst       361283                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus_1.data   1388308994                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1687527456                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              3857343                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              830004                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       241455                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       244517                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       247375                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       243527                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       241516                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       243960                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       240565                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       240623                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       235396                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       245039                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       249731                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       225983                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       225635                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       240736                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       246218                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       245067                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        50718                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        51152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        51630                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        53342                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        52439                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        52018                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        53717                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        50924                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        48733                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        50619                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        52995                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        49854                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        51940                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        53824                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        52632                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        53467                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             88557851250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           19286715000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       160883032500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                22958.25                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           41708.25                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             2072639                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             366042                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            53.73                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           44.10                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      2248659                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   133.407610                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    96.348146                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   166.429303                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127      1460786     64.96%     64.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       534907     23.79%     88.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       106129      4.72%     93.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        46379      2.06%     95.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        27539      1.22%     96.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        15959      0.71%     97.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        11458      0.51%     97.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         8931      0.40%     98.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        36571      1.63%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      2248659                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             246869952                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten           53120256                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW             1381.161395                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              297.191482                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   13.11                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               10.79                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.32                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               52.03                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 807857115000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      8060374560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      4284175500                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    13876861320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    2171206800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 14109061200.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  75931009860                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   4694580480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  123127269720                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   688.859175                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  11536751500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5968300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 161235791500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      7995100680                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      4249485405                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    13664567700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    2161414080                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 14109061200.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  76315668660                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   4370657280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  122865955005                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   687.397200                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  10692838000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5968300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 162079705000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 807857115000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3190647                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        834656                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3059967                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             687667                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            687667                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3190647                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          16402                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     11667653                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                11667653                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    301630080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                301630080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3894716                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3894716    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3894716                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 807857115000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         11943651250                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        20837771500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        7789346                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      3894630                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                        0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.switch_cpus.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.switch_cpus.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.switch_cpus.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.switch_cpus.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.switch_cpus.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.switch_cpus.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.switch_cpus.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.switch_cpus.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.switch_cpus.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.switch_cpus.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.switch_cpus.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.switch_cpus.mmu.dtb.instHits                 0                       # ITB inst hits (Count)
system.switch_cpus.mmu.dtb.instMisses               0                       # ITB inst misses (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # DTB read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # DTB read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # DTB write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # DTB write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.alignFaults              0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus.mmu.dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus.mmu.dtb.domainFaults             0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus.mmu.dtb.permsFaults              0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # DTB read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus.mmu.dtb.instAccesses             0                       # ITB inst accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 807857115000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # ITB inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # ITB inst misses (Count)
system.switch_cpus.mmu.itb.readHits                 0                       # DTB read hits (Count)
system.switch_cpus.mmu.itb.readMisses               0                       # DTB read misses (Count)
system.switch_cpus.mmu.itb.writeHits                0                       # DTB write hits (Count)
system.switch_cpus.mmu.itb.writeMisses              0                       # DTB write misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.alignFaults              0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus.mmu.itb.domainFaults             0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus.mmu.itb.permsFaults              0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus.mmu.itb.readAccesses             0                       # DTB read accesses (Count)
system.switch_cpus.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # ITB inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 807857115000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 807857115000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
system.switch_cpus.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 807857115000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 807857115000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.thread_0.numInsts                0                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps                  0                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.switch_cpus_1.numCycles              357481687                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus_1.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus_1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus_1.instsAdded             402321968                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus_1.nonSpecInstsAdded             19                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus_1.instsIssued            382154258                       # Number of instructions issued (Count)
system.switch_cpus_1.squashedInstsIssued      1687765                       # Number of squashed instructions issued (Count)
system.switch_cpus_1.squashedInstsExamined    146860294                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus_1.squashedOperandsExamined     99324036                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus_1.squashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus_1.numIssuedDist::samples    357400326                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::mean     1.069261                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::stdev     1.747483                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::0       223329299     62.49%     62.49% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::1        38244416     10.70%     73.19% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::2        29163352      8.16%     81.35% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::3        23591187      6.60%     87.95% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::4        20932930      5.86%     93.81% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::5         9524633      2.66%     96.47% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::6         7172938      2.01%     98.48% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::7         3115504      0.87%     99.35% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::8         2326067      0.65%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::total    357400326                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::IntAlu       1628892     22.40%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::IntMult            6      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::IntDiv             0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatAdd            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatCmp            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatCvt            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatMult            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatMultAcc            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatDiv            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatMisc            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatSqrt            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdAdd            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdAddAcc            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdAlu            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdCmp            1      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdCvt            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdMisc            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdMult            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdMultAcc            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdShift            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdShiftAcc            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdDiv            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdSqrt            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatAdd            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatAlu            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatCmp            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatCvt            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatDiv            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatMisc            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatMult            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatMultAcc            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatSqrt            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdReduceAdd            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdReduceAlu            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdReduceCmp            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatReduceAdd            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatReduceCmp            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdAes            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdAesMix            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdSha1Hash            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdSha1Hash2            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdSha256Hash            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdSha256Hash2            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdShaSigma2            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdShaSigma3            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdPredAlu            0      0.00%     22.40% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::MemRead      5400683     74.28%     96.68% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::MemWrite       241509      3.32%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statIssuedInstType_0::No_OpClass         3956      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::IntAlu    243333129     63.67%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::IntMult        34793      0.01%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::IntDiv           46      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatAdd            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatCmp            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatCvt           20      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatMult            9      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatMultAcc            9      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatDiv            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatMisc           11      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatSqrt            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdAdd            9      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdAddAcc            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdAlu           18      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdCmp           16      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdCvt            3      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdMisc           12      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdMult            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdShift            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdDiv            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdSqrt            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatMult            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdAes            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdAesMix            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdPredAlu            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::MemRead    110624718     28.95%     92.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::MemWrite     28157509      7.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::total    382154258                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.issueRate               1.069018                       # Inst issue rate ((Count/Cycle))
system.switch_cpus_1.fuBusy                   7271091                       # FU busy when requested (Count)
system.switch_cpus_1.fuBusyRate              0.019027                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus_1.intInstQueueReads     1130664254                       # Number of integer instruction queue reads (Count)
system.switch_cpus_1.intInstQueueWrites     549201397                       # Number of integer instruction queue writes (Count)
system.switch_cpus_1.intInstQueueWakeupAccesses    348747106                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus_1.fpInstQueueReads               0                       # Number of floating instruction queue reads (Count)
system.switch_cpus_1.fpInstQueueWrites              0                       # Number of floating instruction queue writes (Count)
system.switch_cpus_1.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus_1.vecInstQueueReads           3443                       # Number of vector instruction queue reads (Count)
system.switch_cpus_1.vecInstQueueWrites          3160                       # Number of vector instruction queue writes (Count)
system.switch_cpus_1.vecInstQueueWakeupAccesses         1498                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus_1.intAluAccesses         389419561                       # Number of integer alu accesses (Count)
system.switch_cpus_1.fpAluAccesses                  0                       # Number of floating point alu accesses (Count)
system.switch_cpus_1.vecAluAccesses              1832                       # Number of vector alu accesses (Count)
system.switch_cpus_1.idleCycles                     0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus_1.squashCycles             3957991                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus_1.blockCycles            103234497                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus_1.unblockCycles           31789309                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus_1.dispatchedInsts        403216523                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus_1.dispSquashedInsts        1182688                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus_1.dispLoadInsts           97827736                       # Number of dispatched load instructions (Count)
system.switch_cpus_1.dispStoreInsts          31512061                       # Number of dispatched store instructions (Count)
system.switch_cpus_1.dispNonSpecInsts              19                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus_1.iqFullEvents              811579                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus_1.lsqFullEvents           30407679                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus_1.memOrderViolationEvents        22970                       # Number of memory order violations (Count)
system.switch_cpus_1.predictedTakenIncorrect      2450640                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus_1.predictedNotTakenIncorrect      2479956                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus_1.branchMispredicts        4930596                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus_1.numInsts               375800681                       # Number of executed instructions (Count)
system.switch_cpus_1.numLoadInsts           108585728                       # Number of load instructions executed (Count)
system.switch_cpus_1.numSquashedInsts         6353576                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus_1.numSwp                         0                       # Number of swp insts executed (Count)
system.switch_cpus_1.numNop                    894536                       # Number of nop insts executed (Count)
system.switch_cpus_1.numRefs                136021207                       # Number of memory reference insts executed (Count)
system.switch_cpus_1.numBranches             55795225                       # Number of branches executed (Count)
system.switch_cpus_1.numStoreInsts           27435479                       # Number of stores executed (Count)
system.switch_cpus_1.numRate                 1.051245                       # Inst execution rate ((Count/Cycle))
system.switch_cpus_1.instsToCommit          350077217                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus_1.writebackCount         348748604                       # Cumulative count of insts written-back (Count)
system.switch_cpus_1.producerInst           217082398                       # Number of instructions producing a value (Count)
system.switch_cpus_1.consumerInst           347232473                       # Number of instructions consuming a value (Count)
system.switch_cpus_1.wbRate                  0.975571                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus_1.wbFanout                0.625179                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus_1.timesIdled                   917                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus_1.idleCycles                 81361                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated (Count)
system.switch_cpus_1.committedOps           255461680                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus_1.cpi                     1.429927                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus_1.totalCpi                1.429927                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus_1.ipc                     0.699337                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus_1.totalIpc                0.699337                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus_1.intRegfileReads        521353085                       # Number of integer regfile reads (Count)
system.switch_cpus_1.intRegfileWrites       270507820                       # Number of integer regfile writes (Count)
system.switch_cpus_1.vecRegfileReads             1524                       # number of vector regfile reads (Count)
system.switch_cpus_1.vecRegfileWrites             123                       # number of vector regfile writes (Count)
system.switch_cpus_1.ccRegfileReads         122745192                       # number of cc regfile reads (Count)
system.switch_cpus_1.ccRegfileWrites        125186811                       # number of cc regfile writes (Count)
system.switch_cpus_1.miscRegfileReads       696869169                       # number of misc regfile reads (Count)
system.switch_cpus_1.miscRegfileWrites             32                       # number of misc regfile writes (Count)
system.switch_cpus_1.MemDepUnit__0.insertedLoads     97827736                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__0.insertedStores     31512061                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__0.conflictingLoads     16206227                       # Number of conflicting loads. (Count)
system.switch_cpus_1.MemDepUnit__0.conflictingStores     11506533                       # Number of conflicting stores. (Count)
system.switch_cpus_1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus_1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus_1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus_1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus_1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus_1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus_1.branchPred.lookups      80761276                       # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.condPredicted     66341795                       # Number of conditional branches predicted (Count)
system.switch_cpus_1.branchPred.condIncorrect      3936150                       # Number of conditional branches incorrect (Count)
system.switch_cpus_1.branchPred.BTBLookups     43640634                       # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.BTBHits      43614773                       # Number of BTB hits (Count)
system.switch_cpus_1.branchPred.BTBHitRatio     0.999407                       # BTB Hit Ratio (Ratio)
system.switch_cpus_1.branchPred.RASUsed       3023607                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus_1.branchPred.RASIncorrect           14                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus_1.branchPred.indirectLookups          206                       # Number of indirect predictor lookups. (Count)
system.switch_cpus_1.branchPred.indirectHits           60                       # Number of indirect target hits. (Count)
system.switch_cpus_1.branchPred.indirectMisses          146                       # Number of indirect misses. (Count)
system.switch_cpus_1.branchPred.indirectMispredicted           31                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus_1.commit.commitSquashedInsts    147410984                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus_1.commit.commitNonSpecStalls           11                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus_1.commit.branchMispredicts      3938570                       # The number of times a branch was mispredicted (Count)
system.switch_cpus_1.commit.numCommittedDist::samples    335581780                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::mean     0.762759                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::stdev     1.919460                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::0    262720160     78.29%     78.29% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::1     26284284      7.83%     86.12% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::2     11765598      3.51%     89.63% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::3      6286910      1.87%     91.50% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::4      4577856      1.36%     92.86% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::5      4691830      1.40%     94.26% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::6      3318006      0.99%     95.25% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::7      1884018      0.56%     95.81% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::8     14053118      4.19%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::total    335581780                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.instsCommitted    250506210                       # Number of instructions committed (Count)
system.switch_cpus_1.commit.opsCommitted    255967890                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus_1.commit.memRefs          87101357                       # Number of memory references committed (Count)
system.switch_cpus_1.commit.loads            66148083                       # Number of loads committed (Count)
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed (Count)
system.switch_cpus_1.commit.membars                 8                       # Number of memory barriers committed (Count)
system.switch_cpus_1.commit.branches         39937020                       # Number of branches committed (Count)
system.switch_cpus_1.commit.vectorInstructions          104                       # Number of committed Vector instructions. (Count)
system.switch_cpus_1.commit.floating                0                       # Number of committed floating point instructions. (Count)
system.switch_cpus_1.commit.integer         225431220                       # Number of committed integer instructions. (Count)
system.switch_cpus_1.commit.functionCalls      1548016                       # Number of function calls committed. (Count)
system.switch_cpus_1.commit.committedInstType_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::IntAlu    168831976     65.96%     65.96% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::IntMult        34498      0.01%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::IntDiv           13      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatAdd            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatCmp            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatCvt            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatMult            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatDiv            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatMisc            2      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatSqrt            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdAdd            7      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdAlu           13      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdCmp           12      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdCvt            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdMisc            9      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdMult            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdShift            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdDiv            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdSqrt            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdAes            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdAesMix            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.97% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::MemRead     66148083     25.84%     91.81% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::MemWrite     20953274      8.19%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::total    255967890                       # Class of committed instruction (Count)
system.switch_cpus_1.commit.commitEligibleSamples     14053118                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus_1.decode.idleCycles       54376956                       # Number of cycles decode is idle (Cycle)
system.switch_cpus_1.decode.blockedCycles    218180627                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus_1.decode.runCycles        70450858                       # Number of cycles decode is running (Cycle)
system.switch_cpus_1.decode.unblockCycles     10433887                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus_1.decode.squashCycles      3957991                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus_1.decode.branchResolved     40320328                       # Number of times decode resolved a branch (Count)
system.switch_cpus_1.decode.branchMispred          360                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus_1.decode.decodedInsts    436715562                       # Number of instructions handled by decode (Count)
system.switch_cpus_1.decode.squashedInsts         1233                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus_1.fetch.icacheStallCycles     74418076                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus_1.fetch.insts            457056124                       # Number of instructions fetch has processed (Count)
system.switch_cpus_1.fetch.branches          80761276                       # Number of branches that fetch encountered (Count)
system.switch_cpus_1.fetch.predictedBranches     46638440                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus_1.fetch.cycles           278991689                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus_1.fetch.squashCycles       7916674                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus_1.fetch.tlbCycles                4                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus_1.fetch.miscStallCycles         1550                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus_1.fetch.pendingTrapStallCycles        30656                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus_1.fetch.icacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus_1.fetch.cacheLines        72495010                       # Number of cache lines fetched (Count)
system.switch_cpus_1.fetch.icacheSquashes      1502546                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus_1.fetch.nisnDist::samples    357400326                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::mean     1.306527                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::stdev     2.551967                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::0      258557770     72.34%     72.34% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::1       19465259      5.45%     77.79% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::2        8227770      2.30%     80.09% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::3       11623129      3.25%     83.34% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::4        7669113      2.15%     85.49% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::5       12001686      3.36%     88.85% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::6        3837844      1.07%     89.92% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::7        5690822      1.59%     91.51% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::8       30326933      8.49%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::total    357400326                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.branchRate        0.225917                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus_1.fetch.rate              1.278544                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus_1.lsq0.forwLoads           5737308                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus_1.lsq0.squashedLoads      31679651                       # Number of loads squashed (Count)
system.switch_cpus_1.lsq0.ignoredResponses        55495                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus_1.lsq0.memOrderViolation        22970                       # Number of memory ordering violations (Count)
system.switch_cpus_1.lsq0.squashedStores     10558786                       # Number of stores squashed (Count)
system.switch_cpus_1.lsq0.rescheduledLoads       866158                       # Number of loads that were rescheduled (Count)
system.switch_cpus_1.lsq0.blockedByCache      2994039                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus_1.lsq0.loadToUse::samples     66148015                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::mean    26.761127                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::stdev    97.502720                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::0-9     56564400     85.51%     85.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::10-19       824792      1.25%     86.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::20-29      1791548      2.71%     89.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::30-39       249539      0.38%     89.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::40-49       183465      0.28%     90.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::50-59       184638      0.28%     90.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::60-69       163140      0.25%     90.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::70-79       145729      0.22%     90.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::80-89       145853      0.22%     91.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::90-99       167978      0.25%     91.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::100-109       209532      0.32%     91.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::110-119       257936      0.39%     92.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::120-129       324964      0.49%     92.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::130-139       444069      0.67%     93.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::140-149      1292995      1.95%     95.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::150-159       234183      0.35%     95.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::160-169       194130      0.29%     95.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::170-179       318964      0.48%     96.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::180-189       133841      0.20%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::190-199       186982      0.28%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::200-209       570760      0.86%     97.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::210-219       178238      0.27%     97.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::220-229        99729      0.15%     98.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::230-239        56837      0.09%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::240-249        37890      0.06%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::250-259        38926      0.06%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::260-269        39104      0.06%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::270-279        36826      0.06%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::280-289        51696      0.08%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::290-299        44094      0.07%     98.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::overflows       975237      1.47%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::max_value         1901                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::total     66148015                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.mmu.dtb.instHits               0                       # ITB inst hits (Count)
system.switch_cpus_1.mmu.dtb.instMisses             0                       # ITB inst misses (Count)
system.switch_cpus_1.mmu.dtb.readHits               0                       # DTB read hits (Count)
system.switch_cpus_1.mmu.dtb.readMisses             0                       # DTB read misses (Count)
system.switch_cpus_1.mmu.dtb.writeHits              0                       # DTB write hits (Count)
system.switch_cpus_1.mmu.dtb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus_1.mmu.dtb.inserts                0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus_1.mmu.dtb.flushTlb               2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus_1.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus_1.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus_1.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus_1.mmu.dtb.flushedEntries          128                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus_1.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus_1.mmu.dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus_1.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus_1.mmu.dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus_1.mmu.dtb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus_1.mmu.dtb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus_1.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus_1.mmu.dtb.hits                   0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus_1.mmu.dtb.misses                 0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus_1.mmu.dtb.accesses               0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus_1.mmu.dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus_1.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 807857115000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus_1.mmu.itb.instHits               0                       # ITB inst hits (Count)
system.switch_cpus_1.mmu.itb.instMisses             0                       # ITB inst misses (Count)
system.switch_cpus_1.mmu.itb.readHits               0                       # DTB read hits (Count)
system.switch_cpus_1.mmu.itb.readMisses             0                       # DTB read misses (Count)
system.switch_cpus_1.mmu.itb.writeHits              0                       # DTB write hits (Count)
system.switch_cpus_1.mmu.itb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus_1.mmu.itb.inserts                0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus_1.mmu.itb.flushTlb               2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus_1.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus_1.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus_1.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus_1.mmu.itb.flushedEntries          128                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus_1.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus_1.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus_1.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus_1.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus_1.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus_1.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus_1.mmu.itb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus_1.mmu.itb.hits                   0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus_1.mmu.itb.misses                 0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus_1.mmu.itb.accesses               0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus_1.mmu.itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus_1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 807857115000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus_1.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus_1.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus_1.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
system.switch_cpus_1.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus_1.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus_1.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus_1.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus_1.mmu.stage2_dtb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus_1.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus_1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus_1.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus_1.mmu.stage2_dtb.flushedEntries           64                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus_1.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus_1.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus_1.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus_1.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus_1.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus_1.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus_1.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus_1.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus_1.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus_1.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus_1.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus_1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 807857115000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus_1.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus_1.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus_1.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
system.switch_cpus_1.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus_1.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus_1.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus_1.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus_1.mmu.stage2_itb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus_1.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus_1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus_1.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus_1.mmu.stage2_itb.flushedEntries           64                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus_1.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus_1.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus_1.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus_1.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus_1.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus_1.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus_1.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus_1.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus_1.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus_1.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus_1.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus_1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 807857115000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 807857115000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus_1.rename.squashCycles      3957991                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus_1.rename.idleCycles       59089074                       # Number of cycles rename is idle (Cycle)
system.switch_cpus_1.rename.blockCycles     160539275                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus_1.rename.serializeStallCycles         4891                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus_1.rename.runCycles        74834664                       # Number of cycles rename is running (Cycle)
system.switch_cpus_1.rename.unblockCycles     58974424                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus_1.rename.renamedInsts    423916493                       # Number of instructions processed by rename (Count)
system.switch_cpus_1.rename.ROBFullEvents      1367837                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus_1.rename.IQFullEvents     14118525                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus_1.rename.LQFullEvents     44944387                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus_1.rename.SQFullEvents      2843067                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus_1.rename.renamedOperands    484187643                       # Number of destination operands rename has renamed (Count)
system.switch_cpus_1.rename.lookups         738695158                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus_1.rename.intLookups      579110716                       # Number of integer rename lookups (Count)
system.switch_cpus_1.rename.vecLookups           1958                       # Number of vector rename lookups (Count)
system.switch_cpus_1.rename.committedMaps    287916483                       # Number of HB maps that are committed (Count)
system.switch_cpus_1.rename.undoneMaps      196271141                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus_1.rename.serializing            56                       # count of serializing insts renamed (Count)
system.switch_cpus_1.rename.tempSerializing           19                       # count of temporary serializing insts renamed (Count)
system.switch_cpus_1.rename.skidInsts        47189233                       # count of insts added to the skid buffer (Count)
system.switch_cpus_1.rob.reads              724907484                       # The number of ROB reads (Count)
system.switch_cpus_1.rob.writes             828618323                       # The number of ROB writes (Count)
system.switch_cpus_1.thread_0.numInsts      250000000                       # Number of Instructions committed (Count)
system.switch_cpus_1.thread_0.numOps        255461680                       # Number of Ops committed (Count)
system.switch_cpus_1.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp            4332766                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1978084                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1642                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          7819621                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            787754                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           787754                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1642                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       4331124                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq         16417                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp        16417                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4926                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15405885                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               15410811                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       210176                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    400787584                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               400997760                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         4662410                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  53417984                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           9799347                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.364969                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.481421                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 6222893     63.50%     63.50% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                 3576454     36.50%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             9799347                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 807857115000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         6282007000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2464497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        7686525999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      10273874                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      5136937                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops         3576454                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops      3576454                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
