# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6104 \
    name filter_local_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename filter_local_1 \
    op interface \
    ports { filter_local_1_address0 { O 6 vector } filter_local_1_ce0 { O 1 bit } filter_local_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'filter_local_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6105 \
    name filter_local_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename filter_local_6 \
    op interface \
    ports { filter_local_6_address0 { O 6 vector } filter_local_6_ce0 { O 1 bit } filter_local_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'filter_local_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6106 \
    name filter_local_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename filter_local_11 \
    op interface \
    ports { filter_local_11_address0 { O 6 vector } filter_local_11_ce0 { O 1 bit } filter_local_11_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'filter_local_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6107 \
    name filter_local_16 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename filter_local_16 \
    op interface \
    ports { filter_local_16_address0 { O 6 vector } filter_local_16_ce0 { O 1 bit } filter_local_16_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'filter_local_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6108 \
    name filter_local_21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename filter_local_21 \
    op interface \
    ports { filter_local_21_address0 { O 6 vector } filter_local_21_ce0 { O 1 bit } filter_local_21_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'filter_local_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6109 \
    name filter_local_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename filter_local_2 \
    op interface \
    ports { filter_local_2_address0 { O 6 vector } filter_local_2_ce0 { O 1 bit } filter_local_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'filter_local_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6110 \
    name filter_local_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename filter_local_7 \
    op interface \
    ports { filter_local_7_address0 { O 6 vector } filter_local_7_ce0 { O 1 bit } filter_local_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'filter_local_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6111 \
    name filter_local_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename filter_local_12 \
    op interface \
    ports { filter_local_12_address0 { O 6 vector } filter_local_12_ce0 { O 1 bit } filter_local_12_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'filter_local_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6112 \
    name filter_local_17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename filter_local_17 \
    op interface \
    ports { filter_local_17_address0 { O 6 vector } filter_local_17_ce0 { O 1 bit } filter_local_17_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'filter_local_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6113 \
    name filter_local_22 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename filter_local_22 \
    op interface \
    ports { filter_local_22_address0 { O 6 vector } filter_local_22_ce0 { O 1 bit } filter_local_22_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'filter_local_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6114 \
    name filter_local_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename filter_local_3 \
    op interface \
    ports { filter_local_3_address0 { O 6 vector } filter_local_3_ce0 { O 1 bit } filter_local_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'filter_local_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6115 \
    name filter_local_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename filter_local_8 \
    op interface \
    ports { filter_local_8_address0 { O 6 vector } filter_local_8_ce0 { O 1 bit } filter_local_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'filter_local_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6116 \
    name filter_local_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename filter_local_13 \
    op interface \
    ports { filter_local_13_address0 { O 6 vector } filter_local_13_ce0 { O 1 bit } filter_local_13_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'filter_local_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6117 \
    name filter_local_18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename filter_local_18 \
    op interface \
    ports { filter_local_18_address0 { O 6 vector } filter_local_18_ce0 { O 1 bit } filter_local_18_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'filter_local_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6118 \
    name filter_local_23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename filter_local_23 \
    op interface \
    ports { filter_local_23_address0 { O 6 vector } filter_local_23_ce0 { O 1 bit } filter_local_23_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'filter_local_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6119 \
    name filter_local_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename filter_local_4 \
    op interface \
    ports { filter_local_4_address0 { O 6 vector } filter_local_4_ce0 { O 1 bit } filter_local_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'filter_local_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6120 \
    name filter_local_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename filter_local_9 \
    op interface \
    ports { filter_local_9_address0 { O 6 vector } filter_local_9_ce0 { O 1 bit } filter_local_9_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'filter_local_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6121 \
    name filter_local_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename filter_local_14 \
    op interface \
    ports { filter_local_14_address0 { O 6 vector } filter_local_14_ce0 { O 1 bit } filter_local_14_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'filter_local_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6122 \
    name filter_local_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename filter_local_19 \
    op interface \
    ports { filter_local_19_address0 { O 6 vector } filter_local_19_ce0 { O 1 bit } filter_local_19_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'filter_local_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6123 \
    name filter_local_24 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename filter_local_24 \
    op interface \
    ports { filter_local_24_address0 { O 6 vector } filter_local_24_ce0 { O 1 bit } filter_local_24_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'filter_local_24'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6073 \
    name filter_2D_99 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_99 \
    op interface \
    ports { filter_2D_99 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6074 \
    name filter_2D_98 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_98 \
    op interface \
    ports { filter_2D_98 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6075 \
    name filter_2D_97 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_97 \
    op interface \
    ports { filter_2D_97 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6076 \
    name filter_2D_96 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_96 \
    op interface \
    ports { filter_2D_96 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6077 \
    name filter_2D_95 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_95 \
    op interface \
    ports { filter_2D_95 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6078 \
    name filter_2D_94 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_94 \
    op interface \
    ports { filter_2D_94 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6079 \
    name filter_2D_93 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_93 \
    op interface \
    ports { filter_2D_93 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6080 \
    name filter_2D_92 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_92 \
    op interface \
    ports { filter_2D_92 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6081 \
    name filter_2D_91 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_91 \
    op interface \
    ports { filter_2D_91 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6082 \
    name filter_2D_90 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_90 \
    op interface \
    ports { filter_2D_90 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6083 \
    name filter_2D_89 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_89 \
    op interface \
    ports { filter_2D_89 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6084 \
    name filter_2D_88 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_88 \
    op interface \
    ports { filter_2D_88 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6085 \
    name filter_2D_87 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_87 \
    op interface \
    ports { filter_2D_87 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6086 \
    name filter_2D_86 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_86 \
    op interface \
    ports { filter_2D_86 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6087 \
    name filter_2D_85 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_85 \
    op interface \
    ports { filter_2D_85 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6088 \
    name filter_2D_84 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_84 \
    op interface \
    ports { filter_2D_84 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6089 \
    name filter_2D_83 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_83 \
    op interface \
    ports { filter_2D_83 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6090 \
    name filter_2D_82 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_82 \
    op interface \
    ports { filter_2D_82 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6091 \
    name filter_2D_81 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_81 \
    op interface \
    ports { filter_2D_81 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6092 \
    name filter_2D_80 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_80 \
    op interface \
    ports { filter_2D_80 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6093 \
    name filter_2D_79 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_79 \
    op interface \
    ports { filter_2D_79 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6094 \
    name filter_2D_78 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_78 \
    op interface \
    ports { filter_2D_78 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6095 \
    name filter_2D_77 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_77 \
    op interface \
    ports { filter_2D_77 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6096 \
    name filter_2D_76 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_76 \
    op interface \
    ports { filter_2D_76 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6097 \
    name filter_2D_75 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_75 \
    op interface \
    ports { filter_2D_75 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6098 \
    name phi_mul317 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_phi_mul317 \
    op interface \
    ports { phi_mul317 { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6099 \
    name filter_local_load_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_local_load_1 \
    op interface \
    ports { filter_local_load_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6100 \
    name filter_local_5_load_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_local_5_load_1 \
    op interface \
    ports { filter_local_5_load_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6101 \
    name filter_local_10_load_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_local_10_load_1 \
    op interface \
    ports { filter_local_10_load_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6102 \
    name filter_local_15_load_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_local_15_load_1 \
    op interface \
    ports { filter_local_15_load_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6103 \
    name filter_local_20_load_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_local_20_load_1 \
    op interface \
    ports { filter_local_20_load_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6124 \
    name filter_2D_179_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_179_out \
    op interface \
    ports { filter_2D_179_out { O 32 vector } filter_2D_179_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6125 \
    name filter_2D_178_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_178_out \
    op interface \
    ports { filter_2D_178_out { O 32 vector } filter_2D_178_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6126 \
    name filter_2D_177_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_177_out \
    op interface \
    ports { filter_2D_177_out { O 32 vector } filter_2D_177_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6127 \
    name filter_2D_176_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_176_out \
    op interface \
    ports { filter_2D_176_out { O 32 vector } filter_2D_176_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6128 \
    name filter_2D_175_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_175_out \
    op interface \
    ports { filter_2D_175_out { O 32 vector } filter_2D_175_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6129 \
    name filter_2D_174_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_174_out \
    op interface \
    ports { filter_2D_174_out { O 32 vector } filter_2D_174_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6130 \
    name filter_2D_173_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_173_out \
    op interface \
    ports { filter_2D_173_out { O 32 vector } filter_2D_173_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6131 \
    name filter_2D_172_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_172_out \
    op interface \
    ports { filter_2D_172_out { O 32 vector } filter_2D_172_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6132 \
    name filter_2D_171_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_171_out \
    op interface \
    ports { filter_2D_171_out { O 32 vector } filter_2D_171_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6133 \
    name filter_2D_170_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_170_out \
    op interface \
    ports { filter_2D_170_out { O 32 vector } filter_2D_170_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6134 \
    name filter_2D_169_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_169_out \
    op interface \
    ports { filter_2D_169_out { O 32 vector } filter_2D_169_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6135 \
    name filter_2D_168_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_168_out \
    op interface \
    ports { filter_2D_168_out { O 32 vector } filter_2D_168_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6136 \
    name filter_2D_167_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_167_out \
    op interface \
    ports { filter_2D_167_out { O 32 vector } filter_2D_167_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6137 \
    name filter_2D_166_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_166_out \
    op interface \
    ports { filter_2D_166_out { O 32 vector } filter_2D_166_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6138 \
    name filter_2D_165_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_165_out \
    op interface \
    ports { filter_2D_165_out { O 32 vector } filter_2D_165_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6139 \
    name filter_2D_164_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_164_out \
    op interface \
    ports { filter_2D_164_out { O 32 vector } filter_2D_164_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6140 \
    name filter_2D_163_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_163_out \
    op interface \
    ports { filter_2D_163_out { O 32 vector } filter_2D_163_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6141 \
    name filter_2D_162_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_162_out \
    op interface \
    ports { filter_2D_162_out { O 32 vector } filter_2D_162_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6142 \
    name filter_2D_161_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_161_out \
    op interface \
    ports { filter_2D_161_out { O 32 vector } filter_2D_161_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6143 \
    name filter_2D_160_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_160_out \
    op interface \
    ports { filter_2D_160_out { O 32 vector } filter_2D_160_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6144 \
    name filter_2D_159_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_159_out \
    op interface \
    ports { filter_2D_159_out { O 32 vector } filter_2D_159_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6145 \
    name filter_2D_158_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_158_out \
    op interface \
    ports { filter_2D_158_out { O 32 vector } filter_2D_158_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6146 \
    name filter_2D_157_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_157_out \
    op interface \
    ports { filter_2D_157_out { O 32 vector } filter_2D_157_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6147 \
    name filter_2D_156_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_156_out \
    op interface \
    ports { filter_2D_156_out { O 32 vector } filter_2D_156_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6148 \
    name filter_2D_155_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_filter_2D_155_out \
    op interface \
    ports { filter_2D_155_out { O 32 vector } filter_2D_155_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName conv2_flow_control_loop_pipe_sequential_init_U
set CompName conv2_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix conv2_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


