INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UCT Work/EEE/High Perfomance Embedded/FPGA/Yoda/BRAM2/BRAMTest2.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UCT Work/EEE/High Perfomance Embedded/FPGA/Yoda/BRAM2/BRAMTest2.srcs/sources_1/imports/Desktop/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module for_loop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UCT Work/EEE/High Perfomance Embedded/FPGA/Yoda/BRAM2/BRAMTest2.srcs/sim_1/imports/Desktop/TopTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new
