<stg><name>addRoundKey4</name>


<trans_list>

<trans id="146" from="1" to="2">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="2" to="3">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="3" to="4">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="4" to="5">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="5" to="6">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="6" to="7">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="7" to="8">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="8" to="9">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="9" to="10">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="10" to="11">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="11" to="12">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="12" to="13">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="13" to="14">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="14" to="15">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="15" to="16">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %state_data_V_addr = getelementptr [16 x i8]* %state_data_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="state_data_V_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %state_data_V_addr_46 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="state_data_V_addr_46"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4">
<![CDATA[
:32  %state_data_V_load = load i8* %state_data_V_addr, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4">
<![CDATA[
:36  %state_data_V_load_46 = load i8* %state_data_V_addr_46, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_46"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %state_data_V_addr_47 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="state_data_V_addr_47"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %state_data_V_addr_48 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="state_data_V_addr_48"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4">
<![CDATA[
:32  %state_data_V_load = load i8* %state_data_V_addr, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4">
<![CDATA[
:36  %state_data_V_load_46 = load i8* %state_data_V_addr_46, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_46"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="4">
<![CDATA[
:40  %state_data_V_load_47 = load i8* %state_data_V_addr_47, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_47"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="4">
<![CDATA[
:44  %state_data_V_load_48 = load i8* %state_data_V_addr_48, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_48"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %state_data_V_addr_49 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="state_data_V_addr_49"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %state_data_V_addr_50 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="state_data_V_addr_50"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="4">
<![CDATA[
:40  %state_data_V_load_47 = load i8* %state_data_V_addr_47, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_47"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="4">
<![CDATA[
:44  %state_data_V_load_48 = load i8* %state_data_V_addr_48, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_48"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="4">
<![CDATA[
:48  %state_data_V_load_49 = load i8* %state_data_V_addr_49, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_49"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="4">
<![CDATA[
:52  %state_data_V_load_50 = load i8* %state_data_V_addr_50, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_50"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %state_data_V_addr_51 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="state_data_V_addr_51"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %state_data_V_addr_52 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="state_data_V_addr_52"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="4">
<![CDATA[
:48  %state_data_V_load_49 = load i8* %state_data_V_addr_49, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_49"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="4">
<![CDATA[
:52  %state_data_V_load_50 = load i8* %state_data_V_addr_50, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_50"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="4">
<![CDATA[
:56  %state_data_V_load_51 = load i8* %state_data_V_addr_51, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_51"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="4">
<![CDATA[
:60  %state_data_V_load_52 = load i8* %state_data_V_addr_52, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_52"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %state_data_V_addr_53 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="state_data_V_addr_53"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %state_data_V_addr_54 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="state_data_V_addr_54"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="4">
<![CDATA[
:56  %state_data_V_load_51 = load i8* %state_data_V_addr_51, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_51"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="4">
<![CDATA[
:60  %state_data_V_load_52 = load i8* %state_data_V_addr_52, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_52"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="4">
<![CDATA[
:64  %state_data_V_load_53 = load i8* %state_data_V_addr_53, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_53"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="4">
<![CDATA[
:68  %state_data_V_load_54 = load i8* %state_data_V_addr_54, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_54"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %state_data_V_addr_55 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="state_data_V_addr_55"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %state_data_V_addr_56 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="state_data_V_addr_56"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="4">
<![CDATA[
:64  %state_data_V_load_53 = load i8* %state_data_V_addr_53, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_53"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="4">
<![CDATA[
:68  %state_data_V_load_54 = load i8* %state_data_V_addr_54, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_54"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="4">
<![CDATA[
:72  %state_data_V_load_55 = load i8* %state_data_V_addr_55, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_55"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="4">
<![CDATA[
:76  %state_data_V_load_56 = load i8* %state_data_V_addr_56, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_56"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %state_data_V_addr_57 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="state_data_V_addr_57"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %state_data_V_addr_58 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="state_data_V_addr_58"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="4">
<![CDATA[
:72  %state_data_V_load_55 = load i8* %state_data_V_addr_55, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_55"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="4">
<![CDATA[
:76  %state_data_V_load_56 = load i8* %state_data_V_addr_56, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_56"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="4">
<![CDATA[
:80  %state_data_V_load_57 = load i8* %state_data_V_addr_57, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_57"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="4">
<![CDATA[
:84  %state_data_V_load_58 = load i8* %state_data_V_addr_58, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_58"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %state_data_V_addr_59 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="state_data_V_addr_59"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %state_data_V_addr_60 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="state_data_V_addr_60"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %roundKey_data_V_addr = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="roundKey_data_V_addr"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %roundKey_data_V_addr_1 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_addr_1"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="4">
<![CDATA[
:33  %roundKey_data_V_load = load i8* %roundKey_data_V_addr, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="4">
<![CDATA[
:37  %roundKey_data_V_load_1 = load i8* %roundKey_data_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_1"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="4">
<![CDATA[
:80  %state_data_V_load_57 = load i8* %state_data_V_addr_57, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_57"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="4">
<![CDATA[
:84  %state_data_V_load_58 = load i8* %state_data_V_addr_58, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_58"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="4">
<![CDATA[
:88  %state_data_V_load_59 = load i8* %state_data_V_addr_59, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_59"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="4">
<![CDATA[
:92  %state_data_V_load_60 = load i8* %state_data_V_addr_60, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_60"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %roundKey_data_V_addr_2 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="roundKey_data_V_addr_2"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %roundKey_data_V_addr_3 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="roundKey_data_V_addr_3"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="4">
<![CDATA[
:33  %roundKey_data_V_load = load i8* %roundKey_data_V_addr, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:34  %op2_V_read_assign = xor i8 %roundKey_data_V_load, %state_data_V_load

]]></Node>
<StgValue><ssdm name="op2_V_read_assign"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:35  store i8 %op2_V_read_assign, i8* %state_data_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="4">
<![CDATA[
:37  %roundKey_data_V_load_1 = load i8* %roundKey_data_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_1"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:38  %op2_V_read_assign_s = xor i8 %roundKey_data_V_load_1, %state_data_V_load_46

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_s"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:39  store i8 %op2_V_read_assign_s, i8* %state_data_V_addr_46, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="4">
<![CDATA[
:41  %roundKey_data_V_load_2 = load i8* %roundKey_data_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_2"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="4">
<![CDATA[
:45  %roundKey_data_V_load_3 = load i8* %roundKey_data_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_3"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="4">
<![CDATA[
:88  %state_data_V_load_59 = load i8* %state_data_V_addr_59, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_59"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="4">
<![CDATA[
:92  %state_data_V_load_60 = load i8* %state_data_V_addr_60, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_60"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %roundKey_data_V_addr_4 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="roundKey_data_V_addr_4"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %roundKey_data_V_addr_5 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="roundKey_data_V_addr_5"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="4">
<![CDATA[
:41  %roundKey_data_V_load_2 = load i8* %roundKey_data_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_2"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:42  %op2_V_read_assign_28 = xor i8 %roundKey_data_V_load_2, %state_data_V_load_47

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_28"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:43  store i8 %op2_V_read_assign_28, i8* %state_data_V_addr_47, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="4">
<![CDATA[
:45  %roundKey_data_V_load_3 = load i8* %roundKey_data_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_3"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:46  %op2_V_read_assign_29 = xor i8 %roundKey_data_V_load_3, %state_data_V_load_48

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_29"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:47  store i8 %op2_V_read_assign_29, i8* %state_data_V_addr_48, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="4">
<![CDATA[
:49  %roundKey_data_V_load_4 = load i8* %roundKey_data_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_4"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="4">
<![CDATA[
:53  %roundKey_data_V_load_5 = load i8* %roundKey_data_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="89" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %roundKey_data_V_addr_6 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="roundKey_data_V_addr_6"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %roundKey_data_V_addr_7 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="roundKey_data_V_addr_7"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="4">
<![CDATA[
:49  %roundKey_data_V_load_4 = load i8* %roundKey_data_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_4"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:50  %op2_V_read_assign_30 = xor i8 %roundKey_data_V_load_4, %state_data_V_load_49

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_30"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:51  store i8 %op2_V_read_assign_30, i8* %state_data_V_addr_49, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="4">
<![CDATA[
:53  %roundKey_data_V_load_5 = load i8* %roundKey_data_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_5"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:54  %op2_V_read_assign_31 = xor i8 %roundKey_data_V_load_5, %state_data_V_load_50

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_31"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:55  store i8 %op2_V_read_assign_31, i8* %state_data_V_addr_50, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="4">
<![CDATA[
:57  %roundKey_data_V_load_6 = load i8* %roundKey_data_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_6"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="4">
<![CDATA[
:61  %roundKey_data_V_load_7 = load i8* %roundKey_data_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="99" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %roundKey_data_V_addr_8 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="roundKey_data_V_addr_8"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %roundKey_data_V_addr_9 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="roundKey_data_V_addr_9"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="4">
<![CDATA[
:57  %roundKey_data_V_load_6 = load i8* %roundKey_data_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_6"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:58  %op2_V_read_assign_32 = xor i8 %roundKey_data_V_load_6, %state_data_V_load_51

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_32"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:59  store i8 %op2_V_read_assign_32, i8* %state_data_V_addr_51, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="4">
<![CDATA[
:61  %roundKey_data_V_load_7 = load i8* %roundKey_data_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_7"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:62  %op2_V_read_assign_33 = xor i8 %roundKey_data_V_load_7, %state_data_V_load_52

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_33"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:63  store i8 %op2_V_read_assign_33, i8* %state_data_V_addr_52, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="4">
<![CDATA[
:65  %roundKey_data_V_load_8 = load i8* %roundKey_data_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_8"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="4">
<![CDATA[
:69  %roundKey_data_V_load_9 = load i8* %roundKey_data_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %roundKey_data_V_addr_10 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="roundKey_data_V_addr_10"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %roundKey_data_V_addr_11 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="roundKey_data_V_addr_11"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="4">
<![CDATA[
:65  %roundKey_data_V_load_8 = load i8* %roundKey_data_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_8"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:66  %op2_V_read_assign_34 = xor i8 %roundKey_data_V_load_8, %state_data_V_load_53

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_34"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:67  store i8 %op2_V_read_assign_34, i8* %state_data_V_addr_53, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="4">
<![CDATA[
:69  %roundKey_data_V_load_9 = load i8* %roundKey_data_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_9"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:70  %op2_V_read_assign_35 = xor i8 %roundKey_data_V_load_9, %state_data_V_load_54

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_35"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:71  store i8 %op2_V_read_assign_35, i8* %state_data_V_addr_54, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="4">
<![CDATA[
:73  %roundKey_data_V_load_10 = load i8* %roundKey_data_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_10"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="4">
<![CDATA[
:77  %roundKey_data_V_load_11 = load i8* %roundKey_data_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_11"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="119" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %roundKey_data_V_addr_12 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="roundKey_data_V_addr_12"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %roundKey_data_V_addr_13 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="roundKey_data_V_addr_13"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="4">
<![CDATA[
:73  %roundKey_data_V_load_10 = load i8* %roundKey_data_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_10"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:74  %op2_V_read_assign_36 = xor i8 %roundKey_data_V_load_10, %state_data_V_load_55

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_36"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:75  store i8 %op2_V_read_assign_36, i8* %state_data_V_addr_55, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="4">
<![CDATA[
:77  %roundKey_data_V_load_11 = load i8* %roundKey_data_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_11"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:78  %op2_V_read_assign_37 = xor i8 %roundKey_data_V_load_11, %state_data_V_load_56

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_37"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:79  store i8 %op2_V_read_assign_37, i8* %state_data_V_addr_56, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="4">
<![CDATA[
:81  %roundKey_data_V_load_12 = load i8* %roundKey_data_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_12"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="4">
<![CDATA[
:85  %roundKey_data_V_load_13 = load i8* %roundKey_data_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="129" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %roundKey_data_V_addr_14 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="roundKey_data_V_addr_14"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %roundKey_data_V_addr_15 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="roundKey_data_V_addr_15"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="4">
<![CDATA[
:81  %roundKey_data_V_load_12 = load i8* %roundKey_data_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_12"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:82  %op2_V_read_assign_38 = xor i8 %roundKey_data_V_load_12, %state_data_V_load_57

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_38"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:83  store i8 %op2_V_read_assign_38, i8* %state_data_V_addr_57, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="4">
<![CDATA[
:85  %roundKey_data_V_load_13 = load i8* %roundKey_data_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_13"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:86  %op2_V_read_assign_39 = xor i8 %roundKey_data_V_load_13, %state_data_V_load_58

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_39"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:87  store i8 %op2_V_read_assign_39, i8* %state_data_V_addr_58, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="4">
<![CDATA[
:89  %roundKey_data_V_load_14 = load i8* %roundKey_data_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_14"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="4">
<![CDATA[
:93  %roundKey_data_V_load_15 = load i8* %roundKey_data_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_15"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="139" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="4">
<![CDATA[
:89  %roundKey_data_V_load_14 = load i8* %roundKey_data_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_14"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:90  %op2_V_read_assign_40 = xor i8 %roundKey_data_V_load_14, %state_data_V_load_59

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_40"/></StgValue>
</operation>

<operation id="141" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:91  store i8 %op2_V_read_assign_40, i8* %state_data_V_addr_59, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="4">
<![CDATA[
:93  %roundKey_data_V_load_15 = load i8* %roundKey_data_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="roundKey_data_V_load_15"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:94  %op2_V_read_assign_41 = xor i8 %roundKey_data_V_load_15, %state_data_V_load_60

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_41"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:95  store i8 %op2_V_read_assign_41, i8* %state_data_V_addr_60, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0">
<![CDATA[
:96  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
