// Seed: 2795376591
module module_0 ();
  wire id_2;
  wire id_3;
  module_2();
  wire id_4, id_5;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  module_0();
  integer id_3 = id_2;
  tri id_4 = 1;
  initial $display(id_4);
  wire id_5, id_6;
endmodule
module module_2 ();
  assign id_1 = id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4, id_5;
  module_2();
  logic [7:0] id_6;
  wire id_7;
  id_8(
      1'b0, 1, 1, id_6[1'h0] * 1, 1, id_2
  );
  assign id_1 = 1'h0;
endmodule
