<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\git\Pmod\Pmod_ADC\sample\TangPrimer9K_1ch\impl\gwsynthesis\tangnano9k.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>H:\git\Pmod\Pmod_ADC\sample\TangPrimer9K_1ch\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-6</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jan 06 01:22:36 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>7164</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5446</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>375</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>823</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>3</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>inst_1/overflow_s0/Q </td>
</tr>
<tr>
<td>fb_inst/n5_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>fb_inst/n5_s2/F </td>
</tr>
<tr>
<td>inst_1_0_1</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>inst_1/counter_6_s0/Q </td>
</tr>
<tr>
<td>processCounter[2]</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>processCounter_2_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>199.884(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>77.086(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>AD_CLK_d</td>
<td>50.000(MHz)</td>
<td>52.878(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>fb_inst/n5_6</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">45.583(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>inst_1_0_1</td>
<td>50.000(MHz)</td>
<td>113.649(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>processCounter[2]</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">44.219(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>fb_inst/n5_6</td>
<td>Setup</td>
<td>-1.938</td>
<td>1</td>
</tr>
<tr>
<td>fb_inst/n5_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_1_0_1</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_1_0_1</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>processCounter[2]</td>
<td>Setup</td>
<td>-37.138</td>
<td>67</td>
</tr>
<tr>
<td>processCounter[2]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-9.995</td>
<td>processCounter_11_s0/Q</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DIB[10]</td>
<td>AD_CLK_d:[R]</td>
<td>processCounter[2]:[F]</td>
<td>10.000</td>
<td>-0.871</td>
<td>20.792</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-9.825</td>
<td>processCounter_11_s0/Q</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DIB[2]</td>
<td>AD_CLK_d:[R]</td>
<td>processCounter[2]:[F]</td>
<td>10.000</td>
<td>-0.871</td>
<td>20.622</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-9.570</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[4]</td>
<td>sum_12_s0/D</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.871</td>
<td>18.269</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-8.921</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[4]</td>
<td>sum_8_s0/D</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.871</td>
<td>17.621</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-8.808</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[4]</td>
<td>sum_9_s0/D</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.871</td>
<td>17.507</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-8.758</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[4]</td>
<td>sum_10_s0/D</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.871</td>
<td>17.458</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-8.587</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[4]</td>
<td>sum_7_s0/D</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.871</td>
<td>17.287</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-8.422</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[4]</td>
<td>sum_6_s0/D</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.871</td>
<td>17.122</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-8.383</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[4]</td>
<td>set_value_3_s0/D</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.871</td>
<td>17.082</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-8.241</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[4]</td>
<td>sum_11_s0/D</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.871</td>
<td>16.940</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-7.563</td>
<td>processCounter_11_s0/Q</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DIB[3]</td>
<td>AD_CLK_d:[R]</td>
<td>processCounter[2]:[F]</td>
<td>10.000</td>
<td>-0.871</td>
<td>18.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-7.527</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[4]</td>
<td>sum_5_s0/D</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.871</td>
<td>16.226</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-7.488</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[4]</td>
<td>set_value_2_s0/D</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.871</td>
<td>16.187</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-7.402</td>
<td>processCounter_11_s0/Q</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DIB[11]</td>
<td>AD_CLK_d:[R]</td>
<td>processCounter[2]:[F]</td>
<td>10.000</td>
<td>-0.871</td>
<td>18.200</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-6.700</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[7]</td>
<td>sum_4_s0/D</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.871</td>
<td>15.399</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-6.667</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[7]</td>
<td>set_value_1_s0/D</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.871</td>
<td>15.367</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-6.611</td>
<td>n200_s3/I2</td>
<td>recieveADC_recieveADC_RAMREG_573_G[0]_s1/CE</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.945</td>
<td>17.483</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-6.166</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[7]</td>
<td>sum_2_s0/D</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.871</td>
<td>14.865</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-6.151</td>
<td>n200_s3/I2</td>
<td>recieveADC_recieveADC_RAMREG_1233_G[0]_s1/CE</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.945</td>
<td>17.023</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-5.974</td>
<td>n200_s3/I2</td>
<td>recieveADC_recieveADC_RAMREG_593_G[0]_s1/CE</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.945</td>
<td>16.846</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-5.915</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[7]</td>
<td>sum_3_s0/D</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.871</td>
<td>14.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-5.914</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[7]</td>
<td>set_value_0_s0/D</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.871</td>
<td>14.613</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-5.900</td>
<td>n200_s3/I2</td>
<td>recieveADC_recieveADC_RAMREG_1268_G[0]_s1/CE</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.945</td>
<td>16.773</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-5.856</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[7]</td>
<td>sum_1_s0/D</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.871</td>
<td>14.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-5.799</td>
<td>n200_s3/I2</td>
<td>recieveADC_recieveADC_RAMREG_1263_G[0]_s1/CE</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.945</td>
<td>16.671</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.317</td>
<td>n25_s0/I1</td>
<td>processCounter_2_s0/D</td>
<td>processCounter[2]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.683</td>
<td>0.396</td>
</tr>
<tr>
<td>2</td>
<td>0.017</td>
<td>n25_s0/I1</td>
<td>processCounter_3_s0/D</td>
<td>processCounter[2]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.683</td>
<td>0.730</td>
</tr>
<tr>
<td>3</td>
<td>0.048</td>
<td>n25_s0/I1</td>
<td>processCounter_4_s0/D</td>
<td>processCounter[2]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.683</td>
<td>0.761</td>
</tr>
<tr>
<td>4</td>
<td>0.079</td>
<td>n25_s0/I1</td>
<td>processCounter_5_s0/D</td>
<td>processCounter[2]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.683</td>
<td>0.792</td>
</tr>
<tr>
<td>5</td>
<td>0.110</td>
<td>n25_s0/I1</td>
<td>processCounter_6_s0/D</td>
<td>processCounter[2]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.683</td>
<td>0.823</td>
</tr>
<tr>
<td>6</td>
<td>0.141</td>
<td>n25_s0/I1</td>
<td>processCounter_7_s0/D</td>
<td>processCounter[2]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.683</td>
<td>0.854</td>
</tr>
<tr>
<td>7</td>
<td>0.155</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>inst_1_0_1:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-1.092</td>
<td>1.277</td>
</tr>
<tr>
<td>8</td>
<td>0.172</td>
<td>n25_s0/I1</td>
<td>processCounter_8_s0/D</td>
<td>processCounter[2]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.683</td>
<td>0.885</td>
</tr>
<tr>
<td>9</td>
<td>0.203</td>
<td>n25_s0/I1</td>
<td>processCounter_9_s0/D</td>
<td>processCounter[2]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.683</td>
<td>0.916</td>
</tr>
<tr>
<td>10</td>
<td>0.234</td>
<td>n25_s0/I1</td>
<td>processCounter_10_s0/D</td>
<td>processCounter[2]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.683</td>
<td>0.947</td>
</tr>
<tr>
<td>11</td>
<td>0.265</td>
<td>n25_s0/I1</td>
<td>processCounter_11_s0/D</td>
<td>processCounter[2]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.683</td>
<td>0.978</td>
</tr>
<tr>
<td>12</td>
<td>0.357</td>
<td>sum_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>inst_1_0_1:[R]</td>
<td>0.000</td>
<td>-0.880</td>
<td>1.267</td>
</tr>
<tr>
<td>13</td>
<td>0.592</td>
<td>sum_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>inst_1_0_1:[R]</td>
<td>0.000</td>
<td>-0.880</td>
<td>1.502</td>
</tr>
<tr>
<td>14</td>
<td>0.598</td>
<td>fb_inst/ti/m_clk_s1/D</td>
<td>fb_inst/ti/m_clk_s1/D</td>
<td>fb_inst/n5_6:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.657</td>
</tr>
<tr>
<td>15</td>
<td>0.602</td>
<td>set_value_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>inst_1_0_1:[R]</td>
<td>0.000</td>
<td>-0.880</td>
<td>1.512</td>
</tr>
<tr>
<td>16</td>
<td>0.621</td>
<td>sum_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_17_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>inst_1_0_1:[R]</td>
<td>0.000</td>
<td>-0.880</td>
<td>1.531</td>
</tr>
<tr>
<td>17</td>
<td>0.644</td>
<td>set_value_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>inst_1_0_1:[R]</td>
<td>0.000</td>
<td>-0.880</td>
<td>1.554</td>
</tr>
<tr>
<td>18</td>
<td>0.663</td>
<td>set_value_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>inst_1_0_1:[R]</td>
<td>0.000</td>
<td>-0.880</td>
<td>1.573</td>
</tr>
<tr>
<td>19</td>
<td>0.663</td>
<td>sum_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>inst_1_0_1:[R]</td>
<td>0.000</td>
<td>-0.880</td>
<td>1.573</td>
</tr>
<tr>
<td>20</td>
<td>0.663</td>
<td>sum_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>inst_1_0_1:[R]</td>
<td>0.000</td>
<td>-0.880</td>
<td>1.573</td>
</tr>
<tr>
<td>21</td>
<td>0.663</td>
<td>sum_4_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_16_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>inst_1_0_1:[R]</td>
<td>0.000</td>
<td>-0.880</td>
<td>1.573</td>
</tr>
<tr>
<td>22</td>
<td>0.663</td>
<td>sum_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>inst_1_0_1:[R]</td>
<td>0.000</td>
<td>-0.880</td>
<td>1.573</td>
</tr>
<tr>
<td>23</td>
<td>0.678</td>
<td>set_value_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>inst_1_0_1:[R]</td>
<td>0.000</td>
<td>-0.880</td>
<td>1.588</td>
</tr>
<tr>
<td>24</td>
<td>0.678</td>
<td>sum_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_19_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>inst_1_0_1:[R]</td>
<td>0.000</td>
<td>-0.880</td>
<td>1.588</td>
</tr>
<tr>
<td>25</td>
<td>0.678</td>
<td>sum_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_20_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>inst_1_0_1:[R]</td>
<td>0.000</td>
<td>-0.880</td>
<td>1.588</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>7.716</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.274</td>
<td>1.968</td>
</tr>
<tr>
<td>2</td>
<td>7.716</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.274</td>
<td>1.968</td>
</tr>
<tr>
<td>3</td>
<td>7.716</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.274</td>
<td>1.968</td>
</tr>
<tr>
<td>4</td>
<td>7.728</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.274</td>
<td>1.955</td>
</tr>
<tr>
<td>5</td>
<td>7.728</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.274</td>
<td>1.955</td>
</tr>
<tr>
<td>6</td>
<td>7.728</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.274</td>
<td>1.955</td>
</tr>
<tr>
<td>7</td>
<td>7.728</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.274</td>
<td>1.955</td>
</tr>
<tr>
<td>8</td>
<td>7.728</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.274</td>
<td>1.955</td>
</tr>
<tr>
<td>9</td>
<td>7.728</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.274</td>
<td>1.955</td>
</tr>
<tr>
<td>10</td>
<td>7.863</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.274</td>
<td>1.820</td>
</tr>
<tr>
<td>11</td>
<td>7.863</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.274</td>
<td>1.820</td>
</tr>
<tr>
<td>12</td>
<td>7.863</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.274</td>
<td>1.820</td>
</tr>
<tr>
<td>13</td>
<td>7.863</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.274</td>
<td>1.820</td>
</tr>
<tr>
<td>14</td>
<td>7.878</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.274</td>
<td>1.805</td>
</tr>
<tr>
<td>15</td>
<td>7.886</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.274</td>
<td>1.797</td>
</tr>
<tr>
<td>16</td>
<td>7.886</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.274</td>
<td>1.797</td>
</tr>
<tr>
<td>17</td>
<td>7.893</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.274</td>
<td>1.790</td>
</tr>
<tr>
<td>18</td>
<td>7.893</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.274</td>
<td>1.790</td>
</tr>
<tr>
<td>19</td>
<td>7.895</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.274</td>
<td>1.788</td>
</tr>
<tr>
<td>20</td>
<td>7.895</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.274</td>
<td>1.788</td>
</tr>
<tr>
<td>21</td>
<td>7.897</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.274</td>
<td>1.786</td>
</tr>
<tr>
<td>22</td>
<td>8.214</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.274</td>
<td>1.469</td>
</tr>
<tr>
<td>23</td>
<td>8.357</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.274</td>
<td>1.326</td>
</tr>
<tr>
<td>24</td>
<td>8.357</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.274</td>
<td>1.326</td>
</tr>
<tr>
<td>25</td>
<td>8.357</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.274</td>
<td>1.326</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.123</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.926</td>
<td>0.848</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.123</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.926</td>
<td>0.848</td>
</tr>
<tr>
<td>3</td>
<td>0.145</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.926</td>
<td>1.117</td>
</tr>
<tr>
<td>4</td>
<td>10.764</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.165</td>
<td>0.614</td>
</tr>
<tr>
<td>5</td>
<td>10.764</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.165</td>
<td>0.614</td>
</tr>
<tr>
<td>6</td>
<td>10.764</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.165</td>
<td>0.614</td>
</tr>
<tr>
<td>7</td>
<td>10.764</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.165</td>
<td>0.614</td>
</tr>
<tr>
<td>8</td>
<td>10.764</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.165</td>
<td>0.614</td>
</tr>
<tr>
<td>9</td>
<td>10.768</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.165</td>
<td>0.618</td>
</tr>
<tr>
<td>10</td>
<td>10.768</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.165</td>
<td>0.618</td>
</tr>
<tr>
<td>11</td>
<td>10.768</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.165</td>
<td>0.618</td>
</tr>
<tr>
<td>12</td>
<td>10.768</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.165</td>
<td>0.618</td>
</tr>
<tr>
<td>13</td>
<td>10.768</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.165</td>
<td>0.618</td>
</tr>
<tr>
<td>14</td>
<td>10.998</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.165</td>
<td>0.848</td>
</tr>
<tr>
<td>15</td>
<td>10.998</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.165</td>
<td>0.848</td>
</tr>
<tr>
<td>16</td>
<td>10.998</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.165</td>
<td>0.848</td>
</tr>
<tr>
<td>17</td>
<td>11.006</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.165</td>
<td>0.855</td>
</tr>
<tr>
<td>18</td>
<td>11.006</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.165</td>
<td>0.855</td>
</tr>
<tr>
<td>19</td>
<td>11.006</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.165</td>
<td>0.855</td>
</tr>
<tr>
<td>20</td>
<td>11.006</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.165</td>
<td>0.855</td>
</tr>
<tr>
<td>21</td>
<td>11.028</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.165</td>
<td>0.878</td>
</tr>
<tr>
<td>22</td>
<td>11.062</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.165</td>
<td>0.912</td>
</tr>
<tr>
<td>23</td>
<td>11.062</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.165</td>
<td>0.912</td>
</tr>
<tr>
<td>24</td>
<td>11.065</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.165</td>
<td>0.915</td>
</tr>
<tr>
<td>25</td>
<td>11.065</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.165</td>
<td>0.915</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.852</td>
<td>9.102</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>inst_1_0_1</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.852</td>
<td>9.102</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>inst_1_0_1</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.852</td>
<td>9.102</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>inst_1_0_1</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.852</td>
<td>9.102</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>inst_1_0_1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_10_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.852</td>
<td>9.102</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>inst_1_0_1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_9_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.852</td>
<td>9.102</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>inst_1_0_1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td>7</td>
<td>7.852</td>
<td>9.102</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>inst_1_0_1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s</td>
</tr>
<tr>
<td>8</td>
<td>7.852</td>
<td>9.102</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>inst_1_0_1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s</td>
</tr>
<tr>
<td>9</td>
<td>7.852</td>
<td>9.102</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>inst_1_0_1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.852</td>
<td>9.102</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>inst_1_0_1</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td>processCounter_11_s0/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1425</td>
<td>R8C27[2][B]</td>
<td style=" font-weight:bold;">processCounter_11_s0/Q</td>
</tr>
<tr>
<td>10.410</td>
<td>9.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[0][B]</td>
<td>recieveADC_RAMOUT_571_G[6]_s332/I2</td>
</tr>
<tr>
<td>11.442</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C44[0][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_571_G[6]_s332/F</td>
</tr>
<tr>
<td>11.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>recieveADC_RAMOUT_571_G[6]_s288/I1</td>
</tr>
<tr>
<td>11.591</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_571_G[6]_s288/O</td>
</tr>
<tr>
<td>11.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[0][B]</td>
<td>recieveADC_RAMOUT_571_G[6]_s266/I1</td>
</tr>
<tr>
<td>11.754</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C44[0][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_571_G[6]_s266/O</td>
</tr>
<tr>
<td>11.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[1][B]</td>
<td>recieveADC_RAMOUT_571_G[6]_s255/I1</td>
</tr>
<tr>
<td>11.917</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C44[1][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_571_G[6]_s255/O</td>
</tr>
<tr>
<td>11.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>recieveADC_RAMOUT_571_G[6]_s250/I0</td>
</tr>
<tr>
<td>12.080</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_571_G[6]_s250/O</td>
</tr>
<tr>
<td>13.543</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][B]</td>
<td>recieveADC_RAMOUT_508_G[0]_s3/I1</td>
</tr>
<tr>
<td>14.365</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_508_G[0]_s3/F</td>
</tr>
<tr>
<td>14.370</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[3][A]</td>
<td>recieveADC_RAMOUT_508_G[0]_s2/I0</td>
</tr>
<tr>
<td>15.402</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C42[3][A]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_508_G[0]_s2/F</td>
</tr>
<tr>
<td>18.808</td>
<td>3.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[0][B]</td>
<td>fft_inst/fft_top_inst/pxna_di_im_2_s0/I2</td>
</tr>
<tr>
<td>19.630</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C21[0][B]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/pxna_di_im_2_s0/F</td>
</tr>
<tr>
<td>21.738</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DIB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.816</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>11.786</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td>11.743</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.346, 20.902%; route: 15.988, 76.894%; tC2Q: 0.458, 2.204%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.816, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td>processCounter_11_s0/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1425</td>
<td>R8C27[2][B]</td>
<td style=" font-weight:bold;">processCounter_11_s0/Q</td>
</tr>
<tr>
<td>10.410</td>
<td>9.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[0][B]</td>
<td>recieveADC_RAMOUT_571_G[6]_s332/I2</td>
</tr>
<tr>
<td>11.442</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C44[0][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_571_G[6]_s332/F</td>
</tr>
<tr>
<td>11.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>recieveADC_RAMOUT_571_G[6]_s288/I1</td>
</tr>
<tr>
<td>11.591</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_571_G[6]_s288/O</td>
</tr>
<tr>
<td>11.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[0][B]</td>
<td>recieveADC_RAMOUT_571_G[6]_s266/I1</td>
</tr>
<tr>
<td>11.754</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C44[0][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_571_G[6]_s266/O</td>
</tr>
<tr>
<td>11.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[1][B]</td>
<td>recieveADC_RAMOUT_571_G[6]_s255/I1</td>
</tr>
<tr>
<td>11.917</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C44[1][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_571_G[6]_s255/O</td>
</tr>
<tr>
<td>11.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>recieveADC_RAMOUT_571_G[6]_s250/I0</td>
</tr>
<tr>
<td>12.080</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_571_G[6]_s250/O</td>
</tr>
<tr>
<td>13.543</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][B]</td>
<td>recieveADC_RAMOUT_508_G[0]_s3/I1</td>
</tr>
<tr>
<td>14.365</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_508_G[0]_s3/F</td>
</tr>
<tr>
<td>14.370</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[3][A]</td>
<td>recieveADC_RAMOUT_508_G[0]_s2/I0</td>
</tr>
<tr>
<td>15.402</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C42[3][A]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_508_G[0]_s2/F</td>
</tr>
<tr>
<td>18.808</td>
<td>3.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[0][A]</td>
<td>fft_inst/fft_top_inst/pxna_di_re_2_s0/I2</td>
</tr>
<tr>
<td>19.630</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C21[0][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/pxna_di_re_2_s0/F</td>
</tr>
<tr>
<td>21.568</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DIB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.816</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>11.786</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td>11.743</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.346, 21.074%; route: 15.818, 76.703%; tC2Q: 0.458, 2.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.816, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sum_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.816</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R28[9]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>15.276</td>
<td>3.460</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[4]</td>
</tr>
<tr>
<td>18.515</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_4_s/I1</td>
</tr>
<tr>
<td>19.337</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_4_s/F</td>
</tr>
<tr>
<td>20.476</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[1][A]</td>
<td>fft_inst/fft_top_inst/udxk_inst/ud_xk_re_4_s/I1</td>
</tr>
<tr>
<td>21.298</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C8[1][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/udxk_inst/ud_xk_re_4_s/F</td>
</tr>
<tr>
<td>23.415</td>
<td>2.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n293_s2/I2</td>
</tr>
<tr>
<td>24.441</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>24.864</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>n293_s0/I0</td>
</tr>
<tr>
<td>25.963</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">n293_s0/F</td>
</tr>
<tr>
<td>26.784</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>n327_s/I1</td>
</tr>
<tr>
<td>27.334</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">n327_s/COUT</td>
</tr>
<tr>
<td>27.334</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>n359_s/CIN</td>
</tr>
<tr>
<td>27.391</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">n359_s/COUT</td>
</tr>
<tr>
<td>27.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>n358_s/CIN</td>
</tr>
<tr>
<td>27.448</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">n358_s/COUT</td>
</tr>
<tr>
<td>27.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[2][A]</td>
<td>n357_s/CIN</td>
</tr>
<tr>
<td>27.505</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">n357_s/COUT</td>
</tr>
<tr>
<td>27.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[2][B]</td>
<td>n356_s/CIN</td>
</tr>
<tr>
<td>27.562</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">n356_s/COUT</td>
</tr>
<tr>
<td>27.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[0][A]</td>
<td>n355_s/CIN</td>
</tr>
<tr>
<td>27.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">n355_s/COUT</td>
</tr>
<tr>
<td>28.986</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td>n378_s1/I2</td>
</tr>
<tr>
<td>30.085</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" background: #97FFFF;">n378_s1/F</td>
</tr>
<tr>
<td>30.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" font-weight:bold;">sum_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td>sum_12_s0/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sum_12_s0</td>
</tr>
<tr>
<td>20.515</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C21[2][B]</td>
<td>sum_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.871</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.816, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.703, 31.216%; route: 9.106, 49.845%; tC2Q: 3.460, 18.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sum_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.816</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R28[9]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>15.276</td>
<td>3.460</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[4]</td>
</tr>
<tr>
<td>18.515</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_4_s/I1</td>
</tr>
<tr>
<td>19.337</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_4_s/F</td>
</tr>
<tr>
<td>20.476</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[1][A]</td>
<td>fft_inst/fft_top_inst/udxk_inst/ud_xk_re_4_s/I1</td>
</tr>
<tr>
<td>21.298</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C8[1][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/udxk_inst/ud_xk_re_4_s/F</td>
</tr>
<tr>
<td>23.415</td>
<td>2.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n293_s2/I2</td>
</tr>
<tr>
<td>24.441</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>24.864</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>n293_s0/I0</td>
</tr>
<tr>
<td>25.963</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">n293_s0/F</td>
</tr>
<tr>
<td>26.784</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>n327_s/I1</td>
</tr>
<tr>
<td>27.334</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">n327_s/COUT</td>
</tr>
<tr>
<td>27.334</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>n359_s/CIN</td>
</tr>
<tr>
<td>27.391</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">n359_s/COUT</td>
</tr>
<tr>
<td>27.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>n358_s/CIN</td>
</tr>
<tr>
<td>27.919</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">n358_s/SUM</td>
</tr>
<tr>
<td>28.338</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>n382_s0/I1</td>
</tr>
<tr>
<td>29.437</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">n382_s0/F</td>
</tr>
<tr>
<td>29.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" font-weight:bold;">sum_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>sum_8_s0/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sum_8_s0</td>
</tr>
<tr>
<td>20.515</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>sum_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.871</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.816, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.003, 34.068%; route: 8.158, 46.297%; tC2Q: 3.460, 19.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sum_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.816</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R28[9]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>15.276</td>
<td>3.460</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[4]</td>
</tr>
<tr>
<td>18.515</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_4_s/I1</td>
</tr>
<tr>
<td>19.337</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_4_s/F</td>
</tr>
<tr>
<td>20.476</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[1][A]</td>
<td>fft_inst/fft_top_inst/udxk_inst/ud_xk_re_4_s/I1</td>
</tr>
<tr>
<td>21.298</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C8[1][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/udxk_inst/ud_xk_re_4_s/F</td>
</tr>
<tr>
<td>23.415</td>
<td>2.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n293_s2/I2</td>
</tr>
<tr>
<td>24.441</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>24.864</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>n293_s0/I0</td>
</tr>
<tr>
<td>25.963</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">n293_s0/F</td>
</tr>
<tr>
<td>26.784</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>n327_s/I1</td>
</tr>
<tr>
<td>27.334</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">n327_s/COUT</td>
</tr>
<tr>
<td>27.334</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>n359_s/CIN</td>
</tr>
<tr>
<td>27.391</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">n359_s/COUT</td>
</tr>
<tr>
<td>27.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>n358_s/CIN</td>
</tr>
<tr>
<td>27.448</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">n358_s/COUT</td>
</tr>
<tr>
<td>27.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[2][A]</td>
<td>n357_s/CIN</td>
</tr>
<tr>
<td>28.011</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">n357_s/SUM</td>
</tr>
<tr>
<td>28.501</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>n381_s0/I1</td>
</tr>
<tr>
<td>29.323</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n381_s0/F</td>
</tr>
<tr>
<td>29.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" font-weight:bold;">sum_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>sum_9_s0/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sum_9_s0</td>
</tr>
<tr>
<td>20.515</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>sum_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.871</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.816, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.818, 33.232%; route: 8.229, 47.004%; tC2Q: 3.460, 19.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sum_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.816</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R28[9]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>15.276</td>
<td>3.460</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[4]</td>
</tr>
<tr>
<td>18.515</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_4_s/I1</td>
</tr>
<tr>
<td>19.337</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_4_s/F</td>
</tr>
<tr>
<td>20.476</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[1][A]</td>
<td>fft_inst/fft_top_inst/udxk_inst/ud_xk_re_4_s/I1</td>
</tr>
<tr>
<td>21.298</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C8[1][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/udxk_inst/ud_xk_re_4_s/F</td>
</tr>
<tr>
<td>23.415</td>
<td>2.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n293_s2/I2</td>
</tr>
<tr>
<td>24.441</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>24.864</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>n293_s0/I0</td>
</tr>
<tr>
<td>25.963</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">n293_s0/F</td>
</tr>
<tr>
<td>26.784</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>n327_s/I1</td>
</tr>
<tr>
<td>27.334</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">n327_s/COUT</td>
</tr>
<tr>
<td>27.334</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>n359_s/CIN</td>
</tr>
<tr>
<td>27.391</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">n359_s/COUT</td>
</tr>
<tr>
<td>27.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>n358_s/CIN</td>
</tr>
<tr>
<td>27.448</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">n358_s/COUT</td>
</tr>
<tr>
<td>27.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[2][A]</td>
<td>n357_s/CIN</td>
</tr>
<tr>
<td>27.505</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">n357_s/COUT</td>
</tr>
<tr>
<td>27.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[2][B]</td>
<td>n356_s/CIN</td>
</tr>
<tr>
<td>28.033</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">n356_s/SUM</td>
</tr>
<tr>
<td>28.452</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>n380_s0/I1</td>
</tr>
<tr>
<td>29.274</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">n380_s0/F</td>
</tr>
<tr>
<td>29.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">sum_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>sum_10_s0/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sum_10_s0</td>
</tr>
<tr>
<td>20.515</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>sum_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.871</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.816, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.840, 33.452%; route: 8.158, 46.729%; tC2Q: 3.460, 19.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sum_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.816</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R28[9]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>15.276</td>
<td>3.460</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[4]</td>
</tr>
<tr>
<td>18.515</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_4_s/I1</td>
</tr>
<tr>
<td>19.337</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_4_s/F</td>
</tr>
<tr>
<td>20.476</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[1][A]</td>
<td>fft_inst/fft_top_inst/udxk_inst/ud_xk_re_4_s/I1</td>
</tr>
<tr>
<td>21.298</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C8[1][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/udxk_inst/ud_xk_re_4_s/F</td>
</tr>
<tr>
<td>23.415</td>
<td>2.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n293_s2/I2</td>
</tr>
<tr>
<td>24.441</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>24.864</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>n293_s0/I0</td>
</tr>
<tr>
<td>25.963</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">n293_s0/F</td>
</tr>
<tr>
<td>26.784</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>n327_s/I1</td>
</tr>
<tr>
<td>27.334</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">n327_s/COUT</td>
</tr>
<tr>
<td>27.334</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>n359_s/CIN</td>
</tr>
<tr>
<td>27.862</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">n359_s/SUM</td>
</tr>
<tr>
<td>28.281</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>n383_s0/I1</td>
</tr>
<tr>
<td>29.103</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">n383_s0/F</td>
</tr>
<tr>
<td>29.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" font-weight:bold;">sum_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>sum_7_s0/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sum_7_s0</td>
</tr>
<tr>
<td>20.515</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>sum_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.871</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.816, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.669, 32.794%; route: 8.158, 47.191%; tC2Q: 3.460, 20.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sum_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.816</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R28[9]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>15.276</td>
<td>3.460</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[4]</td>
</tr>
<tr>
<td>18.515</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_4_s/I1</td>
</tr>
<tr>
<td>19.337</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_4_s/F</td>
</tr>
<tr>
<td>20.476</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[1][A]</td>
<td>fft_inst/fft_top_inst/udxk_inst/ud_xk_re_4_s/I1</td>
</tr>
<tr>
<td>21.298</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C8[1][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/udxk_inst/ud_xk_re_4_s/F</td>
</tr>
<tr>
<td>23.415</td>
<td>2.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n293_s2/I2</td>
</tr>
<tr>
<td>24.441</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>24.864</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>n293_s0/I0</td>
</tr>
<tr>
<td>25.963</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">n293_s0/F</td>
</tr>
<tr>
<td>26.784</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>n327_s/I1</td>
</tr>
<tr>
<td>27.485</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">n327_s/SUM</td>
</tr>
<tr>
<td>27.906</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>n384_s0/I1</td>
</tr>
<tr>
<td>28.938</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" background: #97FFFF;">n384_s0/F</td>
</tr>
<tr>
<td>28.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">sum_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>sum_6_s0/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sum_6_s0</td>
</tr>
<tr>
<td>20.515</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>sum_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.871</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.816, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.502, 32.134%; route: 8.160, 47.657%; tC2Q: 3.460, 20.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_value_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.816</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R28[9]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>15.276</td>
<td>3.460</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[4]</td>
</tr>
<tr>
<td>18.515</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_4_s/I1</td>
</tr>
<tr>
<td>19.337</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_4_s/F</td>
</tr>
<tr>
<td>20.476</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[1][A]</td>
<td>fft_inst/fft_top_inst/udxk_inst/ud_xk_re_4_s/I1</td>
</tr>
<tr>
<td>21.298</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C8[1][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/udxk_inst/ud_xk_re_4_s/F</td>
</tr>
<tr>
<td>23.415</td>
<td>2.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n293_s2/I2</td>
</tr>
<tr>
<td>24.441</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>24.864</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>n293_s0/I0</td>
</tr>
<tr>
<td>25.963</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">n293_s0/F</td>
</tr>
<tr>
<td>26.784</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>n327_s/I1</td>
</tr>
<tr>
<td>27.485</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">n327_s/SUM</td>
</tr>
<tr>
<td>28.898</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">set_value_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>set_value_3_s0/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>set_value_3_s0</td>
</tr>
<tr>
<td>20.515</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>set_value_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.871</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.816, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.470, 26.167%; route: 9.152, 53.578%; tC2Q: 3.460, 20.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sum_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.816</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R28[9]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>15.276</td>
<td>3.460</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[4]</td>
</tr>
<tr>
<td>18.515</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_4_s/I1</td>
</tr>
<tr>
<td>19.337</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_4_s/F</td>
</tr>
<tr>
<td>20.476</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[1][A]</td>
<td>fft_inst/fft_top_inst/udxk_inst/ud_xk_re_4_s/I1</td>
</tr>
<tr>
<td>21.298</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C8[1][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/udxk_inst/ud_xk_re_4_s/F</td>
</tr>
<tr>
<td>23.415</td>
<td>2.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n293_s2/I2</td>
</tr>
<tr>
<td>24.441</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>24.864</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>n293_s0/I0</td>
</tr>
<tr>
<td>25.963</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">n293_s0/F</td>
</tr>
<tr>
<td>26.784</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>n327_s/I1</td>
</tr>
<tr>
<td>27.334</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">n327_s/COUT</td>
</tr>
<tr>
<td>27.334</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>n359_s/CIN</td>
</tr>
<tr>
<td>27.391</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">n359_s/COUT</td>
</tr>
<tr>
<td>27.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>n358_s/CIN</td>
</tr>
<tr>
<td>27.448</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">n358_s/COUT</td>
</tr>
<tr>
<td>27.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[2][A]</td>
<td>n357_s/CIN</td>
</tr>
<tr>
<td>27.505</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">n357_s/COUT</td>
</tr>
<tr>
<td>27.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[2][B]</td>
<td>n356_s/CIN</td>
</tr>
<tr>
<td>27.562</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">n356_s/COUT</td>
</tr>
<tr>
<td>27.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[0][A]</td>
<td>n355_s/CIN</td>
</tr>
<tr>
<td>28.125</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">n355_s/SUM</td>
</tr>
<tr>
<td>28.131</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>n379_s0/I1</td>
</tr>
<tr>
<td>28.757</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">n379_s0/F</td>
</tr>
<tr>
<td>28.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">sum_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>sum_11_s0/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sum_11_s0</td>
</tr>
<tr>
<td>20.515</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>sum_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.871</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.816, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.736, 33.860%; route: 7.744, 45.716%; tC2Q: 3.460, 20.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td>processCounter_11_s0/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1425</td>
<td>R8C27[2][B]</td>
<td style=" font-weight:bold;">processCounter_11_s0/Q</td>
</tr>
<tr>
<td>9.441</td>
<td>8.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[2][A]</td>
<td>recieveADC_RAMOUT_698_G[6]_s351/I2</td>
</tr>
<tr>
<td>10.540</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[2][A]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_698_G[6]_s351/F</td>
</tr>
<tr>
<td>10.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[2][A]</td>
<td>recieveADC_RAMOUT_698_G[6]_s298/I0</td>
</tr>
<tr>
<td>10.689</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[2][A]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_698_G[6]_s298/O</td>
</tr>
<tr>
<td>10.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[2][B]</td>
<td>recieveADC_RAMOUT_698_G[6]_s271/I1</td>
</tr>
<tr>
<td>10.852</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[2][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_698_G[6]_s271/O</td>
</tr>
<tr>
<td>10.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>recieveADC_RAMOUT_698_G[6]_s258/I0</td>
</tr>
<tr>
<td>11.015</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_698_G[6]_s258/O</td>
</tr>
<tr>
<td>11.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td>recieveADC_RAMOUT_698_G[6]_s251/I1</td>
</tr>
<tr>
<td>11.178</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_698_G[6]_s251/O</td>
</tr>
<tr>
<td>11.992</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td>recieveADC_RAMOUT_635_G[0]_s4/I0</td>
</tr>
<tr>
<td>13.024</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_635_G[0]_s4/F</td>
</tr>
<tr>
<td>13.029</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][A]</td>
<td>recieveADC_RAMOUT_635_G[0]_s2/I1</td>
</tr>
<tr>
<td>14.061</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C38[3][A]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_635_G[0]_s2/F</td>
</tr>
<tr>
<td>16.005</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[1][B]</td>
<td>fft_inst/fft_top_inst/pxna_di_re_3_s0/I2</td>
</tr>
<tr>
<td>17.037</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C21[1][B]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/pxna_di_re_3_s0/F</td>
</tr>
<tr>
<td>19.306</td>
<td>2.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DIB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.816</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>11.786</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td>11.743</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.833, 26.323%; route: 13.069, 71.180%; tC2Q: 0.458, 2.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.816, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sum_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.816</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R28[9]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>15.276</td>
<td>3.460</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[4]</td>
</tr>
<tr>
<td>18.515</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_4_s/I1</td>
</tr>
<tr>
<td>19.337</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_4_s/F</td>
</tr>
<tr>
<td>20.476</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[1][A]</td>
<td>fft_inst/fft_top_inst/udxk_inst/ud_xk_re_4_s/I1</td>
</tr>
<tr>
<td>21.298</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C8[1][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/udxk_inst/ud_xk_re_4_s/F</td>
</tr>
<tr>
<td>23.415</td>
<td>2.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>n294_s2/I0</td>
</tr>
<tr>
<td>24.447</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" background: #97FFFF;">n294_s2/F</td>
</tr>
<tr>
<td>24.453</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>n294_s0/I1</td>
</tr>
<tr>
<td>25.079</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">n294_s0/F</td>
</tr>
<tr>
<td>25.889</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][A]</td>
<td>n328_s/I1</td>
</tr>
<tr>
<td>26.590</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">n328_s/SUM</td>
</tr>
<tr>
<td>27.010</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>n385_s0/I1</td>
</tr>
<tr>
<td>28.042</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">n385_s0/F</td>
</tr>
<tr>
<td>28.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" font-weight:bold;">sum_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>sum_5_s0/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sum_5_s0</td>
</tr>
<tr>
<td>20.515</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>sum_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.871</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.816, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.035, 31.030%; route: 7.731, 47.647%; tC2Q: 3.460, 21.323%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_value_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.816</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R28[9]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>15.276</td>
<td>3.460</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[4]</td>
</tr>
<tr>
<td>18.515</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_4_s/I1</td>
</tr>
<tr>
<td>19.337</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_4_s/F</td>
</tr>
<tr>
<td>20.476</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[1][A]</td>
<td>fft_inst/fft_top_inst/udxk_inst/ud_xk_re_4_s/I1</td>
</tr>
<tr>
<td>21.298</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C8[1][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/udxk_inst/ud_xk_re_4_s/F</td>
</tr>
<tr>
<td>23.415</td>
<td>2.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>n294_s2/I0</td>
</tr>
<tr>
<td>24.447</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" background: #97FFFF;">n294_s2/F</td>
</tr>
<tr>
<td>24.453</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>n294_s0/I1</td>
</tr>
<tr>
<td>25.079</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">n294_s0/F</td>
</tr>
<tr>
<td>25.889</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][A]</td>
<td>n328_s/I1</td>
</tr>
<tr>
<td>26.590</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">n328_s/SUM</td>
</tr>
<tr>
<td>28.003</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" font-weight:bold;">set_value_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>set_value_2_s0/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>set_value_2_s0</td>
</tr>
<tr>
<td>20.515</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>set_value_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.871</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.816, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.003, 24.730%; route: 8.724, 53.895%; tC2Q: 3.460, 21.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td>processCounter_11_s0/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1425</td>
<td>R8C27[2][B]</td>
<td style=" font-weight:bold;">processCounter_11_s0/Q</td>
</tr>
<tr>
<td>9.441</td>
<td>8.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[2][A]</td>
<td>recieveADC_RAMOUT_698_G[6]_s351/I2</td>
</tr>
<tr>
<td>10.540</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[2][A]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_698_G[6]_s351/F</td>
</tr>
<tr>
<td>10.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[2][A]</td>
<td>recieveADC_RAMOUT_698_G[6]_s298/I0</td>
</tr>
<tr>
<td>10.689</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[2][A]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_698_G[6]_s298/O</td>
</tr>
<tr>
<td>10.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[2][B]</td>
<td>recieveADC_RAMOUT_698_G[6]_s271/I1</td>
</tr>
<tr>
<td>10.852</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[2][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_698_G[6]_s271/O</td>
</tr>
<tr>
<td>10.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>recieveADC_RAMOUT_698_G[6]_s258/I0</td>
</tr>
<tr>
<td>11.015</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_698_G[6]_s258/O</td>
</tr>
<tr>
<td>11.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td>recieveADC_RAMOUT_698_G[6]_s251/I1</td>
</tr>
<tr>
<td>11.178</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_698_G[6]_s251/O</td>
</tr>
<tr>
<td>11.992</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td>recieveADC_RAMOUT_635_G[0]_s4/I0</td>
</tr>
<tr>
<td>13.024</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_635_G[0]_s4/F</td>
</tr>
<tr>
<td>13.029</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][A]</td>
<td>recieveADC_RAMOUT_635_G[0]_s2/I1</td>
</tr>
<tr>
<td>14.061</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C38[3][A]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_635_G[0]_s2/F</td>
</tr>
<tr>
<td>16.005</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[2][A]</td>
<td>fft_inst/fft_top_inst/pxna_di_im_3_s0/I2</td>
</tr>
<tr>
<td>17.037</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C21[2][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/pxna_di_im_3_s0/F</td>
</tr>
<tr>
<td>19.145</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DIB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.816</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>11.786</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td>11.743</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.833, 26.556%; route: 12.908, 70.926%; tC2Q: 0.458, 2.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.816, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.700</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sum_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.816</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R28[9]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>15.276</td>
<td>3.460</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[7]</td>
</tr>
<tr>
<td>17.718</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C6[1][B]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_7_s/I1</td>
</tr>
<tr>
<td>18.744</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C6[1][B]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_7_s/F</td>
</tr>
<tr>
<td>19.163</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C6[2][B]</td>
<td>fft_inst/fft_top_inst/udxk_inst/ud_xk_re_7_s/I1</td>
</tr>
<tr>
<td>19.985</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R25C6[2][B]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/udxk_inst/ud_xk_re_7_s/F</td>
</tr>
<tr>
<td>22.759</td>
<td>2.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>n296_s0/I1</td>
</tr>
<tr>
<td>23.791</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[0][B]</td>
<td style=" background: #97FFFF;">n296_s0/F</td>
</tr>
<tr>
<td>24.618</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td>n330_s/I1</td>
</tr>
<tr>
<td>25.168</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">n330_s/COUT</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C20[2][B]</td>
<td>n329_s/CIN</td>
</tr>
<tr>
<td>25.696</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C20[2][B]</td>
<td style=" background: #97FFFF;">n329_s/SUM</td>
</tr>
<tr>
<td>26.116</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[1][B]</td>
<td>n386_s0/I1</td>
</tr>
<tr>
<td>27.215</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C20[1][B]</td>
<td style=" background: #97FFFF;">n386_s0/F</td>
</tr>
<tr>
<td>27.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][B]</td>
<td style=" font-weight:bold;">sum_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[1][B]</td>
<td>sum_4_s0/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sum_4_s0</td>
</tr>
<tr>
<td>20.515</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20[1][B]</td>
<td>sum_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.871</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.816, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.057, 32.839%; route: 6.882, 44.693%; tC2Q: 3.460, 22.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_value_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.816</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R28[9]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>15.276</td>
<td>3.460</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[7]</td>
</tr>
<tr>
<td>17.718</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C6[1][B]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_7_s/I1</td>
</tr>
<tr>
<td>18.744</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C6[1][B]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_7_s/F</td>
</tr>
<tr>
<td>19.163</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C6[2][B]</td>
<td>fft_inst/fft_top_inst/udxk_inst/ud_xk_re_7_s/I1</td>
</tr>
<tr>
<td>19.985</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R25C6[2][B]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/udxk_inst/ud_xk_re_7_s/F</td>
</tr>
<tr>
<td>22.759</td>
<td>2.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>n296_s0/I1</td>
</tr>
<tr>
<td>23.791</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[0][B]</td>
<td style=" background: #97FFFF;">n296_s0/F</td>
</tr>
<tr>
<td>24.618</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td>n330_s/I1</td>
</tr>
<tr>
<td>25.168</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">n330_s/COUT</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C20[2][B]</td>
<td>n329_s/CIN</td>
</tr>
<tr>
<td>25.731</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C20[2][B]</td>
<td style=" background: #97FFFF;">n329_s/SUM</td>
</tr>
<tr>
<td>27.183</td>
<td>1.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">set_value_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>set_value_1_s0/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>set_value_1_s0</td>
</tr>
<tr>
<td>20.515</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>set_value_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.871</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.816, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.993, 25.984%; route: 7.914, 51.500%; tC2Q: 3.460, 22.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>n200_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_recieveADC_RAMREG_573_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.310</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">n200_s3/I2</td>
</tr>
<tr>
<td>13.409</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">n200_s3/F</td>
</tr>
<tr>
<td>14.428</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>n113_s1/I1</td>
</tr>
<tr>
<td>15.054</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">n113_s1/F</td>
</tr>
<tr>
<td>17.184</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>recieveADC_s11875/I0</td>
</tr>
<tr>
<td>18.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">recieveADC_s11875/F</td>
</tr>
<tr>
<td>26.344</td>
<td>8.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][A]</td>
<td>recieveADC_s12355/I2</td>
</tr>
<tr>
<td>27.146</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C21[0][A]</td>
<td style=" background: #97FFFF;">recieveADC_s12355/F</td>
</tr>
<tr>
<td>27.483</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td style=" font-weight:bold;">recieveADC_recieveADC_RAMREG_573_G[0]_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td>recieveADC_recieveADC_RAMREG_573_G[0]_s1/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_recieveADC_RAMREG_573_G[0]_s1</td>
</tr>
<tr>
<td>20.872</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C21[2][B]</td>
<td>recieveADC_recieveADC_RAMREG_573_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.559, 20.357%; route: 11.614, 66.431%; tC2Q: 2.310, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sum_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.816</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R28[9]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>15.276</td>
<td>3.460</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[7]</td>
</tr>
<tr>
<td>17.718</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C6[1][B]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_7_s/I1</td>
</tr>
<tr>
<td>18.744</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C6[1][B]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_7_s/F</td>
</tr>
<tr>
<td>19.163</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C6[2][B]</td>
<td>fft_inst/fft_top_inst/udxk_inst/ud_xk_re_7_s/I1</td>
</tr>
<tr>
<td>19.985</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R25C6[2][B]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/udxk_inst/ud_xk_re_7_s/F</td>
</tr>
<tr>
<td>22.930</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>n298_s0/I0</td>
</tr>
<tr>
<td>23.732</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">n298_s0/F</td>
</tr>
<tr>
<td>24.152</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C20[1][A]</td>
<td>n365_s/I1</td>
</tr>
<tr>
<td>24.702</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" background: #97FFFF;">n365_s/COUT</td>
</tr>
<tr>
<td>24.702</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C20[1][B]</td>
<td>n364_s/CIN</td>
</tr>
<tr>
<td>25.230</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" background: #97FFFF;">n364_s/SUM</td>
</tr>
<tr>
<td>25.649</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>n388_s0/I1</td>
</tr>
<tr>
<td>26.681</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">n388_s0/F</td>
</tr>
<tr>
<td>26.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" font-weight:bold;">sum_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>sum_2_s0/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sum_2_s0</td>
</tr>
<tr>
<td>20.515</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>sum_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.871</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.816, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.760, 32.021%; route: 6.645, 44.703%; tC2Q: 3.460, 23.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>n200_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_recieveADC_RAMREG_1233_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.310</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">n200_s3/I2</td>
</tr>
<tr>
<td>13.409</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">n200_s3/F</td>
</tr>
<tr>
<td>14.428</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>n113_s1/I1</td>
</tr>
<tr>
<td>15.054</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">n113_s1/F</td>
</tr>
<tr>
<td>17.184</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>recieveADC_s11875/I0</td>
</tr>
<tr>
<td>18.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">recieveADC_s11875/F</td>
</tr>
<tr>
<td>25.102</td>
<td>6.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[2][B]</td>
<td>recieveADC_s12789/I2</td>
</tr>
<tr>
<td>25.904</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C24[2][B]</td>
<td style=" background: #97FFFF;">recieveADC_s12789/F</td>
</tr>
<tr>
<td>27.023</td>
<td>1.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">recieveADC_recieveADC_RAMREG_1233_G[0]_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>recieveADC_recieveADC_RAMREG_1233_G[0]_s1/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_recieveADC_RAMREG_1233_G[0]_s1</td>
</tr>
<tr>
<td>20.872</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>recieveADC_recieveADC_RAMREG_1233_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.559, 20.907%; route: 11.155, 65.525%; tC2Q: 2.310, 13.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>n200_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_recieveADC_RAMREG_593_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.310</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">n200_s3/I2</td>
</tr>
<tr>
<td>13.409</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">n200_s3/F</td>
</tr>
<tr>
<td>14.428</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>n113_s1/I1</td>
</tr>
<tr>
<td>15.054</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">n113_s1/F</td>
</tr>
<tr>
<td>17.184</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>recieveADC_s11875/I0</td>
</tr>
<tr>
<td>18.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">recieveADC_s11875/F</td>
</tr>
<tr>
<td>25.102</td>
<td>6.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][B]</td>
<td>recieveADC_s12341/I2</td>
</tr>
<tr>
<td>25.727</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C24[1][B]</td>
<td style=" background: #97FFFF;">recieveADC_s12341/F</td>
</tr>
<tr>
<td>26.846</td>
<td>1.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[2][A]</td>
<td style=" font-weight:bold;">recieveADC_recieveADC_RAMREG_593_G[0]_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[2][A]</td>
<td>recieveADC_recieveADC_RAMREG_593_G[0]_s1/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_recieveADC_RAMREG_593_G[0]_s1</td>
</tr>
<tr>
<td>20.872</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C24[2][A]</td>
<td>recieveADC_recieveADC_RAMREG_593_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.382, 20.076%; route: 11.155, 66.214%; tC2Q: 2.310, 13.711%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sum_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.816</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R28[9]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>15.276</td>
<td>3.460</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[7]</td>
</tr>
<tr>
<td>17.718</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C6[1][B]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_7_s/I1</td>
</tr>
<tr>
<td>18.744</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C6[1][B]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_7_s/F</td>
</tr>
<tr>
<td>19.163</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C6[2][B]</td>
<td>fft_inst/fft_top_inst/udxk_inst/ud_xk_re_7_s/I1</td>
</tr>
<tr>
<td>19.985</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R25C6[2][B]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/udxk_inst/ud_xk_re_7_s/F</td>
</tr>
<tr>
<td>22.930</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>n297_s0/I2</td>
</tr>
<tr>
<td>23.962</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">n297_s0/F</td>
</tr>
<tr>
<td>24.303</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[1][B]</td>
<td>n364_s/I1</td>
</tr>
<tr>
<td>24.853</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" background: #97FFFF;">n364_s/COUT</td>
</tr>
<tr>
<td>24.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td>n330_s/CIN</td>
</tr>
<tr>
<td>25.381</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">n330_s/SUM</td>
</tr>
<tr>
<td>25.804</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>n387_s0/I1</td>
</tr>
<tr>
<td>26.430</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">n387_s0/F</td>
</tr>
<tr>
<td>26.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" font-weight:bold;">sum_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>sum_3_s0/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sum_3_s0</td>
</tr>
<tr>
<td>20.515</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>sum_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.871</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.816, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.584, 31.367%; route: 6.570, 44.957%; tC2Q: 3.460, 23.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_value_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.816</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R28[9]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>15.276</td>
<td>3.460</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[7]</td>
</tr>
<tr>
<td>17.718</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C6[1][B]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_7_s/I1</td>
</tr>
<tr>
<td>18.744</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C6[1][B]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_7_s/F</td>
</tr>
<tr>
<td>19.163</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C6[2][B]</td>
<td>fft_inst/fft_top_inst/udxk_inst/ud_xk_re_7_s/I1</td>
</tr>
<tr>
<td>19.985</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R25C6[2][B]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/udxk_inst/ud_xk_re_7_s/F</td>
</tr>
<tr>
<td>22.930</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>n297_s0/I2</td>
</tr>
<tr>
<td>23.962</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">n297_s0/F</td>
</tr>
<tr>
<td>24.303</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[1][B]</td>
<td>n364_s/I1</td>
</tr>
<tr>
<td>24.853</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" background: #97FFFF;">n364_s/COUT</td>
</tr>
<tr>
<td>24.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td>n330_s/CIN</td>
</tr>
<tr>
<td>25.381</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">n330_s/SUM</td>
</tr>
<tr>
<td>26.429</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">set_value_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>set_value_0_s0/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>set_value_0_s0</td>
</tr>
<tr>
<td>20.515</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>set_value_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.871</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.816, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.958, 27.085%; route: 7.195, 49.237%; tC2Q: 3.460, 23.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>n200_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_recieveADC_RAMREG_1268_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.310</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">n200_s3/I2</td>
</tr>
<tr>
<td>13.409</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">n200_s3/F</td>
</tr>
<tr>
<td>14.428</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>n113_s1/I1</td>
</tr>
<tr>
<td>15.054</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">n113_s1/F</td>
</tr>
<tr>
<td>17.184</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>recieveADC_s11875/I0</td>
</tr>
<tr>
<td>18.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">recieveADC_s11875/F</td>
</tr>
<tr>
<td>25.375</td>
<td>7.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>recieveADC_s12763/I2</td>
</tr>
<tr>
<td>26.436</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">recieveADC_s12763/F</td>
</tr>
<tr>
<td>26.773</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">recieveADC_recieveADC_RAMREG_1268_G[0]_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>recieveADC_recieveADC_RAMREG_1268_G[0]_s1/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_recieveADC_RAMREG_1268_G[0]_s1</td>
</tr>
<tr>
<td>20.872</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>recieveADC_recieveADC_RAMREG_1268_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.818, 22.763%; route: 10.645, 63.466%; tC2Q: 2.310, 13.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sum_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.816</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R28[9]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>15.276</td>
<td>3.460</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[7]</td>
</tr>
<tr>
<td>17.718</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C6[1][B]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_7_s/I1</td>
</tr>
<tr>
<td>18.744</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C6[1][B]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_7_s/F</td>
</tr>
<tr>
<td>19.163</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C6[2][B]</td>
<td>fft_inst/fft_top_inst/udxk_inst/ud_xk_re_7_s/I1</td>
</tr>
<tr>
<td>19.985</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R25C6[2][B]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/udxk_inst/ud_xk_re_7_s/F</td>
</tr>
<tr>
<td>22.930</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>n298_s0/I0</td>
</tr>
<tr>
<td>23.732</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">n298_s0/F</td>
</tr>
<tr>
<td>24.152</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C20[1][A]</td>
<td>n365_s/I1</td>
</tr>
<tr>
<td>24.853</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" background: #97FFFF;">n365_s/SUM</td>
</tr>
<tr>
<td>25.272</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>n389_s0/I1</td>
</tr>
<tr>
<td>26.371</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">n389_s0/F</td>
</tr>
<tr>
<td>26.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">sum_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>sum_1_s0/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sum_1_s0</td>
</tr>
<tr>
<td>20.515</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>sum_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.871</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.816, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.450, 30.573%; route: 6.645, 45.655%; tC2Q: 3.460, 23.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>n200_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_recieveADC_RAMREG_1263_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.310</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">n200_s3/I2</td>
</tr>
<tr>
<td>13.409</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">n200_s3/F</td>
</tr>
<tr>
<td>14.428</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>n113_s1/I1</td>
</tr>
<tr>
<td>15.054</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">n113_s1/F</td>
</tr>
<tr>
<td>17.184</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>recieveADC_s11875/I0</td>
</tr>
<tr>
<td>18.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">recieveADC_s11875/F</td>
</tr>
<tr>
<td>24.124</td>
<td>5.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>recieveADC_s12768/I2</td>
</tr>
<tr>
<td>25.150</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td style=" background: #97FFFF;">recieveADC_s12768/F</td>
</tr>
<tr>
<td>26.671</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">recieveADC_recieveADC_RAMREG_1263_G[0]_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>recieveADC_recieveADC_RAMREG_1263_G[0]_s1/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_recieveADC_RAMREG_1263_G[0]_s1</td>
</tr>
<tr>
<td>20.872</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>recieveADC_recieveADC_RAMREG_1263_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.783, 22.692%; route: 10.579, 63.454%; tC2Q: 2.310, 13.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>n25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[1][A]</td>
<td style=" font-weight:bold;">n25_s0/I1</td>
</tr>
<tr>
<td>0.396</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/SUM</td>
</tr>
<tr>
<td>0.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td style=" font-weight:bold;">processCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/CLK</td>
</tr>
<tr>
<td>0.713</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_2_s0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 99.404%; route: 0.000, 0.000%; tC2Q: 0.002, 0.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>n25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[1][A]</td>
<td style=" font-weight:bold;">n25_s0/I1</td>
</tr>
<tr>
<td>0.304</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/COUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[1][B]</td>
<td>n24_s0/CIN</td>
</tr>
<tr>
<td>0.730</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td style=" background: #97FFFF;">n24_s0/SUM</td>
</tr>
<tr>
<td>0.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td style=" font-weight:bold;">processCounter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td>processCounter_3_s0/CLK</td>
</tr>
<tr>
<td>0.713</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_3_s0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C26[1][B]</td>
<td>processCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.728, 99.677%; route: 0.000, 0.000%; tC2Q: 0.002, 0.323%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>n25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[1][A]</td>
<td style=" font-weight:bold;">n25_s0/I1</td>
</tr>
<tr>
<td>0.304</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/COUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[1][B]</td>
<td>n24_s0/CIN</td>
</tr>
<tr>
<td>0.335</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td style=" background: #97FFFF;">n24_s0/COUT</td>
</tr>
<tr>
<td>0.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[2][A]</td>
<td>n23_s0/CIN</td>
</tr>
<tr>
<td>0.761</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td style=" background: #97FFFF;">n23_s0/SUM</td>
</tr>
<tr>
<td>0.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td style=" font-weight:bold;">processCounter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td>processCounter_4_s0/CLK</td>
</tr>
<tr>
<td>0.713</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_4_s0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C26[2][A]</td>
<td>processCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.759, 99.690%; route: 0.000, 0.000%; tC2Q: 0.002, 0.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>n25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[1][A]</td>
<td style=" font-weight:bold;">n25_s0/I1</td>
</tr>
<tr>
<td>0.304</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/COUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[1][B]</td>
<td>n24_s0/CIN</td>
</tr>
<tr>
<td>0.335</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td style=" background: #97FFFF;">n24_s0/COUT</td>
</tr>
<tr>
<td>0.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[2][A]</td>
<td>n23_s0/CIN</td>
</tr>
<tr>
<td>0.366</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td style=" background: #97FFFF;">n23_s0/COUT</td>
</tr>
<tr>
<td>0.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[2][B]</td>
<td>n22_s0/CIN</td>
</tr>
<tr>
<td>0.792</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C26[2][B]</td>
<td style=" background: #97FFFF;">n22_s0/SUM</td>
</tr>
<tr>
<td>0.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][B]</td>
<td style=" font-weight:bold;">processCounter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][B]</td>
<td>processCounter_5_s0/CLK</td>
</tr>
<tr>
<td>0.713</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_5_s0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C26[2][B]</td>
<td>processCounter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.790, 99.702%; route: 0.000, 0.000%; tC2Q: 0.002, 0.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>n25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[1][A]</td>
<td style=" font-weight:bold;">n25_s0/I1</td>
</tr>
<tr>
<td>0.304</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/COUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[1][B]</td>
<td>n24_s0/CIN</td>
</tr>
<tr>
<td>0.335</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td style=" background: #97FFFF;">n24_s0/COUT</td>
</tr>
<tr>
<td>0.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[2][A]</td>
<td>n23_s0/CIN</td>
</tr>
<tr>
<td>0.366</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td style=" background: #97FFFF;">n23_s0/COUT</td>
</tr>
<tr>
<td>0.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[2][B]</td>
<td>n22_s0/CIN</td>
</tr>
<tr>
<td>0.397</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][B]</td>
<td style=" background: #97FFFF;">n22_s0/COUT</td>
</tr>
<tr>
<td>0.397</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C27[0][A]</td>
<td>n21_s0/CIN</td>
</tr>
<tr>
<td>0.823</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" background: #97FFFF;">n21_s0/SUM</td>
</tr>
<tr>
<td>0.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">processCounter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>processCounter_6_s0/CLK</td>
</tr>
<tr>
<td>0.713</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_6_s0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>processCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.821, 99.713%; route: 0.000, 0.000%; tC2Q: 0.002, 0.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>n25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[1][A]</td>
<td style=" font-weight:bold;">n25_s0/I1</td>
</tr>
<tr>
<td>0.304</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/COUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[1][B]</td>
<td>n24_s0/CIN</td>
</tr>
<tr>
<td>0.335</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td style=" background: #97FFFF;">n24_s0/COUT</td>
</tr>
<tr>
<td>0.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[2][A]</td>
<td>n23_s0/CIN</td>
</tr>
<tr>
<td>0.366</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td style=" background: #97FFFF;">n23_s0/COUT</td>
</tr>
<tr>
<td>0.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[2][B]</td>
<td>n22_s0/CIN</td>
</tr>
<tr>
<td>0.397</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][B]</td>
<td style=" background: #97FFFF;">n22_s0/COUT</td>
</tr>
<tr>
<td>0.397</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C27[0][A]</td>
<td>n21_s0/CIN</td>
</tr>
<tr>
<td>0.428</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" background: #97FFFF;">n21_s0/COUT</td>
</tr>
<tr>
<td>0.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C27[0][B]</td>
<td>n20_s0/CIN</td>
</tr>
<tr>
<td>0.854</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">n20_s0/SUM</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td style=" font-weight:bold;">processCounter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>0.713</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>processCounter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.852, 99.724%; route: 0.000, 0.000%; tC2Q: 0.002, 0.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>102.685</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>101.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>101.897</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C16[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/Q</td>
</tr>
<tr>
<td>102.468</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1786_s1/I0</td>
</tr>
<tr>
<td>102.840</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C18[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1786_s1/F</td>
</tr>
<tr>
<td>102.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>100.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>100.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>101.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>249</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>102.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>102.685</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>102.685</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C18[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.092</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.133%; route: 0.572, 44.762%; tC2Q: 0.333, 26.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>n25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[1][A]</td>
<td style=" font-weight:bold;">n25_s0/I1</td>
</tr>
<tr>
<td>0.304</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/COUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[1][B]</td>
<td>n24_s0/CIN</td>
</tr>
<tr>
<td>0.335</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td style=" background: #97FFFF;">n24_s0/COUT</td>
</tr>
<tr>
<td>0.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[2][A]</td>
<td>n23_s0/CIN</td>
</tr>
<tr>
<td>0.366</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td style=" background: #97FFFF;">n23_s0/COUT</td>
</tr>
<tr>
<td>0.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[2][B]</td>
<td>n22_s0/CIN</td>
</tr>
<tr>
<td>0.397</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][B]</td>
<td style=" background: #97FFFF;">n22_s0/COUT</td>
</tr>
<tr>
<td>0.397</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C27[0][A]</td>
<td>n21_s0/CIN</td>
</tr>
<tr>
<td>0.428</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" background: #97FFFF;">n21_s0/COUT</td>
</tr>
<tr>
<td>0.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C27[0][B]</td>
<td>n20_s0/CIN</td>
</tr>
<tr>
<td>0.459</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">n20_s0/COUT</td>
</tr>
<tr>
<td>0.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C27[1][A]</td>
<td>n19_s0/CIN</td>
</tr>
<tr>
<td>0.885</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td style=" background: #97FFFF;">n19_s0/SUM</td>
</tr>
<tr>
<td>0.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td style=" font-weight:bold;">processCounter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>processCounter_8_s0/CLK</td>
</tr>
<tr>
<td>0.713</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_8_s0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>processCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.883, 99.733%; route: 0.000, 0.000%; tC2Q: 0.002, 0.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>n25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[1][A]</td>
<td style=" font-weight:bold;">n25_s0/I1</td>
</tr>
<tr>
<td>0.304</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/COUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[1][B]</td>
<td>n24_s0/CIN</td>
</tr>
<tr>
<td>0.335</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td style=" background: #97FFFF;">n24_s0/COUT</td>
</tr>
<tr>
<td>0.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[2][A]</td>
<td>n23_s0/CIN</td>
</tr>
<tr>
<td>0.366</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td style=" background: #97FFFF;">n23_s0/COUT</td>
</tr>
<tr>
<td>0.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[2][B]</td>
<td>n22_s0/CIN</td>
</tr>
<tr>
<td>0.397</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][B]</td>
<td style=" background: #97FFFF;">n22_s0/COUT</td>
</tr>
<tr>
<td>0.397</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C27[0][A]</td>
<td>n21_s0/CIN</td>
</tr>
<tr>
<td>0.428</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" background: #97FFFF;">n21_s0/COUT</td>
</tr>
<tr>
<td>0.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C27[0][B]</td>
<td>n20_s0/CIN</td>
</tr>
<tr>
<td>0.459</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">n20_s0/COUT</td>
</tr>
<tr>
<td>0.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C27[1][A]</td>
<td>n19_s0/CIN</td>
</tr>
<tr>
<td>0.490</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td style=" background: #97FFFF;">n19_s0/COUT</td>
</tr>
<tr>
<td>0.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C27[1][B]</td>
<td>n18_s0/CIN</td>
</tr>
<tr>
<td>0.916</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C27[1][B]</td>
<td style=" background: #97FFFF;">n18_s0/SUM</td>
</tr>
<tr>
<td>0.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][B]</td>
<td style=" font-weight:bold;">processCounter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[1][B]</td>
<td>processCounter_9_s0/CLK</td>
</tr>
<tr>
<td>0.713</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_9_s0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C27[1][B]</td>
<td>processCounter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.914, 99.742%; route: 0.000, 0.000%; tC2Q: 0.002, 0.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>n25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[1][A]</td>
<td style=" font-weight:bold;">n25_s0/I1</td>
</tr>
<tr>
<td>0.304</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/COUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[1][B]</td>
<td>n24_s0/CIN</td>
</tr>
<tr>
<td>0.335</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td style=" background: #97FFFF;">n24_s0/COUT</td>
</tr>
<tr>
<td>0.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[2][A]</td>
<td>n23_s0/CIN</td>
</tr>
<tr>
<td>0.366</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td style=" background: #97FFFF;">n23_s0/COUT</td>
</tr>
<tr>
<td>0.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[2][B]</td>
<td>n22_s0/CIN</td>
</tr>
<tr>
<td>0.397</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][B]</td>
<td style=" background: #97FFFF;">n22_s0/COUT</td>
</tr>
<tr>
<td>0.397</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C27[0][A]</td>
<td>n21_s0/CIN</td>
</tr>
<tr>
<td>0.428</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" background: #97FFFF;">n21_s0/COUT</td>
</tr>
<tr>
<td>0.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C27[0][B]</td>
<td>n20_s0/CIN</td>
</tr>
<tr>
<td>0.459</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">n20_s0/COUT</td>
</tr>
<tr>
<td>0.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C27[1][A]</td>
<td>n19_s0/CIN</td>
</tr>
<tr>
<td>0.490</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td style=" background: #97FFFF;">n19_s0/COUT</td>
</tr>
<tr>
<td>0.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C27[1][B]</td>
<td>n18_s0/CIN</td>
</tr>
<tr>
<td>0.521</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C27[1][B]</td>
<td style=" background: #97FFFF;">n18_s0/COUT</td>
</tr>
<tr>
<td>0.521</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C27[2][A]</td>
<td>n17_s0/CIN</td>
</tr>
<tr>
<td>0.947</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C27[2][A]</td>
<td style=" background: #97FFFF;">n17_s0/SUM</td>
</tr>
<tr>
<td>0.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[2][A]</td>
<td style=" font-weight:bold;">processCounter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][A]</td>
<td>processCounter_10_s0/CLK</td>
</tr>
<tr>
<td>0.713</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_10_s0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C27[2][A]</td>
<td>processCounter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.945, 99.751%; route: 0.000, 0.000%; tC2Q: 0.002, 0.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>n25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>R8C26[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[1][A]</td>
<td style=" font-weight:bold;">n25_s0/I1</td>
</tr>
<tr>
<td>0.304</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/COUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[1][B]</td>
<td>n24_s0/CIN</td>
</tr>
<tr>
<td>0.335</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td style=" background: #97FFFF;">n24_s0/COUT</td>
</tr>
<tr>
<td>0.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[2][A]</td>
<td>n23_s0/CIN</td>
</tr>
<tr>
<td>0.366</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td style=" background: #97FFFF;">n23_s0/COUT</td>
</tr>
<tr>
<td>0.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C26[2][B]</td>
<td>n22_s0/CIN</td>
</tr>
<tr>
<td>0.397</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][B]</td>
<td style=" background: #97FFFF;">n22_s0/COUT</td>
</tr>
<tr>
<td>0.397</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C27[0][A]</td>
<td>n21_s0/CIN</td>
</tr>
<tr>
<td>0.428</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" background: #97FFFF;">n21_s0/COUT</td>
</tr>
<tr>
<td>0.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C27[0][B]</td>
<td>n20_s0/CIN</td>
</tr>
<tr>
<td>0.459</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">n20_s0/COUT</td>
</tr>
<tr>
<td>0.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C27[1][A]</td>
<td>n19_s0/CIN</td>
</tr>
<tr>
<td>0.490</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td style=" background: #97FFFF;">n19_s0/COUT</td>
</tr>
<tr>
<td>0.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C27[1][B]</td>
<td>n18_s0/CIN</td>
</tr>
<tr>
<td>0.521</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C27[1][B]</td>
<td style=" background: #97FFFF;">n18_s0/COUT</td>
</tr>
<tr>
<td>0.521</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C27[2][A]</td>
<td>n17_s0/CIN</td>
</tr>
<tr>
<td>0.552</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][A]</td>
<td style=" background: #97FFFF;">n17_s0/COUT</td>
</tr>
<tr>
<td>0.552</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C27[2][B]</td>
<td>n16_s0/CIN</td>
</tr>
<tr>
<td>0.978</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td style=" background: #97FFFF;">n16_s0/SUM</td>
</tr>
<tr>
<td>0.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td style=" font-weight:bold;">processCounter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td>processCounter_11_s0/CLK</td>
</tr>
<tr>
<td>0.713</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_11_s0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C27[2][B]</td>
<td>processCounter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.976, 99.759%; route: 0.000, 0.000%; tC2Q: 0.002, 0.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>sum_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>sum_1_s0/CLK</td>
</tr>
<tr>
<td>1.016</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">sum_1_s0/Q</td>
</tr>
<tr>
<td>1.950</td>
<td>0.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/CLK</td>
</tr>
<tr>
<td>1.593</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
<tr>
<td>1.593</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.934, 73.697%; tC2Q: 0.333, 26.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>sum_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>sum_9_s0/CLK</td>
</tr>
<tr>
<td>1.016</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td style=" font-weight:bold;">sum_9_s0/Q</td>
</tr>
<tr>
<td>2.186</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0/CLK</td>
</tr>
<tr>
<td>1.593</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0</td>
</tr>
<tr>
<td>1.593</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.169, 77.814%; tC2Q: 0.333, 22.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>fb_inst/ti/m_clk_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/ti/m_clk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst/n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>515</td>
<td>R13C19[0][B]</td>
<td>fb_inst/n5_s2/F</td>
</tr>
<tr>
<td>1.657</td>
<td>1.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td style=" font-weight:bold;">fb_inst/ti/m_clk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>fb_inst/ti/m_clk_s1/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/ti/m_clk_s1</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>fb_inst/ti/m_clk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.657, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_value_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>set_value_3_s0/CLK</td>
</tr>
<tr>
<td>1.016</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">set_value_3_s0/Q</td>
</tr>
<tr>
<td>2.195</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/CLK</td>
</tr>
<tr>
<td>1.593</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
<tr>
<td>1.593</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C13[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.179, 77.953%; tC2Q: 0.333, 22.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>sum_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>sum_5_s0/CLK</td>
</tr>
<tr>
<td>1.016</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C22[1][B]</td>
<td style=" font-weight:bold;">sum_5_s0/Q</td>
</tr>
<tr>
<td>2.214</td>
<td>1.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_17_s0/CLK</td>
</tr>
<tr>
<td>1.593</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_17_s0</td>
</tr>
<tr>
<td>1.593</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.198, 78.228%; tC2Q: 0.333, 21.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_value_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>set_value_2_s0/CLK</td>
</tr>
<tr>
<td>1.016</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C18[0][B]</td>
<td style=" font-weight:bold;">set_value_2_s0/Q</td>
</tr>
<tr>
<td>2.237</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/CLK</td>
</tr>
<tr>
<td>1.593</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
<tr>
<td>1.593</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 78.549%; tC2Q: 0.333, 21.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_value_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>set_value_1_s0/CLK</td>
</tr>
<tr>
<td>1.016</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">set_value_1_s0/Q</td>
</tr>
<tr>
<td>2.256</td>
<td>1.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/CLK</td>
</tr>
<tr>
<td>1.593</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
<tr>
<td>1.593</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.239, 78.805%; tC2Q: 0.333, 21.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>sum_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>sum_0_s0/CLK</td>
</tr>
<tr>
<td>1.016</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C19[2][A]</td>
<td style=" font-weight:bold;">sum_0_s0/Q</td>
</tr>
<tr>
<td>2.256</td>
<td>1.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/CLK</td>
</tr>
<tr>
<td>1.593</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
<tr>
<td>1.593</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.239, 78.805%; tC2Q: 0.333, 21.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>sum_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>sum_3_s0/CLK</td>
</tr>
<tr>
<td>1.016</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td style=" font-weight:bold;">sum_3_s0/Q</td>
</tr>
<tr>
<td>2.256</td>
<td>1.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0/CLK</td>
</tr>
<tr>
<td>1.593</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0</td>
</tr>
<tr>
<td>1.593</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C10[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.239, 78.805%; tC2Q: 0.333, 21.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>sum_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[1][B]</td>
<td>sum_4_s0/CLK</td>
</tr>
<tr>
<td>1.016</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C20[1][B]</td>
<td style=" font-weight:bold;">sum_4_s0/Q</td>
</tr>
<tr>
<td>2.256</td>
<td>1.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_16_s0/CLK</td>
</tr>
<tr>
<td>1.593</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_16_s0</td>
</tr>
<tr>
<td>1.593</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C12[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.239, 78.805%; tC2Q: 0.333, 21.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>sum_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>sum_6_s0/CLK</td>
</tr>
<tr>
<td>1.016</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">sum_6_s0/Q</td>
</tr>
<tr>
<td>2.256</td>
<td>1.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0/CLK</td>
</tr>
<tr>
<td>1.593</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0</td>
</tr>
<tr>
<td>1.593</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.239, 78.805%; tC2Q: 0.333, 21.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_value_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>set_value_0_s0/CLK</td>
</tr>
<tr>
<td>1.016</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">set_value_0_s0/Q</td>
</tr>
<tr>
<td>2.271</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/CLK</td>
</tr>
<tr>
<td>1.593</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
<tr>
<td>1.593</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.255, 79.012%; tC2Q: 0.333, 20.988%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>sum_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>sum_7_s0/CLK</td>
</tr>
<tr>
<td>1.016</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td style=" font-weight:bold;">sum_7_s0/Q</td>
</tr>
<tr>
<td>2.271</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_19_s0/CLK</td>
</tr>
<tr>
<td>1.593</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_19_s0</td>
</tr>
<tr>
<td>1.593</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.255, 79.012%; tC2Q: 0.333, 20.988%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>sum_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[0][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>sum_8_s0/CLK</td>
</tr>
<tr>
<td>1.016</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C21[1][B]</td>
<td style=" font-weight:bold;">sum_8_s0/Q</td>
</tr>
<tr>
<td>2.271</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_20_s0/CLK</td>
</tr>
<tr>
<td>1.593</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_20_s0</td>
</tr>
<tr>
<td>1.593</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C13[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.255, 79.012%; tC2Q: 0.333, 20.988%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.919</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.429</td>
<td>1.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.188</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>22.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C16[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.509, 76.706%; tC2Q: 0.458, 23.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.188, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.919</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.429</td>
<td>1.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.188</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>22.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.509, 76.706%; tC2Q: 0.458, 23.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.188, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.919</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.429</td>
<td>1.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.188</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLK</td>
</tr>
<tr>
<td>22.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.509, 76.706%; tC2Q: 0.458, 23.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.188, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.919</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.416</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.188</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>22.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 76.555%; tC2Q: 0.458, 23.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.188, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.919</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.416</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.188</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>22.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 76.555%; tC2Q: 0.458, 23.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.188, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.919</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.416</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.188</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>22.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 76.555%; tC2Q: 0.458, 23.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.188, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.919</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.416</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.188</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>22.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 76.555%; tC2Q: 0.458, 23.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.188, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.919</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.416</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.188</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>22.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 76.555%; tC2Q: 0.458, 23.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.188, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.919</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.416</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.188</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>22.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 76.555%; tC2Q: 0.458, 23.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.188, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.863</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.919</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.281</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.188</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>22.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 74.816%; tC2Q: 0.458, 25.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.188, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.863</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.919</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.281</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.188</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>22.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 74.816%; tC2Q: 0.458, 25.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.188, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.863</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.919</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.281</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.188</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>22.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 74.816%; tC2Q: 0.458, 25.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.188, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.863</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.919</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.281</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.188</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>22.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 74.816%; tC2Q: 0.458, 25.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.188, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.919</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.266</td>
<td>1.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.188</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>22.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.346, 74.603%; tC2Q: 0.458, 25.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.188, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.919</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.258</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.188</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>22.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 74.497%; tC2Q: 0.458, 25.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.188, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.919</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.258</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.188</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>22.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C15[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 74.497%; tC2Q: 0.458, 25.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.188, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.919</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.251</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.188</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>22.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.332, 74.401%; tC2Q: 0.458, 25.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.188, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.919</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.251</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.188</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>22.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.332, 74.401%; tC2Q: 0.458, 25.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.188, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.919</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.249</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.188</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLK</td>
</tr>
<tr>
<td>22.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.330, 74.369%; tC2Q: 0.458, 25.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.188, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.919</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.249</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.188</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLK</td>
</tr>
<tr>
<td>22.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.330, 74.369%; tC2Q: 0.458, 25.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.188, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.919</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.247</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.188</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>22.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.328, 74.335%; tC2Q: 0.458, 25.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.188, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.919</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.930</td>
<td>1.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.188</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>22.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C16[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.011, 68.807%; tC2Q: 0.458, 31.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.188, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.919</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.787</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.188</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>22.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C17[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.868, 65.442%; tC2Q: 0.458, 34.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.188, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.919</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.787</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.188</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
<tr>
<td>22.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C17[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.868, 65.442%; tC2Q: 0.458, 34.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.188, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.919</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.787</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.188</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>22.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.868, 65.442%; tC2Q: 0.458, 34.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.188, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>51.728</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>52.062</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>52.576</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>249</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>52.685</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>52.700</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C18[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.515, 60.690%; tC2Q: 0.333, 39.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>51.728</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>52.062</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>52.576</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>249</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>52.685</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>52.700</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.515, 60.690%; tC2Q: 0.333, 39.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>51.728</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>52.062</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>52.845</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>249</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>52.685</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>52.700</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C16[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 70.151%; tC2Q: 0.333, 29.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>11.728</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.062</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.342</td>
<td>0.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>1.578</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.165</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 45.714%; tC2Q: 0.333, 54.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>11.728</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.062</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.342</td>
<td>0.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>1.578</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C17[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.165</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 45.714%; tC2Q: 0.333, 54.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>11.728</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.062</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.342</td>
<td>0.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
<tr>
<td>1.578</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C17[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.165</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 45.714%; tC2Q: 0.333, 54.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>11.728</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.062</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.342</td>
<td>0.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>1.578</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.165</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 45.714%; tC2Q: 0.333, 54.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>11.728</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.062</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.342</td>
<td>0.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>1.578</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C17[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.165</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 45.714%; tC2Q: 0.333, 54.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>11.728</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.062</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.346</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.578</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C16[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.165</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.284, 46.043%; tC2Q: 0.333, 53.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>11.728</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.062</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.346</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>1.578</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C16[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.165</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.284, 46.043%; tC2Q: 0.333, 53.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>11.728</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.062</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.346</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>1.578</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C16[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.165</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.284, 46.043%; tC2Q: 0.333, 53.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>11.728</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.062</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.346</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>1.578</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C16[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.165</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.284, 46.043%; tC2Q: 0.333, 53.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>11.728</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.062</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.346</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>1.578</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C16[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.165</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.284, 46.043%; tC2Q: 0.333, 53.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>11.728</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.062</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.576</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.578</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C18[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.165</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.515, 60.690%; tC2Q: 0.333, 39.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>11.728</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.062</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.576</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.578</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C18[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.165</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.515, 60.690%; tC2Q: 0.333, 39.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>11.728</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.062</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.576</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.578</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.165</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.515, 60.690%; tC2Q: 0.333, 39.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>11.728</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.062</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.584</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLK</td>
</tr>
<tr>
<td>1.578</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.165</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.522, 61.034%; tC2Q: 0.333, 38.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>11.728</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.062</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.584</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>1.578</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C18[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.165</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.522, 61.034%; tC2Q: 0.333, 38.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>11.728</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.062</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.584</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLK</td>
</tr>
<tr>
<td>1.578</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C18[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.165</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.522, 61.034%; tC2Q: 0.333, 38.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>11.728</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.062</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.584</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/CLK</td>
</tr>
<tr>
<td>1.578</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C18[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.165</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.522, 61.034%; tC2Q: 0.333, 38.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>11.728</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.062</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.606</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>1.578</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C16[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.165</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.544, 62.025%; tC2Q: 0.333, 37.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>11.728</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.062</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.640</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>1.578</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C15[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.165</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.579, 63.450%; tC2Q: 0.333, 36.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>11.728</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.062</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.640</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>1.578</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C15[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.165</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.579, 63.450%; tC2Q: 0.333, 36.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>11.728</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.062</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.643</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
<tr>
<td>1.578</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C17[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.165</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.582, 63.566%; tC2Q: 0.333, 36.434%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>11.728</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.062</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.643</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>135</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
<tr>
<td>1.578</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C17[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.165</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.582, 63.566%; tC2Q: 0.333, 36.434%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.852</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.102</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>21.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.852</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.102</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>21.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.852</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.102</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>21.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.852</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.102</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>21.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_10_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.852</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.102</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>21.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_9_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.852</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.102</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>21.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.852</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.102</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>21.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.852</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.102</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>21.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.852</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.102</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>21.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.852</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.102</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.461</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>21.563</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1425</td>
<td>processCounter[11]</td>
<td>-9.995</td>
<td>9.006</td>
</tr>
<tr>
<td>1070</td>
<td>AD_CLK_d</td>
<td>-9.995</td>
<td>1.391</td>
</tr>
<tr>
<td>515</td>
<td>n5_6</td>
<td>-1.938</td>
<td>2.667</td>
</tr>
<tr>
<td>265</td>
<td>processCounter[8]</td>
<td>-6.506</td>
<td>6.261</td>
</tr>
<tr>
<td>258</td>
<td>n313_9</td>
<td>-1.938</td>
<td>2.859</td>
</tr>
<tr>
<td>249</td>
<td>control0[0]</td>
<td>0.422</td>
<td>1.726</td>
</tr>
<tr>
<td>193</td>
<td>processCounter[2]</td>
<td>-6.611</td>
<td>2.314</td>
</tr>
<tr>
<td>154</td>
<td>processCounter[7]</td>
<td>-5.877</td>
<td>7.674</td>
</tr>
<tr>
<td>135</td>
<td>inst_1_0_1</td>
<td>5.715</td>
<td>2.950</td>
</tr>
<tr>
<td>129</td>
<td>n314_7</td>
<td>-1.489</td>
<td>3.145</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R20C13</td>
<td>90.28%</td>
</tr>
<tr>
<td>R26C5</td>
<td>88.89%</td>
</tr>
<tr>
<td>R4C5</td>
<td>87.50%</td>
</tr>
<tr>
<td>R16C17</td>
<td>87.50%</td>
</tr>
<tr>
<td>R8C17</td>
<td>87.50%</td>
</tr>
<tr>
<td>R4C13</td>
<td>86.11%</td>
</tr>
<tr>
<td>R5C6</td>
<td>86.11%</td>
</tr>
<tr>
<td>R11C8</td>
<td>84.72%</td>
</tr>
<tr>
<td>R6C13</td>
<td>84.72%</td>
</tr>
<tr>
<td>R25C12</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
