ncverilog(64): 15.20-s058: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s058: Started on Oct 16, 2020 at 21:54:42 BST
ncverilog
	-sv
	testbench/de1_soc_wrapper_stim.sv
	-y
	behavioural
	+libext+.sv
	+gui
	+ncaccess+r
	+tcl+testbench/de0_wrapper.tcl
	+define+prog_file=software/code.hex
Recompiling... reason: file './behavioural/de1_soc_wrapper.sv' is newer than expected.
	expected: Wed Sep 30 12:20:31 2020
	actual:   Sat Oct 10 16:25:37 2020
		Caching library 'behavioural' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
  de1_soc_wrapper dut(.CLOCK_50, .LEDR, .SW, .KEY, .HEX0, .HEX1, .HEX2, .HEX3,.VGA_R, .VGA_G, .VGA_B, .VGA_HS, .VGA_VS, .VGA_CLK, .VGA_BLANK_N);
                                                |
ncelab: *W,CUVMPW (./testbench/de1_soc_wrapper_stim.sv,20|48): port sizes differ in port connection (3/4).
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                  10      10
		Registers:               919     919
		Scalar wires:          11159       -
		Expanded wires:          122       6
		Vectored wires:           51       -
		Always blocks:           858     858
		Initial blocks:            3       3
		Cont. assignments:       973   11132
		Pseudo assignments:       22      22
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.de1_soc_wrapper_stim:sv
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

-------------------------------------
Relinquished control to SimVision...
ncsim> 
ncsim> source /eda/cadence/incisiv/tools/inca/files/ncsimrc
ncsim> # SimVision command script arm_soc.tcl
ncsim> 
ncsim> simvision {
> 
>   # Open new waveform window
> 
>     window new WaveWindow  -name  "Waves for ARM SoC Example"
>     waveform  using  "Waves for ARM SoC Example"
> 
>   # Add Waves
> 
>     waveform  add  -signals  de1_soc_wrapper_stim.CLOCK_50
>     waveform  add  -signals  de1_soc_wrapper_stim.KEY
>     waveform  add  -signals  de1_soc_wrapper_stim.SW
>     waveform  add  -signals  de1_soc_wrapper_stim.LEDR
>     waveform  add  -signals  de1_soc_wrapper_stim.HEX0
>     waveform  add  -signals  de1_soc_wrapper_stim.HEX1
>     waveform  add  -signals  de1_soc_wrapper_stim.HEX2
>     waveform  add  -signals  de1_soc_wrapper_stim.HEX3
>     waveform  add  -signals  de1_soc_wrapper_stim.VGA_R
>     waveform  add  -signals  de1_soc_wrapper_stim.VGA_G
>     waveform  add  -signals  de1_soc_wrapper_stim.VGA_B
>     waveform  add  -signals  de1_soc_wrapper_stim.VGA_HS
>     waveform  add  -signals  de1_soc_wrapper_stim.VGA_VS
>     waveform  add  -signals  de1_soc_wrapper_stim.VGA_CLK
>     waveform  add  -signals  de1_soc_wrapper_stim.VGA_BLANK_N
>     waveform  add  -signals  de1_soc_wrapper_stim.dut.soc_inst.HADDR
>     waveform  add  -signals  de1_soc_wrapper_stim.dut.soc_inst.HWRITE
>     waveform  add  -signals  de1_soc_wrapper_stim.dut.soc_inst.HSEL_RAM
>     waveform  add  -signals  de1_soc_wrapper_stim.dut.soc_inst.HSEL_SW
>     waveform  add  -signals  de1_soc_wrapper_stim.dut.soc_inst.HSEL_DOUT
> 
> }
ncsim> 
ncsim> ^C
ncsim> exit
TOOL:	ncverilog	15.20-s058: Exiting on Oct 16, 2020 at 21:54:58 BST  (total: 00:00:16)
