Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec  7 13:43:35 2023
| Host         : MyT14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (551)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (240)
5. checking no_input_delay (11)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (551)
--------------------------
 There are 68 register/latch pins with no clock driven by root clock pin: CLK_GEN/led_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[2]/Q (HIGH)

 There are 146 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 146 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 146 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/DatatoReg_MEM_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/WR_MEM_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (240)
--------------------------------------------------
 There are 240 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.204        0.000                      0                13099        0.100        0.000                      0                13099        3.000        0.000                       0                 10177  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clkfbout   {0.000 5.000}        10.000          100.000         
  clkout2    {0.000 20.000}       40.000          25.000          
  clkout3    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.204        0.000                      0                  190        0.208        0.000                      0                  190        3.000        0.000                       0                    91  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout2          36.884        0.000                      0                   20        0.280        0.000                      0                   20       19.500        0.000                       0                    22  
  clkout3          26.828        0.000                      0                11849        0.121        0.000                      0                11849       48.750        0.000                       0                 10061  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       sys_clk_pin         6.269        0.000                      0                   17        0.323        0.000                      0                   17  
sys_clk_pin   clkout3             5.204        0.000                      0                   11        0.100        0.000                      0                   11  
clkout2       clkout3            17.318        0.000                      0                    2        0.263        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 42.765        0.000                      0                 1024        0.804        0.000                      0                 1024  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.076ns (24.992%)  route 3.229ns (75.008%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.228    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.649     6.333    CLK_GEN/led_counter[16]
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124     6.457 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.576     7.033    CLK_GEN/led_counter[0]_i_9_n_1
    SLICE_X52Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.157 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.303     7.459    CLK_GEN/led_counter[0]_i_7_n_1
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.583 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.583     8.166    CLK_GEN/led_counter[0]_i_3_n_1
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.290 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.442     8.732    CLK_GEN/led_counter[0]_i_2_n_1
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.856 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.677     9.533    CLK_GEN/led_clk_0
    SLICE_X53Y92         FDRE                                         r  CLK_GEN/led_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.503    14.926    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  CLK_GEN/led_counter_reg[1]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X53Y92         FDRE (Setup_fdre_C_R)       -0.429    14.737    CLK_GEN/led_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  5.204    

Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.076ns (24.992%)  route 3.229ns (75.008%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.228    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.649     6.333    CLK_GEN/led_counter[16]
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124     6.457 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.576     7.033    CLK_GEN/led_counter[0]_i_9_n_1
    SLICE_X52Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.157 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.303     7.459    CLK_GEN/led_counter[0]_i_7_n_1
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.583 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.583     8.166    CLK_GEN/led_counter[0]_i_3_n_1
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.290 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.442     8.732    CLK_GEN/led_counter[0]_i_2_n_1
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.856 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.677     9.533    CLK_GEN/led_clk_0
    SLICE_X53Y92         FDRE                                         r  CLK_GEN/led_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.503    14.926    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  CLK_GEN/led_counter_reg[2]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X53Y92         FDRE (Setup_fdre_C_R)       -0.429    14.737    CLK_GEN/led_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  5.204    

Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.076ns (24.992%)  route 3.229ns (75.008%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.228    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.649     6.333    CLK_GEN/led_counter[16]
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124     6.457 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.576     7.033    CLK_GEN/led_counter[0]_i_9_n_1
    SLICE_X52Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.157 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.303     7.459    CLK_GEN/led_counter[0]_i_7_n_1
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.583 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.583     8.166    CLK_GEN/led_counter[0]_i_3_n_1
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.290 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.442     8.732    CLK_GEN/led_counter[0]_i_2_n_1
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.856 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.677     9.533    CLK_GEN/led_clk_0
    SLICE_X53Y92         FDRE                                         r  CLK_GEN/led_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.503    14.926    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  CLK_GEN/led_counter_reg[3]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X53Y92         FDRE (Setup_fdre_C_R)       -0.429    14.737    CLK_GEN/led_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  5.204    

Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.076ns (24.992%)  route 3.229ns (75.008%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.228    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.649     6.333    CLK_GEN/led_counter[16]
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124     6.457 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.576     7.033    CLK_GEN/led_counter[0]_i_9_n_1
    SLICE_X52Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.157 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.303     7.459    CLK_GEN/led_counter[0]_i_7_n_1
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.583 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.583     8.166    CLK_GEN/led_counter[0]_i_3_n_1
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.290 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.442     8.732    CLK_GEN/led_counter[0]_i_2_n_1
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.856 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.677     9.533    CLK_GEN/led_clk_0
    SLICE_X53Y92         FDRE                                         r  CLK_GEN/led_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.503    14.926    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  CLK_GEN/led_counter_reg[4]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X53Y92         FDRE (Setup_fdre_C_R)       -0.429    14.737    CLK_GEN/led_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  5.204    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 1.076ns (25.050%)  route 3.219ns (74.950%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.228    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.649     6.333    CLK_GEN/led_counter[16]
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124     6.457 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.576     7.033    CLK_GEN/led_counter[0]_i_9_n_1
    SLICE_X52Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.157 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.303     7.459    CLK_GEN/led_counter[0]_i_7_n_1
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.583 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.583     8.166    CLK_GEN/led_counter[0]_i_3_n_1
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.290 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.442     8.732    CLK_GEN/led_counter[0]_i_2_n_1
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.856 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.667     9.523    CLK_GEN/led_clk_0
    SLICE_X53Y99         FDRE                                         r  CLK_GEN/led_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.505    14.928    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  CLK_GEN/led_counter_reg[29]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X53Y99         FDRE (Setup_fdre_C_R)       -0.429    14.739    CLK_GEN/led_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 1.076ns (25.050%)  route 3.219ns (74.950%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.228    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.649     6.333    CLK_GEN/led_counter[16]
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124     6.457 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.576     7.033    CLK_GEN/led_counter[0]_i_9_n_1
    SLICE_X52Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.157 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.303     7.459    CLK_GEN/led_counter[0]_i_7_n_1
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.583 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.583     8.166    CLK_GEN/led_counter[0]_i_3_n_1
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.290 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.442     8.732    CLK_GEN/led_counter[0]_i_2_n_1
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.856 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.667     9.523    CLK_GEN/led_clk_0
    SLICE_X53Y99         FDRE                                         r  CLK_GEN/led_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.505    14.928    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  CLK_GEN/led_counter_reg[30]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X53Y99         FDRE (Setup_fdre_C_R)       -0.429    14.739    CLK_GEN/led_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 1.076ns (25.050%)  route 3.219ns (74.950%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.228    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.649     6.333    CLK_GEN/led_counter[16]
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124     6.457 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.576     7.033    CLK_GEN/led_counter[0]_i_9_n_1
    SLICE_X52Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.157 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.303     7.459    CLK_GEN/led_counter[0]_i_7_n_1
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.583 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.583     8.166    CLK_GEN/led_counter[0]_i_3_n_1
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.290 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.442     8.732    CLK_GEN/led_counter[0]_i_2_n_1
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.856 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.667     9.523    CLK_GEN/led_clk_0
    SLICE_X53Y99         FDRE                                         r  CLK_GEN/led_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.505    14.928    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  CLK_GEN/led_counter_reg[31]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X53Y99         FDRE (Setup_fdre_C_R)       -0.429    14.739    CLK_GEN/led_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 1.076ns (25.363%)  route 3.166ns (74.637%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.228    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.649     6.333    CLK_GEN/led_counter[16]
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124     6.457 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.576     7.033    CLK_GEN/led_counter[0]_i_9_n_1
    SLICE_X52Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.157 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.303     7.459    CLK_GEN/led_counter[0]_i_7_n_1
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.583 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.583     8.166    CLK_GEN/led_counter[0]_i_3_n_1
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.290 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.442     8.732    CLK_GEN/led_counter[0]_i_2_n_1
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.856 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.614     9.470    CLK_GEN/led_clk_0
    SLICE_X53Y95         FDRE                                         r  CLK_GEN/led_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.504    14.927    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  CLK_GEN/led_counter_reg[13]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X53Y95         FDRE (Setup_fdre_C_R)       -0.429    14.763    CLK_GEN/led_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 1.076ns (25.363%)  route 3.166ns (74.637%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.228    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.649     6.333    CLK_GEN/led_counter[16]
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124     6.457 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.576     7.033    CLK_GEN/led_counter[0]_i_9_n_1
    SLICE_X52Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.157 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.303     7.459    CLK_GEN/led_counter[0]_i_7_n_1
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.583 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.583     8.166    CLK_GEN/led_counter[0]_i_3_n_1
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.290 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.442     8.732    CLK_GEN/led_counter[0]_i_2_n_1
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.856 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.614     9.470    CLK_GEN/led_clk_0
    SLICE_X53Y95         FDRE                                         r  CLK_GEN/led_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.504    14.927    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  CLK_GEN/led_counter_reg[14]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X53Y95         FDRE (Setup_fdre_C_R)       -0.429    14.763    CLK_GEN/led_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 1.076ns (25.363%)  route 3.166ns (74.637%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.228    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.649     6.333    CLK_GEN/led_counter[16]
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124     6.457 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.576     7.033    CLK_GEN/led_counter[0]_i_9_n_1
    SLICE_X52Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.157 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.303     7.459    CLK_GEN/led_counter[0]_i_7_n_1
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.583 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.583     8.166    CLK_GEN/led_counter[0]_i_3_n_1
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.290 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.442     8.732    CLK_GEN/led_counter[0]_i_2_n_1
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.856 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.614     9.470    CLK_GEN/led_clk_0
    SLICE_X53Y95         FDRE                                         r  CLK_GEN/led_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.504    14.927    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  CLK_GEN/led_counter_reg[15]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X53Y95         FDRE (Setup_fdre_C_R)       -0.429    14.763    CLK_GEN/led_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                  5.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/txData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.231ns (67.742%)  route 0.110ns (32.258%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.600     1.519    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  uart_tx_ctrl/txData_reg[2]/Q
                         net (fo=1, routed)           0.054     1.714    uart_tx_ctrl/txData[2]
    SLICE_X6Y62          LUT5 (Prop_lut5_I1_O)        0.045     1.759 r  uart_tx_ctrl/txBit_i_5/O
                         net (fo=1, routed)           0.056     1.815    uart_tx_ctrl/txBit_i_5_n_1
    SLICE_X6Y62          LUT6 (Prop_lut6_I5_O)        0.045     1.860 r  uart_tx_ctrl/txBit_i_3/O
                         net (fo=1, routed)           0.000     1.860    uart_tx_ctrl/txBit_i_3_n_1
    SLICE_X6Y62          FDSE                                         r  uart_tx_ctrl/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.870     2.035    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y62          FDSE                                         r  uart_tx_ctrl/txBit_reg/C
                         clock pessimism             -0.502     1.532    
    SLICE_X6Y62          FDSE (Hold_fdse_C_D)         0.120     1.652    uart_tx_ctrl/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.564     1.483    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.742    CLK_GEN/led_counter[16]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  CLK_GEN/led_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.850    CLK_GEN/led_counter0_carry__2_n_5
    SLICE_X53Y95         FDRE                                         r  CLK_GEN/led_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.834     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.105     1.588    CLK_GEN/led_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y97         FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.743    CLK_GEN/led_counter[24]
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  CLK_GEN/led_counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.851    CLK_GEN/led_counter0_carry__4_n_5
    SLICE_X53Y97         FDRE                                         r  CLK_GEN/led_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y97         FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.105     1.589    CLK_GEN/led_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  CLK_GEN/led_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[28]/Q
                         net (fo=2, routed)           0.117     1.743    CLK_GEN/led_counter[28]
    SLICE_X53Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  CLK_GEN/led_counter0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.851    CLK_GEN/led_counter0_carry__5_n_5
    SLICE_X53Y98         FDRE                                         r  CLK_GEN/led_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  CLK_GEN/led_counter_reg[28]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X53Y98         FDRE (Hold_fdre_C_D)         0.105     1.589    CLK_GEN/led_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.564     1.483    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  CLK_GEN/led_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  CLK_GEN/led_counter_reg[8]/Q
                         net (fo=2, routed)           0.117     1.742    CLK_GEN/led_counter[8]
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  CLK_GEN/led_counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.850    CLK_GEN/led_counter0_carry__0_n_5
    SLICE_X53Y93         FDRE                                         r  CLK_GEN/led_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.834     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  CLK_GEN/led_counter_reg[8]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.105     1.588    CLK_GEN/led_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.564     1.483    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  CLK_GEN/led_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  CLK_GEN/led_counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.744    CLK_GEN/led_counter[12]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  CLK_GEN/led_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.852    CLK_GEN/led_counter0_carry__1_n_5
    SLICE_X53Y94         FDRE                                         r  CLK_GEN/led_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.834     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  CLK_GEN/led_counter_reg[12]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.105     1.588    CLK_GEN/led_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.564     1.483    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  CLK_GEN/led_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  CLK_GEN/led_counter_reg[20]/Q
                         net (fo=2, routed)           0.119     1.744    CLK_GEN/led_counter[20]
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  CLK_GEN/led_counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.852    CLK_GEN/led_counter0_carry__3_n_5
    SLICE_X53Y96         FDRE                                         r  CLK_GEN/led_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.834     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  CLK_GEN/led_counter_reg[20]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.105     1.588    CLK_GEN/led_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.563     1.482    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  CLK_GEN/led_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  CLK_GEN/led_counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.744    CLK_GEN/led_counter[4]
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  CLK_GEN/led_counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.852    CLK_GEN/led_counter0_carry_n_5
    SLICE_X53Y92         FDRE                                         r  CLK_GEN/led_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.998    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  CLK_GEN/led_counter_reg[4]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X53Y92         FDRE (Hold_fdre_C_D)         0.105     1.587    CLK_GEN/led_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.804%)  route 0.116ns (31.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y97         FDRE                                         r  CLK_GEN/led_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[21]/Q
                         net (fo=2, routed)           0.116     1.741    CLK_GEN/led_counter[21]
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.856 r  CLK_GEN/led_counter0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.856    CLK_GEN/led_counter0_carry__4_n_8
    SLICE_X53Y97         FDRE                                         r  CLK_GEN/led_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y97         FDRE                                         r  CLK_GEN/led_counter_reg[21]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.105     1.589    CLK_GEN/led_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.564     1.483    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  CLK_GEN/led_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  CLK_GEN/led_counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.745    CLK_GEN/led_counter[11]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  CLK_GEN/led_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.856    CLK_GEN/led_counter0_carry__1_n_6
    SLICE_X53Y94         FDRE                                         r  CLK_GEN/led_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.834     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  CLK_GEN/led_counter_reg[11]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.105     1.588    CLK_GEN/led_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y95     CLK_GEN/led_clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y95     CLK_GEN/led_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X53Y94     CLK_GEN/led_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X53Y94     CLK_GEN/led_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X53Y94     CLK_GEN/led_counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X53Y95     CLK_GEN/led_counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X53Y95     CLK_GEN/led_counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X53Y95     CLK_GEN/led_counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y95     CLK_GEN/led_clk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y95     CLK_GEN/led_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y94     CLK_GEN/led_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y94     CLK_GEN/led_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y94     CLK_GEN/led_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y95     CLK_GEN/led_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y95     CLK_GEN/led_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y95     CLK_GEN/led_counter_reg[15]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y65      uart_tx_ctrl/bitIndex_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y65      uart_tx_ctrl/bitIndex_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y65      uart_tx_ctrl/bitIndex_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y65      uart_tx_ctrl/bitIndex_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y66      uart_tx_ctrl/bitIndex_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y66      uart_tx_ctrl/bitIndex_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y66      uart_tx_ctrl/bitIndex_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y66      uart_tx_ctrl/bitIndex_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       36.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.884ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 1.674ns (54.687%)  route 1.387ns (45.313%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 45.022 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.718     5.323    BTN_SCAN/clk_disp
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.387     7.166    BTN_SCAN/p_0_in
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124     7.290 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.290    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.822 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.050 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.050    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.384 r  BTN_SCAN/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.384    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.596    45.022    BTN_SCAN/clk_disp
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[13]/C
                         clock pessimism              0.275    45.297    
                         clock uncertainty           -0.091    45.206    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    45.268    BTN_SCAN/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         45.268    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                 36.884    

Slack (MET) :             36.905ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 1.653ns (54.374%)  route 1.387ns (45.626%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 45.022 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.718     5.323    BTN_SCAN/clk_disp
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.387     7.166    BTN_SCAN/p_0_in
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124     7.290 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.290    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.822 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.050 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.050    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.363 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.363    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.596    45.022    BTN_SCAN/clk_disp
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism              0.275    45.297    
                         clock uncertainty           -0.091    45.206    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    45.268    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         45.268    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                 36.905    

Slack (MET) :             36.907ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 1.677ns (54.732%)  route 1.387ns (45.268%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 45.023 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.718     5.323    BTN_SCAN/clk_disp
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.387     7.166    BTN_SCAN/p_0_in
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124     7.290 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.290    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.822 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.050 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.050    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.164 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.164    BTN_SCAN/clk_count_reg[12]_i_1_n_1
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.387 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.387    BTN_SCAN/clk_count_reg[16]_i_1_n_8
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.597    45.023    BTN_SCAN/clk_disp
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism              0.300    45.323    
                         clock uncertainty           -0.091    45.232    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.062    45.294    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         45.294    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                 36.907    

Slack (MET) :             36.957ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.611ns (53.735%)  route 1.387ns (46.265%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 45.023 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.718     5.323    BTN_SCAN/clk_disp
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.387     7.166    BTN_SCAN/p_0_in
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124     7.290 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.290    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.822 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.050 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.050    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.164 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.164    BTN_SCAN/clk_count_reg[12]_i_1_n_1
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.321 r  BTN_SCAN/clk_count_reg[16]_i_1/CO[1]
                         net (fo=1, routed)           0.000     8.321    BTN_SCAN/clk_count_reg[16]_i_1_n_3
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.597    45.023    BTN_SCAN/clk_disp
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
                         clock pessimism              0.300    45.323    
                         clock uncertainty           -0.091    45.232    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.046    45.278    BTN_SCAN/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         45.278    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                 36.957    

Slack (MET) :             36.979ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 1.579ns (53.236%)  route 1.387ns (46.764%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 45.022 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.718     5.323    BTN_SCAN/clk_disp
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.387     7.166    BTN_SCAN/p_0_in
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124     7.290 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.290    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.822 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.050 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.050    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.289 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.289    BTN_SCAN/clk_count_reg[12]_i_1_n_6
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.596    45.022    BTN_SCAN/clk_disp
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism              0.275    45.297    
                         clock uncertainty           -0.091    45.206    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    45.268    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         45.268    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                 36.979    

Slack (MET) :             36.995ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 1.563ns (52.982%)  route 1.387ns (47.018%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 45.022 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.718     5.323    BTN_SCAN/clk_disp
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.387     7.166    BTN_SCAN/p_0_in
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124     7.290 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.290    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.822 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.050 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.050    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.273 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.273    BTN_SCAN/clk_count_reg[12]_i_1_n_8
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.596    45.022    BTN_SCAN/clk_disp
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism              0.275    45.297    
                         clock uncertainty           -0.091    45.206    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    45.268    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         45.268    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                 36.995    

Slack (MET) :             36.997ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 1.560ns (52.934%)  route 1.387ns (47.066%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 45.021 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.718     5.323    BTN_SCAN/clk_disp
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.387     7.166    BTN_SCAN/p_0_in
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124     7.290 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.290    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.822 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.270 r  BTN_SCAN/clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.270    BTN_SCAN/clk_count_reg[8]_i_1_n_7
    SLICE_X0Y83          FDRE                                         r  BTN_SCAN/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.595    45.021    BTN_SCAN/clk_disp
    SLICE_X0Y83          FDRE                                         r  BTN_SCAN/clk_count_reg[9]/C
                         clock pessimism              0.275    45.296    
                         clock uncertainty           -0.091    45.205    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    45.267    BTN_SCAN/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         45.267    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                 36.997    

Slack (MET) :             37.018ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 1.539ns (52.597%)  route 1.387ns (47.403%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 45.021 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.718     5.323    BTN_SCAN/clk_disp
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.387     7.166    BTN_SCAN/p_0_in
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124     7.290 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.290    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.822 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.249 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.249    BTN_SCAN/clk_count_reg[8]_i_1_n_5
    SLICE_X0Y83          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.595    45.021    BTN_SCAN/clk_disp
    SLICE_X0Y83          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism              0.275    45.296    
                         clock uncertainty           -0.091    45.205    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    45.267    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         45.267    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                 37.018    

Slack (MET) :             37.092ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 1.465ns (51.367%)  route 1.387ns (48.633%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 45.021 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.718     5.323    BTN_SCAN/clk_disp
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.387     7.166    BTN_SCAN/p_0_in
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124     7.290 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.290    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.822 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.175 r  BTN_SCAN/clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.175    BTN_SCAN/clk_count_reg[8]_i_1_n_6
    SLICE_X0Y83          FDRE                                         r  BTN_SCAN/clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.595    45.021    BTN_SCAN/clk_disp
    SLICE_X0Y83          FDRE                                         r  BTN_SCAN/clk_count_reg[10]/C
                         clock pessimism              0.275    45.296    
                         clock uncertainty           -0.091    45.205    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    45.267    BTN_SCAN/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         45.267    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                 37.092    

Slack (MET) :             37.108ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 1.449ns (51.092%)  route 1.387ns (48.908%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 45.021 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.718     5.323    BTN_SCAN/clk_disp
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.387     7.166    BTN_SCAN/p_0_in
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124     7.290 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.290    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.822 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.159 r  BTN_SCAN/clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.159    BTN_SCAN/clk_count_reg[8]_i_1_n_8
    SLICE_X0Y83          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.595    45.021    BTN_SCAN/clk_disp
    SLICE_X0Y83          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
                         clock pessimism              0.275    45.296    
                         clock uncertainty           -0.091    45.205    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    45.267    BTN_SCAN/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         45.267    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                 37.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.594     1.515    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=6, routed)           0.185     1.841    BTN_SCAN/LED_OBUF[0]
    SLICE_X0Y80          LUT3 (Prop_lut3_I2_O)        0.045     1.886 r  BTN_SCAN/result[0]_i_1/O
                         net (fo=1, routed)           0.000     1.886    BTN_SCAN/result[0]_i_1_n_1
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.865     2.032    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/result_reg[0]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.091     1.606    BTN_SCAN/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.249ns (60.368%)  route 0.163ns (39.632%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.598     1.519    BTN_SCAN/clk_disp
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.163     1.824    BTN_SCAN/p_0_in
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.045     1.869 r  BTN_SCAN/clk_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.869    BTN_SCAN/clk_count[12]_i_2_n_1
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.932 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.932    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.869     2.036    BTN_SCAN/clk_disp
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     1.638    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.252ns (60.823%)  route 0.162ns (39.177%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.598     1.519    BTN_SCAN/clk_disp
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.162     1.823    BTN_SCAN/p_0_in
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.045     1.868 r  BTN_SCAN/clk_count[12]_i_3/O
                         net (fo=1, routed)           0.000     1.868    BTN_SCAN/clk_count[12]_i_3_n_1
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.934 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.934    BTN_SCAN/clk_count_reg[12]_i_1_n_6
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.869     2.036    BTN_SCAN/clk_disp
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     1.638    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.596     1.517    BTN_SCAN/clk_disp
    SLICE_X0Y82          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  BTN_SCAN/clk_count_reg[7]/Q
                         net (fo=1, routed)           0.161     1.819    BTN_SCAN/clk_count_reg_n_1_[7]
    SLICE_X0Y82          LUT2 (Prop_lut2_I0_O)        0.045     1.864 r  BTN_SCAN/clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.864    BTN_SCAN/clk_count[4]_i_2_n_1
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.927 r  BTN_SCAN/clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.927    BTN_SCAN/clk_count_reg[4]_i_1_n_5
    SLICE_X0Y82          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.867     2.034    BTN_SCAN/clk_disp
    SLICE_X0Y82          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    BTN_SCAN/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.597     1.518    BTN_SCAN/clk_disp
    SLICE_X0Y83          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.161     1.820    BTN_SCAN/clk_count_reg_n_1_[11]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.045     1.865 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.865    BTN_SCAN/clk_count[8]_i_2_n_1
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.928 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.928    BTN_SCAN/clk_count_reg[8]_i_1_n_5
    SLICE_X0Y83          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.868     2.035    BTN_SCAN/clk_disp
    SLICE_X0Y83          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.595     1.516    BTN_SCAN/clk_disp
    SLICE_X0Y81          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  BTN_SCAN/clk_count_reg[3]/Q
                         net (fo=1, routed)           0.161     1.818    BTN_SCAN/clk_count_reg_n_1_[3]
    SLICE_X0Y81          LUT2 (Prop_lut2_I0_O)        0.045     1.863 r  BTN_SCAN/clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.863    BTN_SCAN/clk_count[0]_i_3_n_1
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.926 r  BTN_SCAN/clk_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.926    BTN_SCAN/clk_count_reg[0]_i_1_n_5
    SLICE_X0Y81          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.866     2.033    BTN_SCAN/clk_disp
    SLICE_X0Y81          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    BTN_SCAN/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.598     1.519    BTN_SCAN/clk_disp
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  BTN_SCAN/clk_count_reg[12]/Q
                         net (fo=1, routed)           0.173     1.833    BTN_SCAN/clk_count_reg_n_1_[12]
    SLICE_X0Y84          LUT2 (Prop_lut2_I0_O)        0.045     1.878 r  BTN_SCAN/clk_count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.878    BTN_SCAN/clk_count[12]_i_5_n_1
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.948 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.948    BTN_SCAN/clk_count_reg[12]_i_1_n_8
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.869     2.036    BTN_SCAN/clk_disp
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.596     1.517    BTN_SCAN/clk_disp
    SLICE_X0Y82          FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  BTN_SCAN/clk_count_reg[4]/Q
                         net (fo=1, routed)           0.173     1.831    BTN_SCAN/clk_count_reg_n_1_[4]
    SLICE_X0Y82          LUT2 (Prop_lut2_I0_O)        0.045     1.876 r  BTN_SCAN/clk_count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.876    BTN_SCAN/clk_count[4]_i_5_n_1
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.946 r  BTN_SCAN/clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    BTN_SCAN/clk_count_reg[4]_i_1_n_8
    SLICE_X0Y82          FDRE                                         r  BTN_SCAN/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.867     2.034    BTN_SCAN/clk_disp
    SLICE_X0Y82          FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    BTN_SCAN/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.595     1.516    BTN_SCAN/clk_disp
    SLICE_X0Y81          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  BTN_SCAN/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.173     1.830    BTN_SCAN/clk_count_reg_n_1_[0]
    SLICE_X0Y81          LUT2 (Prop_lut2_I0_O)        0.045     1.875 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.875    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.945 r  BTN_SCAN/clk_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.945    BTN_SCAN/clk_count_reg[0]_i_1_n_8
    SLICE_X0Y81          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.866     2.033    BTN_SCAN/clk_disp
    SLICE_X0Y81          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    BTN_SCAN/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.598     1.519    BTN_SCAN/clk_disp
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  BTN_SCAN/clk_count_reg[16]/Q
                         net (fo=1, routed)           0.173     1.833    BTN_SCAN/clk_count_reg_n_1_[16]
    SLICE_X0Y85          LUT2 (Prop_lut2_I0_O)        0.045     1.878 r  BTN_SCAN/clk_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.878    BTN_SCAN/clk_count[16]_i_2_n_1
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.948 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.948    BTN_SCAN/clk_count_reg[16]_i_1_n_8
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.870     2.037    BTN_SCAN/clk_disp
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y5    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y81      BTN_SCAN/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y83      BTN_SCAN/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y83      BTN_SCAN/clk_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y84      BTN_SCAN/clk_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y84      BTN_SCAN/clk_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y84      BTN_SCAN/clk_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y84      BTN_SCAN/clk_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y85      BTN_SCAN/clk_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y80      BTN_SCAN/result_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y81      BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y81      BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y83      BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y83      BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y83      BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y83      BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y85      BTN_SCAN/clk_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y85      BTN_SCAN/clk_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y85      BTN_SCAN/clk_count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y83      BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y83      BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y84      BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y84      BTN_SCAN/clk_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y84      BTN_SCAN/clk_count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y84      BTN_SCAN/clk_count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y82      BTN_SCAN/clk_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y82      BTN_SCAN/clk_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y82      BTN_SCAN/clk_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y82      BTN_SCAN/clk_count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       26.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.828ns  (required time - arrival time)
  Source:                 core/register/register_reg[5][11]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        19.437ns  (logic 3.768ns (19.386%)  route 15.669ns (80.614%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT4=3 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 104.984 - 100.000 ) 
    Source Clock Delay      (SCD):    8.551ns = ( 58.551 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.152    56.051 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.570    56.621    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298    56.919 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.632    58.551    core/register/debug_clk
    SLICE_X14Y69         FDCE                                         r  core/register/register_reg[5][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.524    59.075 r  core/register/register_reg[5][11]/Q
                         net (fo=3, routed)           1.251    60.326    core/register/register_reg_n_1_[5][11]
    SLICE_X14Y65         LUT6 (Prop_lut6_I3_O)        0.124    60.450 r  core/register/A_EX[11]_i_15/O
                         net (fo=1, routed)           0.000    60.450    core/register/A_EX[11]_i_15_n_1
    SLICE_X14Y65         MUXF7 (Prop_muxf7_I1_O)      0.214    60.664 r  core/register/A_EX_reg[11]_i_7/O
                         net (fo=1, routed)           0.945    61.609    core/register/A_EX_reg[11]_i_7_n_1
    SLICE_X13Y67         LUT6 (Prop_lut6_I5_O)        0.297    61.906 r  core/register/A_EX[11]_i_3/O
                         net (fo=2, routed)           1.441    63.347    core/hazard_unit/rs1_data_reg[11]
    SLICE_X31Y74         LUT4 (Prop_lut4_I0_O)        0.124    63.471 r  core/hazard_unit/A_EX[11]_i_2/O
                         net (fo=1, routed)           0.745    64.215    core/hazard_unit/A_EX[11]_i_2_n_1
    SLICE_X40Y74         LUT5 (Prop_lut5_I1_O)        0.124    64.339 r  core/hazard_unit/A_EX[11]_i_1/O
                         net (fo=6, routed)           1.203    65.542    core/hazard_unit/rs1_data_ID[11]
    SLICE_X38Y78         LUT4 (Prop_lut4_I0_O)        0.124    65.666 r  core/hazard_unit/IR_ID[31]_i_57/O
                         net (fo=1, routed)           0.000    65.666    core/hazard_unit/IR_ID[31]_i_57_n_1
    SLICE_X38Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.199 r  core/hazard_unit/IR_ID_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    66.199    core/hazard_unit/IR_ID_reg[31]_i_37_n_1
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.316 r  core/hazard_unit/IR_ID_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.316    core/hazard_unit/IR_ID_reg[31]_i_23_n_1
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.433 r  core/hazard_unit/IR_ID_reg[31]_i_12/CO[3]
                         net (fo=4, routed)           1.076    67.509    core/reg_IF_ID/CO[0]
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    67.633 r  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.564    68.197    core/reg_IF_ID/cmp_ID/c3
    SLICE_X43Y76         LUT6 (Prop_lut6_I1_O)        0.124    68.321 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=97, routed)          1.165    69.486    DEBUG_CTRL/Branch_ctrl
    SLICE_X33Y79         LUT6 (Prop_lut6_I1_O)        0.124    69.610 f  DEBUG_CTRL/U1_3/segment_shift[38]_i_24/O
                         net (fo=1, routed)           0.566    70.177    DEBUG_CTRL/U1_3/segment_shift[38]_i_24_n_1
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.124    70.301 f  DEBUG_CTRL/U1_3/segment_shift[38]_i_6/O
                         net (fo=1, routed)           1.096    71.397    core/register/segment_shift_reg[38]_1
    SLICE_X15Y84         LUT6 (Prop_lut6_I0_O)        0.124    71.521 f  core/register/segment_shift[38]_i_2/O
                         net (fo=8, routed)           0.785    72.306    DEBUG_CTRL/buffer_reg_i_81[2]
    SLICE_X15Y79         LUT4 (Prop_lut4_I2_O)        0.124    72.430 f  DEBUG_CTRL/buffer_reg_i_164/O
                         net (fo=5, routed)           0.846    73.276    DEBUG_CTRL/FSM_onehot_state_reg[2]_8
    SLICE_X12Y78         LUT2 (Prop_lut2_I0_O)        0.150    73.426 f  DEBUG_CTRL/buffer_reg_i_120/O
                         net (fo=6, routed)           1.257    74.683    DEBUG_CTRL/FSM_onehot_state_reg[2]_3
    SLICE_X5Y76          LUT5 (Prop_lut5_I2_O)        0.328    75.011 f  DEBUG_CTRL/buffer_reg_i_49/O
                         net (fo=1, routed)           0.570    75.581    DEBUG_CTRL/buffer_reg_i_49_n_1
    SLICE_X5Y76          LUT5 (Prop_lut5_I3_O)        0.124    75.705 f  DEBUG_CTRL/buffer_reg_i_15/O
                         net (fo=2, routed)           1.225    76.930    DEBUG_CTRL/buffer_reg_i_15_n_1
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    77.054 r  DEBUG_CTRL/buffer_reg_i_5/O
                         net (fo=1, routed)           0.934    77.988    UART_BUFF/DIADI[4]
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.559   104.984    UART_BUFF/clk_cpu
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.163    
                         clock uncertainty           -0.106   105.057    
    RAMB18_X0Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.241   104.816    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                         -77.988    
  -------------------------------------------------------------------
                         slack                                 26.828    

Slack (MET) :             27.322ns  (required time - arrival time)
  Source:                 core/register/register_reg[5][11]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        18.943ns  (logic 3.768ns (19.892%)  route 15.175ns (80.109%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT4=3 LUT5=5 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 104.984 - 100.000 ) 
    Source Clock Delay      (SCD):    8.551ns = ( 58.551 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.152    56.051 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.570    56.621    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298    56.919 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.632    58.551    core/register/debug_clk
    SLICE_X14Y69         FDCE                                         r  core/register/register_reg[5][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.524    59.075 r  core/register/register_reg[5][11]/Q
                         net (fo=3, routed)           1.251    60.326    core/register/register_reg_n_1_[5][11]
    SLICE_X14Y65         LUT6 (Prop_lut6_I3_O)        0.124    60.450 r  core/register/A_EX[11]_i_15/O
                         net (fo=1, routed)           0.000    60.450    core/register/A_EX[11]_i_15_n_1
    SLICE_X14Y65         MUXF7 (Prop_muxf7_I1_O)      0.214    60.664 r  core/register/A_EX_reg[11]_i_7/O
                         net (fo=1, routed)           0.945    61.609    core/register/A_EX_reg[11]_i_7_n_1
    SLICE_X13Y67         LUT6 (Prop_lut6_I5_O)        0.297    61.906 r  core/register/A_EX[11]_i_3/O
                         net (fo=2, routed)           1.441    63.347    core/hazard_unit/rs1_data_reg[11]
    SLICE_X31Y74         LUT4 (Prop_lut4_I0_O)        0.124    63.471 r  core/hazard_unit/A_EX[11]_i_2/O
                         net (fo=1, routed)           0.745    64.215    core/hazard_unit/A_EX[11]_i_2_n_1
    SLICE_X40Y74         LUT5 (Prop_lut5_I1_O)        0.124    64.339 r  core/hazard_unit/A_EX[11]_i_1/O
                         net (fo=6, routed)           1.203    65.542    core/hazard_unit/rs1_data_ID[11]
    SLICE_X38Y78         LUT4 (Prop_lut4_I0_O)        0.124    65.666 r  core/hazard_unit/IR_ID[31]_i_57/O
                         net (fo=1, routed)           0.000    65.666    core/hazard_unit/IR_ID[31]_i_57_n_1
    SLICE_X38Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.199 r  core/hazard_unit/IR_ID_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    66.199    core/hazard_unit/IR_ID_reg[31]_i_37_n_1
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.316 r  core/hazard_unit/IR_ID_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.316    core/hazard_unit/IR_ID_reg[31]_i_23_n_1
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.433 r  core/hazard_unit/IR_ID_reg[31]_i_12/CO[3]
                         net (fo=4, routed)           1.076    67.509    core/reg_IF_ID/CO[0]
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    67.633 r  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.564    68.197    core/reg_IF_ID/cmp_ID/c3
    SLICE_X43Y76         LUT6 (Prop_lut6_I1_O)        0.124    68.321 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=97, routed)          1.165    69.486    DEBUG_CTRL/Branch_ctrl
    SLICE_X33Y79         LUT6 (Prop_lut6_I1_O)        0.124    69.610 f  DEBUG_CTRL/U1_3/segment_shift[38]_i_24/O
                         net (fo=1, routed)           0.566    70.177    DEBUG_CTRL/U1_3/segment_shift[38]_i_24_n_1
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.124    70.301 f  DEBUG_CTRL/U1_3/segment_shift[38]_i_6/O
                         net (fo=1, routed)           1.096    71.397    core/register/segment_shift_reg[38]_1
    SLICE_X15Y84         LUT6 (Prop_lut6_I0_O)        0.124    71.521 f  core/register/segment_shift[38]_i_2/O
                         net (fo=8, routed)           0.785    72.306    DEBUG_CTRL/buffer_reg_i_81[2]
    SLICE_X15Y79         LUT4 (Prop_lut4_I2_O)        0.124    72.430 f  DEBUG_CTRL/buffer_reg_i_164/O
                         net (fo=5, routed)           0.846    73.276    DEBUG_CTRL/FSM_onehot_state_reg[2]_8
    SLICE_X12Y78         LUT2 (Prop_lut2_I0_O)        0.150    73.426 f  DEBUG_CTRL/buffer_reg_i_120/O
                         net (fo=6, routed)           1.257    74.683    DEBUG_CTRL/FSM_onehot_state_reg[2]_3
    SLICE_X5Y76          LUT5 (Prop_lut5_I2_O)        0.328    75.011 f  DEBUG_CTRL/buffer_reg_i_49/O
                         net (fo=1, routed)           0.570    75.581    DEBUG_CTRL/buffer_reg_i_49_n_1
    SLICE_X5Y76          LUT5 (Prop_lut5_I3_O)        0.124    75.705 f  DEBUG_CTRL/buffer_reg_i_15/O
                         net (fo=2, routed)           0.724    76.429    DEBUG_CTRL/buffer_reg_i_15_n_1
    SLICE_X7Y72          LUT5 (Prop_lut5_I2_O)        0.124    76.553 r  DEBUG_CTRL/buffer_reg_i_4/O
                         net (fo=1, routed)           0.941    77.494    UART_BUFF/DIADI[5]
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.559   104.984    UART_BUFF/clk_cpu
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.163    
                         clock uncertainty           -0.106   105.057    
    RAMB18_X0Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241   104.816    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                         -77.494    
  -------------------------------------------------------------------
                         slack                                 27.322    

Slack (MET) :             27.384ns  (required time - arrival time)
  Source:                 core/register/register_reg[5][11]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        18.881ns  (logic 3.538ns (18.738%)  route 15.343ns (81.262%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 104.984 - 100.000 ) 
    Source Clock Delay      (SCD):    8.551ns = ( 58.551 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.152    56.051 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.570    56.621    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298    56.919 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.632    58.551    core/register/debug_clk
    SLICE_X14Y69         FDCE                                         r  core/register/register_reg[5][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.524    59.075 r  core/register/register_reg[5][11]/Q
                         net (fo=3, routed)           1.251    60.326    core/register/register_reg_n_1_[5][11]
    SLICE_X14Y65         LUT6 (Prop_lut6_I3_O)        0.124    60.450 r  core/register/A_EX[11]_i_15/O
                         net (fo=1, routed)           0.000    60.450    core/register/A_EX[11]_i_15_n_1
    SLICE_X14Y65         MUXF7 (Prop_muxf7_I1_O)      0.214    60.664 r  core/register/A_EX_reg[11]_i_7/O
                         net (fo=1, routed)           0.945    61.609    core/register/A_EX_reg[11]_i_7_n_1
    SLICE_X13Y67         LUT6 (Prop_lut6_I5_O)        0.297    61.906 r  core/register/A_EX[11]_i_3/O
                         net (fo=2, routed)           1.441    63.347    core/hazard_unit/rs1_data_reg[11]
    SLICE_X31Y74         LUT4 (Prop_lut4_I0_O)        0.124    63.471 r  core/hazard_unit/A_EX[11]_i_2/O
                         net (fo=1, routed)           0.745    64.215    core/hazard_unit/A_EX[11]_i_2_n_1
    SLICE_X40Y74         LUT5 (Prop_lut5_I1_O)        0.124    64.339 r  core/hazard_unit/A_EX[11]_i_1/O
                         net (fo=6, routed)           1.203    65.542    core/hazard_unit/rs1_data_ID[11]
    SLICE_X38Y78         LUT4 (Prop_lut4_I0_O)        0.124    65.666 r  core/hazard_unit/IR_ID[31]_i_57/O
                         net (fo=1, routed)           0.000    65.666    core/hazard_unit/IR_ID[31]_i_57_n_1
    SLICE_X38Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.199 r  core/hazard_unit/IR_ID_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    66.199    core/hazard_unit/IR_ID_reg[31]_i_37_n_1
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.316 r  core/hazard_unit/IR_ID_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.316    core/hazard_unit/IR_ID_reg[31]_i_23_n_1
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.433 r  core/hazard_unit/IR_ID_reg[31]_i_12/CO[3]
                         net (fo=4, routed)           1.076    67.509    core/reg_IF_ID/CO[0]
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    67.633 r  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.564    68.197    core/reg_IF_ID/cmp_ID/c3
    SLICE_X43Y76         LUT6 (Prop_lut6_I1_O)        0.124    68.321 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=97, routed)          1.788    70.110    core/U1_3/segment_shift_reg[6]_i_40_0
    SLICE_X32Y84         LUT6 (Prop_lut6_I1_O)        0.124    70.234 f  core/U1_3/segment_shift[62]_i_62/O
                         net (fo=1, routed)           0.438    70.671    core/U1_3/segment_shift[62]_i_62_n_1
    SLICE_X33Y88         LUT5 (Prop_lut5_I4_O)        0.124    70.795 f  core/U1_3/segment_shift[62]_i_21/O
                         net (fo=1, routed)           1.080    71.875    core/reg_EXE_MEM/segment_shift_reg[59]_7
    SLICE_X9Y83          LUT6 (Prop_lut6_I0_O)        0.124    71.999 f  core/reg_EXE_MEM/segment_shift[62]_i_6/O
                         net (fo=9, routed)           1.108    73.107    core/reg_EXE_MEM/debug_data[30]
    SLICE_X9Y80          LUT6 (Prop_lut6_I1_O)        0.124    73.231 r  core/reg_EXE_MEM/buffer_reg_i_177/O
                         net (fo=3, routed)           0.809    74.041    core/reg_EXE_MEM/buffer_reg_i_177_n_1
    SLICE_X9Y78          LUT2 (Prop_lut2_I1_O)        0.124    74.165 f  core/reg_EXE_MEM/buffer_reg_i_132/O
                         net (fo=2, routed)           0.443    74.607    DEBUG_CTRL/buffer_reg_i_21_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I3_O)        0.124    74.731 r  DEBUG_CTRL/buffer_reg_i_70/O
                         net (fo=1, routed)           0.696    75.427    DEBUG_CTRL/buffer_reg_i_70_n_1
    SLICE_X7Y73          LUT6 (Prop_lut6_I3_O)        0.124    75.551 r  DEBUG_CTRL/buffer_reg_i_23/O
                         net (fo=1, routed)           0.892    76.443    DEBUG_CTRL/buffer_reg_i_23_n_1
    SLICE_X10Y73         LUT6 (Prop_lut6_I5_O)        0.124    76.567 r  DEBUG_CTRL/buffer_reg_i_6/O
                         net (fo=1, routed)           0.865    77.432    UART_BUFF/DIADI[3]
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.559   104.984    UART_BUFF/clk_cpu
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.163    
                         clock uncertainty           -0.106   105.057    
    RAMB18_X0Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.241   104.816    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                         -77.432    
  -------------------------------------------------------------------
                         slack                                 27.384    

Slack (MET) :             27.520ns  (required time - arrival time)
  Source:                 core/register/register_reg[5][11]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        18.745ns  (logic 4.607ns (24.577%)  route 14.138ns (75.423%))
  Logic Levels:           20  (CARRY4=3 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=9 MUXF7=2)
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 104.984 - 100.000 ) 
    Source Clock Delay      (SCD):    8.551ns = ( 58.551 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.152    56.051 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.570    56.621    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298    56.919 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.632    58.551    core/register/debug_clk
    SLICE_X14Y69         FDCE                                         r  core/register/register_reg[5][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.524    59.075 r  core/register/register_reg[5][11]/Q
                         net (fo=3, routed)           1.251    60.326    core/register/register_reg_n_1_[5][11]
    SLICE_X14Y65         LUT6 (Prop_lut6_I3_O)        0.124    60.450 r  core/register/A_EX[11]_i_15/O
                         net (fo=1, routed)           0.000    60.450    core/register/A_EX[11]_i_15_n_1
    SLICE_X14Y65         MUXF7 (Prop_muxf7_I1_O)      0.214    60.664 r  core/register/A_EX_reg[11]_i_7/O
                         net (fo=1, routed)           0.945    61.609    core/register/A_EX_reg[11]_i_7_n_1
    SLICE_X13Y67         LUT6 (Prop_lut6_I5_O)        0.297    61.906 r  core/register/A_EX[11]_i_3/O
                         net (fo=2, routed)           1.441    63.347    core/hazard_unit/rs1_data_reg[11]
    SLICE_X31Y74         LUT4 (Prop_lut4_I0_O)        0.124    63.471 r  core/hazard_unit/A_EX[11]_i_2/O
                         net (fo=1, routed)           0.745    64.215    core/hazard_unit/A_EX[11]_i_2_n_1
    SLICE_X40Y74         LUT5 (Prop_lut5_I1_O)        0.124    64.339 r  core/hazard_unit/A_EX[11]_i_1/O
                         net (fo=6, routed)           1.203    65.542    core/hazard_unit/rs1_data_ID[11]
    SLICE_X38Y78         LUT4 (Prop_lut4_I0_O)        0.124    65.666 r  core/hazard_unit/IR_ID[31]_i_57/O
                         net (fo=1, routed)           0.000    65.666    core/hazard_unit/IR_ID[31]_i_57_n_1
    SLICE_X38Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.199 r  core/hazard_unit/IR_ID_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    66.199    core/hazard_unit/IR_ID_reg[31]_i_37_n_1
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.316 r  core/hazard_unit/IR_ID_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.316    core/hazard_unit/IR_ID_reg[31]_i_23_n_1
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.433 r  core/hazard_unit/IR_ID_reg[31]_i_12/CO[3]
                         net (fo=4, routed)           1.076    67.509    core/reg_IF_ID/CO[0]
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    67.633 r  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.564    68.197    core/reg_IF_ID/cmp_ID/c3
    SLICE_X43Y76         LUT6 (Prop_lut6_I1_O)        0.124    68.321 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=97, routed)          0.959    69.280    core/U1_3/segment_shift_reg[6]_i_40_0
    SLICE_X32Y71         LUT6 (Prop_lut6_I1_O)        0.124    69.404 f  core/U1_3/segment_shift[6]_i_102/O
                         net (fo=1, routed)           0.000    69.404    core/U1_3/segment_shift[6]_i_102_n_1
    SLICE_X32Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    69.616 f  core/U1_3/segment_shift_reg[6]_i_50/O
                         net (fo=1, routed)           0.586    70.202    core/U1_3/segment_shift_reg[6]_i_50_n_1
    SLICE_X30Y71         LUT3 (Prop_lut3_I1_O)        0.325    70.527 f  core/U1_3/segment_shift[6]_i_18/O
                         net (fo=1, routed)           0.878    71.405    core/register/segment_shift_reg[6]_1
    SLICE_X13Y70         LUT6 (Prop_lut6_I0_O)        0.348    71.753 f  core/register/segment_shift[6]_i_5/O
                         net (fo=9, routed)           0.566    72.318    core/register/debug_data[2]
    SLICE_X11Y71         LUT6 (Prop_lut6_I5_O)        0.124    72.442 r  core/register/buffer_reg_i_115/O
                         net (fo=4, routed)           0.579    73.021    core/register/FSM_onehot_state_reg[2]_6
    SLICE_X10Y74         LUT2 (Prop_lut2_I0_O)        0.116    73.137 r  core/register/buffer_reg_i_37/O
                         net (fo=5, routed)           1.070    74.207    core/register/FSM_onehot_state_reg[2]_2
    SLICE_X12Y75         LUT3 (Prop_lut3_I0_O)        0.357    74.564 f  core/register/buffer_reg_i_86/O
                         net (fo=1, routed)           0.447    75.011    DEBUG_CTRL/buffer_reg_22
    SLICE_X11Y75         LUT6 (Prop_lut6_I4_O)        0.331    75.342 r  DEBUG_CTRL/buffer_reg_i_28/O
                         net (fo=1, routed)           0.815    76.156    DEBUG_CTRL/buffer_reg_i_28_n_1
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124    76.280 r  DEBUG_CTRL/buffer_reg_i_8/O
                         net (fo=1, routed)           1.016    77.297    UART_BUFF/DIADI[1]
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.559   104.984    UART_BUFF/clk_cpu
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.163    
                         clock uncertainty           -0.106   105.057    
    RAMB18_X0Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.241   104.816    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                         -77.297    
  -------------------------------------------------------------------
                         slack                                 27.520    

Slack (MET) :             27.741ns  (required time - arrival time)
  Source:                 core/register/register_reg[5][11]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        18.524ns  (logic 3.538ns (19.100%)  route 14.986ns (80.900%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT4=2 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 104.984 - 100.000 ) 
    Source Clock Delay      (SCD):    8.551ns = ( 58.551 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.152    56.051 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.570    56.621    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298    56.919 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.632    58.551    core/register/debug_clk
    SLICE_X14Y69         FDCE                                         r  core/register/register_reg[5][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.524    59.075 r  core/register/register_reg[5][11]/Q
                         net (fo=3, routed)           1.251    60.326    core/register/register_reg_n_1_[5][11]
    SLICE_X14Y65         LUT6 (Prop_lut6_I3_O)        0.124    60.450 r  core/register/A_EX[11]_i_15/O
                         net (fo=1, routed)           0.000    60.450    core/register/A_EX[11]_i_15_n_1
    SLICE_X14Y65         MUXF7 (Prop_muxf7_I1_O)      0.214    60.664 r  core/register/A_EX_reg[11]_i_7/O
                         net (fo=1, routed)           0.945    61.609    core/register/A_EX_reg[11]_i_7_n_1
    SLICE_X13Y67         LUT6 (Prop_lut6_I5_O)        0.297    61.906 r  core/register/A_EX[11]_i_3/O
                         net (fo=2, routed)           1.441    63.347    core/hazard_unit/rs1_data_reg[11]
    SLICE_X31Y74         LUT4 (Prop_lut4_I0_O)        0.124    63.471 r  core/hazard_unit/A_EX[11]_i_2/O
                         net (fo=1, routed)           0.745    64.215    core/hazard_unit/A_EX[11]_i_2_n_1
    SLICE_X40Y74         LUT5 (Prop_lut5_I1_O)        0.124    64.339 r  core/hazard_unit/A_EX[11]_i_1/O
                         net (fo=6, routed)           1.203    65.542    core/hazard_unit/rs1_data_ID[11]
    SLICE_X38Y78         LUT4 (Prop_lut4_I0_O)        0.124    65.666 r  core/hazard_unit/IR_ID[31]_i_57/O
                         net (fo=1, routed)           0.000    65.666    core/hazard_unit/IR_ID[31]_i_57_n_1
    SLICE_X38Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.199 r  core/hazard_unit/IR_ID_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    66.199    core/hazard_unit/IR_ID_reg[31]_i_37_n_1
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.316 r  core/hazard_unit/IR_ID_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.316    core/hazard_unit/IR_ID_reg[31]_i_23_n_1
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.433 r  core/hazard_unit/IR_ID_reg[31]_i_12/CO[3]
                         net (fo=4, routed)           1.076    67.509    core/reg_IF_ID/CO[0]
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    67.633 r  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.564    68.197    core/reg_IF_ID/cmp_ID/c3
    SLICE_X43Y76         LUT6 (Prop_lut6_I1_O)        0.124    68.321 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=97, routed)          1.788    70.110    core/U1_3/segment_shift_reg[6]_i_40_0
    SLICE_X32Y84         LUT6 (Prop_lut6_I1_O)        0.124    70.234 r  core/U1_3/segment_shift[62]_i_62/O
                         net (fo=1, routed)           0.438    70.671    core/U1_3/segment_shift[62]_i_62_n_1
    SLICE_X33Y88         LUT5 (Prop_lut5_I4_O)        0.124    70.795 r  core/U1_3/segment_shift[62]_i_21/O
                         net (fo=1, routed)           1.080    71.875    core/reg_EXE_MEM/segment_shift_reg[59]_7
    SLICE_X9Y83          LUT6 (Prop_lut6_I0_O)        0.124    71.999 r  core/reg_EXE_MEM/segment_shift[62]_i_6/O
                         net (fo=9, routed)           1.108    73.107    core/reg_EXE_MEM/debug_data[30]
    SLICE_X9Y80          LUT6 (Prop_lut6_I1_O)        0.124    73.231 f  core/reg_EXE_MEM/buffer_reg_i_177/O
                         net (fo=3, routed)           0.307    73.539    core/reg_EXE_MEM/buffer_reg_i_177_n_1
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.124    73.663 f  core/reg_EXE_MEM/buffer_reg_i_110/O
                         net (fo=5, routed)           0.870    74.533    core/register/buffer_reg_i_12
    SLICE_X6Y75          LUT6 (Prop_lut6_I3_O)        0.124    74.657 f  core/register/buffer_reg_i_43/O
                         net (fo=1, routed)           0.838    75.495    DEBUG_CTRL/buffer_reg_3
    SLICE_X6Y74          LUT6 (Prop_lut6_I5_O)        0.124    75.619 r  DEBUG_CTRL/buffer_reg_i_12/O
                         net (fo=1, routed)           0.439    76.059    DEBUG_CTRL/buffer_reg_i_12_n_1
    SLICE_X7Y72          LUT5 (Prop_lut5_I2_O)        0.124    76.183 r  DEBUG_CTRL/buffer_reg_i_3/O
                         net (fo=1, routed)           0.892    77.075    UART_BUFF/DIADI[6]
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.559   104.984    UART_BUFF/clk_cpu
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.163    
                         clock uncertainty           -0.106   105.057    
    RAMB18_X0Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241   104.816    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                         -77.075    
  -------------------------------------------------------------------
                         slack                                 27.741    

Slack (MET) :             27.871ns  (required time - arrival time)
  Source:                 core/register/register_reg[5][11]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        18.394ns  (logic 4.259ns (23.154%)  route 14.135ns (76.846%))
  Logic Levels:           20  (CARRY4=3 LUT4=3 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 104.984 - 100.000 ) 
    Source Clock Delay      (SCD):    8.551ns = ( 58.551 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.152    56.051 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.570    56.621    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298    56.919 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.632    58.551    core/register/debug_clk
    SLICE_X14Y69         FDCE                                         r  core/register/register_reg[5][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.524    59.075 r  core/register/register_reg[5][11]/Q
                         net (fo=3, routed)           1.251    60.326    core/register/register_reg_n_1_[5][11]
    SLICE_X14Y65         LUT6 (Prop_lut6_I3_O)        0.124    60.450 r  core/register/A_EX[11]_i_15/O
                         net (fo=1, routed)           0.000    60.450    core/register/A_EX[11]_i_15_n_1
    SLICE_X14Y65         MUXF7 (Prop_muxf7_I1_O)      0.214    60.664 r  core/register/A_EX_reg[11]_i_7/O
                         net (fo=1, routed)           0.945    61.609    core/register/A_EX_reg[11]_i_7_n_1
    SLICE_X13Y67         LUT6 (Prop_lut6_I5_O)        0.297    61.906 r  core/register/A_EX[11]_i_3/O
                         net (fo=2, routed)           1.441    63.347    core/hazard_unit/rs1_data_reg[11]
    SLICE_X31Y74         LUT4 (Prop_lut4_I0_O)        0.124    63.471 r  core/hazard_unit/A_EX[11]_i_2/O
                         net (fo=1, routed)           0.745    64.215    core/hazard_unit/A_EX[11]_i_2_n_1
    SLICE_X40Y74         LUT5 (Prop_lut5_I1_O)        0.124    64.339 r  core/hazard_unit/A_EX[11]_i_1/O
                         net (fo=6, routed)           0.982    65.321    core/hazard_unit/rs1_data_ID[11]
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.124    65.445 r  core/hazard_unit/IR_ID[31]_i_46/O
                         net (fo=1, routed)           0.000    65.445    core/hazard_unit/IR_ID[31]_i_46_n_1
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.846 r  core/hazard_unit/IR_ID_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000    65.846    core/hazard_unit/IR_ID_reg[31]_i_32_n_1
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.960 r  core/hazard_unit/IR_ID_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    65.960    core/hazard_unit/IR_ID_reg[31]_i_19_n_1
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.188 f  core/hazard_unit/IR_ID_reg[31]_i_11/CO[2]
                         net (fo=2, routed)           0.635    66.823    core/reg_IF_ID/segment_shift[38]_i_102[0]
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.307    67.130 r  core/reg_IF_ID/IR_ID[31]_i_8/O
                         net (fo=2, routed)           0.457    67.586    core/hazard_unit/segment_shift[38]_i_102_1
    SLICE_X44Y76         LUT6 (Prop_lut6_I5_O)        0.326    67.912 r  core/hazard_unit/segment_shift[38]_i_115/O
                         net (fo=10, routed)          1.164    69.077    core/mux_IF/segment_shift[38]_i_55_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I4_O)        0.124    69.201 f  core/mux_IF/segment_shift[22]_i_78/O
                         net (fo=1, routed)           0.592    69.793    core/U1_3/segment_shift[22]_i_10_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    69.917 r  core/U1_3/segment_shift[22]_i_33/O
                         net (fo=1, routed)           0.491    70.408    core/U1_3/segment_shift[22]_i_33_n_1
    SLICE_X40Y73         LUT5 (Prop_lut5_I4_O)        0.124    70.532 r  core/U1_3/segment_shift[22]_i_10/O
                         net (fo=1, routed)           0.941    71.473    core/register/segment_shift_reg[16]
    SLICE_X13Y73         LUT6 (Prop_lut6_I0_O)        0.124    71.597 r  core/register/segment_shift[22]_i_3/O
                         net (fo=8, routed)           0.415    72.011    core/reg_EXE_MEM/buffer_reg_i_83[1]
    SLICE_X13Y73         LUT4 (Prop_lut4_I2_O)        0.124    72.135 f  core/reg_EXE_MEM/buffer_reg_i_163/O
                         net (fo=4, routed)           1.022    73.157    core/reg_EXE_MEM/FSM_onehot_state_reg[2]_0
    SLICE_X9Y74          LUT4 (Prop_lut4_I2_O)        0.152    73.309 f  core/reg_EXE_MEM/buffer_reg_i_145/O
                         net (fo=2, routed)           0.857    74.166    DEBUG_CTRL/buffer_reg_i_25_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I5_O)        0.332    74.498 f  DEBUG_CTRL/buffer_reg_i_76/O
                         net (fo=1, routed)           0.670    75.168    DEBUG_CTRL/buffer_reg_i_76_n_1
    SLICE_X8Y76          LUT6 (Prop_lut6_I5_O)        0.124    75.292 r  DEBUG_CTRL/buffer_reg_i_25/O
                         net (fo=1, routed)           0.499    75.791    DEBUG_CTRL/buffer_reg_i_25_n_1
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.124    75.915 r  DEBUG_CTRL/buffer_reg_i_7/O
                         net (fo=1, routed)           1.030    76.945    UART_BUFF/DIADI[2]
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.559   104.984    UART_BUFF/clk_cpu
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.163    
                         clock uncertainty           -0.106   105.057    
    RAMB18_X0Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.241   104.816    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                         -76.945    
  -------------------------------------------------------------------
                         slack                                 27.871    

Slack (MET) :             27.973ns  (required time - arrival time)
  Source:                 core/register/register_reg[5][11]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        18.292ns  (logic 3.768ns (20.599%)  route 14.524ns (79.401%))
  Logic Levels:           19  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 104.984 - 100.000 ) 
    Source Clock Delay      (SCD):    8.551ns = ( 58.551 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.152    56.051 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.570    56.621    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298    56.919 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.632    58.551    core/register/debug_clk
    SLICE_X14Y69         FDCE                                         r  core/register/register_reg[5][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.524    59.075 r  core/register/register_reg[5][11]/Q
                         net (fo=3, routed)           1.251    60.326    core/register/register_reg_n_1_[5][11]
    SLICE_X14Y65         LUT6 (Prop_lut6_I3_O)        0.124    60.450 r  core/register/A_EX[11]_i_15/O
                         net (fo=1, routed)           0.000    60.450    core/register/A_EX[11]_i_15_n_1
    SLICE_X14Y65         MUXF7 (Prop_muxf7_I1_O)      0.214    60.664 r  core/register/A_EX_reg[11]_i_7/O
                         net (fo=1, routed)           0.945    61.609    core/register/A_EX_reg[11]_i_7_n_1
    SLICE_X13Y67         LUT6 (Prop_lut6_I5_O)        0.297    61.906 r  core/register/A_EX[11]_i_3/O
                         net (fo=2, routed)           1.441    63.347    core/hazard_unit/rs1_data_reg[11]
    SLICE_X31Y74         LUT4 (Prop_lut4_I0_O)        0.124    63.471 r  core/hazard_unit/A_EX[11]_i_2/O
                         net (fo=1, routed)           0.745    64.215    core/hazard_unit/A_EX[11]_i_2_n_1
    SLICE_X40Y74         LUT5 (Prop_lut5_I1_O)        0.124    64.339 r  core/hazard_unit/A_EX[11]_i_1/O
                         net (fo=6, routed)           1.203    65.542    core/hazard_unit/rs1_data_ID[11]
    SLICE_X38Y78         LUT4 (Prop_lut4_I0_O)        0.124    65.666 r  core/hazard_unit/IR_ID[31]_i_57/O
                         net (fo=1, routed)           0.000    65.666    core/hazard_unit/IR_ID[31]_i_57_n_1
    SLICE_X38Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.199 r  core/hazard_unit/IR_ID_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    66.199    core/hazard_unit/IR_ID_reg[31]_i_37_n_1
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.316 r  core/hazard_unit/IR_ID_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.316    core/hazard_unit/IR_ID_reg[31]_i_23_n_1
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.433 r  core/hazard_unit/IR_ID_reg[31]_i_12/CO[3]
                         net (fo=4, routed)           1.076    67.509    core/reg_IF_ID/CO[0]
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    67.633 r  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.564    68.197    core/reg_IF_ID/cmp_ID/c3
    SLICE_X43Y76         LUT6 (Prop_lut6_I1_O)        0.124    68.321 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=97, routed)          1.788    70.110    core/U1_3/segment_shift_reg[6]_i_40_0
    SLICE_X32Y84         LUT6 (Prop_lut6_I1_O)        0.124    70.234 f  core/U1_3/segment_shift[62]_i_62/O
                         net (fo=1, routed)           0.438    70.671    core/U1_3/segment_shift[62]_i_62_n_1
    SLICE_X33Y88         LUT5 (Prop_lut5_I4_O)        0.124    70.795 f  core/U1_3/segment_shift[62]_i_21/O
                         net (fo=1, routed)           1.080    71.875    core/reg_EXE_MEM/segment_shift_reg[59]_7
    SLICE_X9Y83          LUT6 (Prop_lut6_I0_O)        0.124    71.999 f  core/reg_EXE_MEM/segment_shift[62]_i_6/O
                         net (fo=9, routed)           1.108    73.107    core/reg_EXE_MEM/debug_data[30]
    SLICE_X9Y80          LUT6 (Prop_lut6_I1_O)        0.124    73.231 r  core/reg_EXE_MEM/buffer_reg_i_177/O
                         net (fo=3, routed)           0.809    74.041    core/reg_EXE_MEM/buffer_reg_i_177_n_1
    SLICE_X9Y78          LUT3 (Prop_lut3_I1_O)        0.152    74.193 f  core/reg_EXE_MEM/buffer_reg_i_169/O
                         net (fo=1, routed)           0.433    74.626    core/register/buffer_reg_i_34
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.326    74.952 r  core/register/buffer_reg_i_103/O
                         net (fo=1, routed)           0.433    75.386    DEBUG_CTRL/buffer_reg_12
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124    75.510 r  DEBUG_CTRL/buffer_reg_i_34/O
                         net (fo=1, routed)           0.154    75.663    DEBUG_CTRL/buffer_reg_i_34_n_1
    SLICE_X9Y75          LUT6 (Prop_lut6_I2_O)        0.124    75.787 r  DEBUG_CTRL/buffer_reg_i_9/O
                         net (fo=1, routed)           1.056    76.843    UART_BUFF/DIADI[0]
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.559   104.984    UART_BUFF/clk_cpu
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.163    
                         clock uncertainty           -0.106   105.057    
    RAMB18_X0Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241   104.816    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                         -76.843    
  -------------------------------------------------------------------
                         slack                                 27.973    

Slack (MET) :             37.536ns  (required time - arrival time)
  Source:                 core/register/register_reg[5][11]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[16]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.258ns  (logic 2.670ns (21.781%)  route 9.588ns (78.219%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.870ns = ( 107.870 - 100.000 ) 
    Source Clock Delay      (SCD):    8.551ns = ( 58.551 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.152    56.051 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.570    56.621    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298    56.919 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.632    58.551    core/register/debug_clk
    SLICE_X14Y69         FDCE                                         r  core/register/register_reg[5][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.524    59.075 r  core/register/register_reg[5][11]/Q
                         net (fo=3, routed)           1.251    60.326    core/register/register_reg_n_1_[5][11]
    SLICE_X14Y65         LUT6 (Prop_lut6_I3_O)        0.124    60.450 r  core/register/A_EX[11]_i_15/O
                         net (fo=1, routed)           0.000    60.450    core/register/A_EX[11]_i_15_n_1
    SLICE_X14Y65         MUXF7 (Prop_muxf7_I1_O)      0.214    60.664 r  core/register/A_EX_reg[11]_i_7/O
                         net (fo=1, routed)           0.945    61.609    core/register/A_EX_reg[11]_i_7_n_1
    SLICE_X13Y67         LUT6 (Prop_lut6_I5_O)        0.297    61.906 r  core/register/A_EX[11]_i_3/O
                         net (fo=2, routed)           1.441    63.347    core/hazard_unit/rs1_data_reg[11]
    SLICE_X31Y74         LUT4 (Prop_lut4_I0_O)        0.124    63.471 r  core/hazard_unit/A_EX[11]_i_2/O
                         net (fo=1, routed)           0.745    64.215    core/hazard_unit/A_EX[11]_i_2_n_1
    SLICE_X40Y74         LUT5 (Prop_lut5_I1_O)        0.124    64.339 r  core/hazard_unit/A_EX[11]_i_1/O
                         net (fo=6, routed)           1.203    65.542    core/hazard_unit/rs1_data_ID[11]
    SLICE_X38Y78         LUT4 (Prop_lut4_I0_O)        0.124    65.666 r  core/hazard_unit/IR_ID[31]_i_57/O
                         net (fo=1, routed)           0.000    65.666    core/hazard_unit/IR_ID[31]_i_57_n_1
    SLICE_X38Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.199 r  core/hazard_unit/IR_ID_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    66.199    core/hazard_unit/IR_ID_reg[31]_i_37_n_1
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.316 r  core/hazard_unit/IR_ID_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.316    core/hazard_unit/IR_ID_reg[31]_i_23_n_1
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.433 f  core/hazard_unit/IR_ID_reg[31]_i_12/CO[3]
                         net (fo=4, routed)           1.076    67.509    core/reg_IF_ID/CO[0]
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    67.633 f  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.564    68.197    core/reg_IF_ID/cmp_ID/c3
    SLICE_X43Y76         LUT6 (Prop_lut6_I1_O)        0.124    68.321 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=97, routed)          1.774    70.095    core/reg_IF_ID/IR_ID_reg[14]_0
    SLICE_X29Y85         LUT2 (Prop_lut2_I1_O)        0.124    70.219 r  core/reg_IF_ID/IR_ID[16]_rep__0_i_1/O
                         net (fo=1, routed)           0.591    70.810    core/reg_IF_ID/IR_ID[16]_rep__0_i_1_n_1
    SLICE_X29Y85         FDRE                                         r  core/reg_IF_ID/IR_ID_reg[16]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041   105.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122   105.589 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514   106.103    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254   106.357 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.513   107.870    core/reg_IF_ID/debug_clk
    SLICE_X29Y85         FDRE                                         r  core/reg_IF_ID/IR_ID_reg[16]_rep__0/C
                         clock pessimism              0.642   108.512    
                         clock uncertainty           -0.106   108.406    
    SLICE_X29Y85         FDRE (Setup_fdre_C_D)       -0.061   108.345    core/reg_IF_ID/IR_ID_reg[16]_rep__0
  -------------------------------------------------------------------
                         required time                        108.345    
                         arrival time                         -70.810    
  -------------------------------------------------------------------
                         slack                                 37.536    

Slack (MET) :             37.553ns  (required time - arrival time)
  Source:                 core/register/register_reg[5][11]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.043ns  (logic 2.694ns (22.370%)  route 9.349ns (77.630%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.860ns = ( 107.860 - 100.000 ) 
    Source Clock Delay      (SCD):    8.551ns = ( 58.551 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.152    56.051 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.570    56.621    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298    56.919 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.632    58.551    core/register/debug_clk
    SLICE_X14Y69         FDCE                                         r  core/register/register_reg[5][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.524    59.075 r  core/register/register_reg[5][11]/Q
                         net (fo=3, routed)           1.251    60.326    core/register/register_reg_n_1_[5][11]
    SLICE_X14Y65         LUT6 (Prop_lut6_I3_O)        0.124    60.450 r  core/register/A_EX[11]_i_15/O
                         net (fo=1, routed)           0.000    60.450    core/register/A_EX[11]_i_15_n_1
    SLICE_X14Y65         MUXF7 (Prop_muxf7_I1_O)      0.214    60.664 r  core/register/A_EX_reg[11]_i_7/O
                         net (fo=1, routed)           0.945    61.609    core/register/A_EX_reg[11]_i_7_n_1
    SLICE_X13Y67         LUT6 (Prop_lut6_I5_O)        0.297    61.906 r  core/register/A_EX[11]_i_3/O
                         net (fo=2, routed)           1.441    63.347    core/hazard_unit/rs1_data_reg[11]
    SLICE_X31Y74         LUT4 (Prop_lut4_I0_O)        0.124    63.471 r  core/hazard_unit/A_EX[11]_i_2/O
                         net (fo=1, routed)           0.745    64.215    core/hazard_unit/A_EX[11]_i_2_n_1
    SLICE_X40Y74         LUT5 (Prop_lut5_I1_O)        0.124    64.339 r  core/hazard_unit/A_EX[11]_i_1/O
                         net (fo=6, routed)           1.203    65.542    core/hazard_unit/rs1_data_ID[11]
    SLICE_X38Y78         LUT4 (Prop_lut4_I0_O)        0.124    65.666 r  core/hazard_unit/IR_ID[31]_i_57/O
                         net (fo=1, routed)           0.000    65.666    core/hazard_unit/IR_ID[31]_i_57_n_1
    SLICE_X38Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.199 r  core/hazard_unit/IR_ID_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    66.199    core/hazard_unit/IR_ID_reg[31]_i_37_n_1
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.316 r  core/hazard_unit/IR_ID_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.316    core/hazard_unit/IR_ID_reg[31]_i_23_n_1
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.433 f  core/hazard_unit/IR_ID_reg[31]_i_12/CO[3]
                         net (fo=4, routed)           1.076    67.509    core/reg_IF_ID/CO[0]
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    67.633 f  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.564    68.197    core/reg_IF_ID/cmp_ID/c3
    SLICE_X43Y76         LUT6 (Prop_lut6_I1_O)        0.124    68.321 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=97, routed)          1.509    69.830    core/reg_IF_ID/IR_ID_reg[14]_0
    SLICE_X30Y72         LUT2 (Prop_lut2_I1_O)        0.148    69.978 r  core/reg_IF_ID/IR_ID[17]_i_1/O
                         net (fo=1, routed)           0.616    70.594    core/reg_IF_ID/IR_ID[17]_i_1_n_1
    SLICE_X30Y72         FDRE                                         r  core/reg_IF_ID/IR_ID_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041   105.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122   105.589 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514   106.103    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254   106.357 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.503   107.860    core/reg_IF_ID/debug_clk
    SLICE_X30Y72         FDRE                                         r  core/reg_IF_ID/IR_ID_reg[17]/C
                         clock pessimism              0.642   108.502    
                         clock uncertainty           -0.106   108.396    
    SLICE_X30Y72         FDRE (Setup_fdre_C_D)       -0.249   108.147    core/reg_IF_ID/IR_ID_reg[17]
  -------------------------------------------------------------------
                         required time                        108.147    
                         arrival time                         -70.594    
  -------------------------------------------------------------------
                         slack                                 37.553    

Slack (MET) :             37.815ns  (required time - arrival time)
  Source:                 core/register/register_reg[5][11]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.061ns  (logic 2.670ns (22.137%)  route 9.391ns (77.864%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.860ns = ( 107.860 - 100.000 ) 
    Source Clock Delay      (SCD):    8.551ns = ( 58.551 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.152    56.051 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.570    56.621    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298    56.919 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.632    58.551    core/register/debug_clk
    SLICE_X14Y69         FDCE                                         r  core/register/register_reg[5][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.524    59.075 r  core/register/register_reg[5][11]/Q
                         net (fo=3, routed)           1.251    60.326    core/register/register_reg_n_1_[5][11]
    SLICE_X14Y65         LUT6 (Prop_lut6_I3_O)        0.124    60.450 r  core/register/A_EX[11]_i_15/O
                         net (fo=1, routed)           0.000    60.450    core/register/A_EX[11]_i_15_n_1
    SLICE_X14Y65         MUXF7 (Prop_muxf7_I1_O)      0.214    60.664 r  core/register/A_EX_reg[11]_i_7/O
                         net (fo=1, routed)           0.945    61.609    core/register/A_EX_reg[11]_i_7_n_1
    SLICE_X13Y67         LUT6 (Prop_lut6_I5_O)        0.297    61.906 r  core/register/A_EX[11]_i_3/O
                         net (fo=2, routed)           1.441    63.347    core/hazard_unit/rs1_data_reg[11]
    SLICE_X31Y74         LUT4 (Prop_lut4_I0_O)        0.124    63.471 r  core/hazard_unit/A_EX[11]_i_2/O
                         net (fo=1, routed)           0.745    64.215    core/hazard_unit/A_EX[11]_i_2_n_1
    SLICE_X40Y74         LUT5 (Prop_lut5_I1_O)        0.124    64.339 r  core/hazard_unit/A_EX[11]_i_1/O
                         net (fo=6, routed)           1.203    65.542    core/hazard_unit/rs1_data_ID[11]
    SLICE_X38Y78         LUT4 (Prop_lut4_I0_O)        0.124    65.666 r  core/hazard_unit/IR_ID[31]_i_57/O
                         net (fo=1, routed)           0.000    65.666    core/hazard_unit/IR_ID[31]_i_57_n_1
    SLICE_X38Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.199 r  core/hazard_unit/IR_ID_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    66.199    core/hazard_unit/IR_ID_reg[31]_i_37_n_1
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.316 r  core/hazard_unit/IR_ID_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.316    core/hazard_unit/IR_ID_reg[31]_i_23_n_1
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.433 f  core/hazard_unit/IR_ID_reg[31]_i_12/CO[3]
                         net (fo=4, routed)           1.076    67.509    core/reg_IF_ID/CO[0]
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    67.633 f  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.564    68.197    core/reg_IF_ID/cmp_ID/c3
    SLICE_X43Y76         LUT6 (Prop_lut6_I1_O)        0.124    68.321 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=97, routed)          2.167    70.489    core/reg_IF_ID/IR_ID_reg[14]_0
    SLICE_X29Y73         LUT2 (Prop_lut2_I1_O)        0.124    70.613 r  core/reg_IF_ID/IR_ID[2]_i_1/O
                         net (fo=1, routed)           0.000    70.613    core/reg_IF_ID/IR_ID[2]_i_1_n_1
    SLICE_X29Y73         FDRE                                         r  core/reg_IF_ID/IR_ID_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041   105.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122   105.589 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514   106.103    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254   106.357 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.503   107.860    core/reg_IF_ID/debug_clk
    SLICE_X29Y73         FDRE                                         r  core/reg_IF_ID/IR_ID_reg[2]/C
                         clock pessimism              0.642   108.502    
                         clock uncertainty           -0.106   108.396    
    SLICE_X29Y73         FDRE (Setup_fdre_C_D)        0.031   108.427    core/reg_IF_ID/IR_ID_reg[2]
  -------------------------------------------------------------------
                         required time                        108.427    
                         arrival time                         -70.613    
  -------------------------------------------------------------------
                         slack                                 37.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.517ns
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.889ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.760 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.218     1.978    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     2.066 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.561     2.627    core/reg_EXE_MEM/debug_clk
    SLICE_X33Y80         FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141     2.768 r  core/reg_EXE_MEM/PCurrent_MEM_reg[18]/Q
                         net (fo=2, routed)           0.056     2.824    core/reg_MEM_WB/D[18]
    SLICE_X33Y80         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.830     3.517    core/reg_MEM_WB/debug_clk
    SLICE_X33Y80         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[18]/C
                         clock pessimism             -0.889     2.627    
    SLICE_X33Y80         FDRE (Hold_fdre_C_D)         0.076     2.703    core/reg_MEM_WB/PCurrent_WB_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rst_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.569     1.490    clk_cpu
    SLICE_X31Y93         FDRE                                         r  rst_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  rst_count_reg[0]/Q
                         net (fo=2, routed)           0.068     1.699    rst_count[0]
    SLICE_X31Y93         FDRE                                         r  rst_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.840     2.007    clk_cpu
    SLICE_X31Y93         FDRE                                         r  rst_count_reg[1]/C
                         clock pessimism             -0.516     1.490    
    SLICE_X31Y93         FDRE (Hold_fdre_C_D)         0.075     1.565    rst_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.519ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.889ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.760 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.218     1.978    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     2.066 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.563     2.629    core/reg_EXE_MEM/debug_clk
    SLICE_X31Y82         FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141     2.770 r  core/reg_EXE_MEM/PCurrent_MEM_reg[27]/Q
                         net (fo=2, routed)           0.067     2.837    core/reg_MEM_WB/D[27]
    SLICE_X31Y82         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.832     3.519    core/reg_MEM_WB/debug_clk
    SLICE_X31Y82         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[27]/C
                         clock pessimism             -0.889     2.629    
    SLICE_X31Y82         FDRE (Hold_fdre_C_D)         0.071     2.700    core/reg_MEM_WB/PCurrent_WB_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 DEBUG_CTRL/beat_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DEBUG_CTRL/beat_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.592     1.513    DEBUG_CTRL/clk_cpu
    SLICE_X3Y72          FDRE                                         r  DEBUG_CTRL/beat_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  DEBUG_CTRL/beat_counter_reg[2]/Q
                         net (fo=27, routed)          0.088     1.743    DEBUG_CTRL/Q[2]
    SLICE_X2Y72          LUT6 (Prop_lut6_I1_O)        0.045     1.788 r  DEBUG_CTRL/beat_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.788    DEBUG_CTRL/beat_counter[3]_i_1_n_1
    SLICE_X2Y72          FDRE                                         r  DEBUG_CTRL/beat_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.862     2.029    DEBUG_CTRL/clk_cpu
    SLICE_X2Y72          FDRE                                         r  DEBUG_CTRL/beat_counter_reg[3]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X2Y72          FDRE (Hold_fdre_C_D)         0.121     1.647    DEBUG_CTRL/beat_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.495%)  route 0.128ns (47.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.516ns
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.760 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.218     1.978    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     2.066 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.558     2.624    core/reg_EXE_MEM/debug_clk
    SLICE_X35Y71         FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     2.765 r  core/reg_EXE_MEM/PCurrent_MEM_reg[0]/Q
                         net (fo=2, routed)           0.128     2.893    core/reg_MEM_WB/D[0]
    SLICE_X33Y70         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.829     3.516    core/reg_MEM_WB/debug_clk
    SLICE_X33Y70         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[0]/C
                         clock pessimism             -0.854     2.661    
    SLICE_X33Y70         FDRE (Hold_fdre_C_D)         0.072     2.733    core/reg_MEM_WB/PCurrent_WB_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.416%)  route 0.133ns (48.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.760 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.218     1.978    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     2.066 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.564     2.630    core/reg_ID_EX/debug_clk
    SLICE_X35Y86         FDRE                                         r  core/reg_ID_EX/IR_EX_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     2.771 r  core/reg_ID_EX/IR_EX_reg[29]/Q
                         net (fo=2, routed)           0.133     2.904    core/reg_EXE_MEM/IR_MEM_reg[31]_0[24]
    SLICE_X32Y86         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.835     3.522    core/reg_EXE_MEM/debug_clk
    SLICE_X32Y86         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[29]/C
                         clock pessimism             -0.854     2.667    
    SLICE_X32Y86         FDRE (Hold_fdre_C_D)         0.070     2.737    core/reg_EXE_MEM/IR_MEM_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/ALUO_WB_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.871%)  route 0.116ns (45.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.875ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.760 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.218     1.978    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     2.066 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.564     2.630    core/reg_EXE_MEM/debug_clk
    SLICE_X36Y86         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.141     2.771 r  core/reg_EXE_MEM/ALUO_MEM_reg[28]/Q
                         net (fo=6, routed)           0.116     2.887    core/reg_MEM_WB/ALUO_WB_reg[31]_1[28]
    SLICE_X35Y87         FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.835     3.522    core/reg_MEM_WB/debug_clk
    SLICE_X35Y87         FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[28]/C
                         clock pessimism             -0.875     2.646    
    SLICE_X35Y87         FDRE (Hold_fdre_C_D)         0.070     2.716    core/reg_MEM_WB/ALUO_WB_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.511ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.888ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.760 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.218     1.978    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     2.066 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.556     2.622    core/reg_EXE_MEM/debug_clk
    SLICE_X34Y76         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.164     2.786 r  core/reg_EXE_MEM/IR_MEM_reg[15]/Q
                         net (fo=2, routed)           0.067     2.853    core/reg_MEM_WB/inst_MEM[14]
    SLICE_X34Y76         FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.824     3.511    core/reg_MEM_WB/debug_clk
    SLICE_X34Y76         FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[15]/C
                         clock pessimism             -0.888     2.622    
    SLICE_X34Y76         FDRE (Hold_fdre_C_D)         0.060     2.682    core/reg_MEM_WB/IR_WB_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/WR_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/WR_MEM_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.512ns
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.876ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.760 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.218     1.978    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     2.066 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.554     2.620    core/reg_ID_EX/debug_clk
    SLICE_X41Y73         FDRE                                         r  core/reg_ID_EX/WR_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     2.761 r  core/reg_ID_EX/WR_EX_reg/Q
                         net (fo=1, routed)           0.116     2.877    core/reg_EXE_MEM/WR_EX
    SLICE_X40Y72         FDRE                                         r  core/reg_EXE_MEM/WR_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.825     3.512    core/reg_EXE_MEM/debug_clk
    SLICE_X40Y72         FDRE                                         r  core/reg_EXE_MEM/WR_MEM_reg/C
                         clock pessimism             -0.876     2.635    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.070     2.705    core/reg_EXE_MEM/WR_MEM_reg
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.885%)  route 0.116ns (45.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.523ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.875ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.760 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.218     1.978    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     2.066 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.566     2.632    core/reg_ID_EX/debug_clk
    SLICE_X31Y87         FDRE                                         r  core/reg_ID_EX/IR_EX_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     2.773 r  core/reg_ID_EX/IR_EX_reg[28]/Q
                         net (fo=2, routed)           0.116     2.889    core/reg_EXE_MEM/IR_MEM_reg[31]_0[23]
    SLICE_X32Y87         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.836     3.523    core/reg_EXE_MEM/debug_clk
    SLICE_X32Y87         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[28]/C
                         clock pessimism             -0.875     2.647    
    SLICE_X32Y87         FDRE (Hold_fdre_C_D)         0.070     2.717    core/reg_EXE_MEM/IR_MEM_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB18_X0Y24     UART_BUFF/buffer_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X0Y11     core/RAM/data_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X0Y13     core/RAM/data_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y24     UART_BUFF/buffer_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y11     core/RAM/data_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y13     core/RAM/data_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y4    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    FSM_sequential_state_reg[2]_i_1/I
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    n_0_30824_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y68     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y68     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y68     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y68     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y68     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y68     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y68     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y68     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y71     core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y71     core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y71     core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y71     core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y71     core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y71     core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y71     core/CMU/CACHE/inner_tag_reg_r2_0_63_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y71     core/CMU/CACHE/inner_tag_reg_r2_0_63_15_17/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y71     core/CMU/CACHE/inner_tag_reg_r2_0_63_15_17/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y71     core/CMU/CACHE/inner_tag_reg_r2_0_63_15_17/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y72     core/CMU/CACHE/inner_tag_reg_r1_0_63_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y72     core/CMU/CACHE/inner_tag_reg_r1_0_63_15_17/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 2.454ns (73.297%)  route 0.894ns (26.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.684     5.288    UART_BUFF/clk_cpu
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.742 r  UART_BUFF/buffer_reg/DOBDO[3]
                         net (fo=1, routed)           0.894     8.636    uart_tx_ctrl/D[3]
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.599    15.022    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism              0.180    15.202    
                         clock uncertainty           -0.205    14.997    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)       -0.092    14.905    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                          -8.636    
  -------------------------------------------------------------------
                         slack                                  6.269    

Slack (MET) :             6.271ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 2.454ns (73.413%)  route 0.889ns (26.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.684     5.288    UART_BUFF/clk_cpu
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.742 r  UART_BUFF/buffer_reg/DOBDO[0]
                         net (fo=1, routed)           0.889     8.631    uart_tx_ctrl/D[0]
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.599    15.022    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.180    15.202    
                         clock uncertainty           -0.205    14.997    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)       -0.095    14.902    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  6.271    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 2.454ns (72.849%)  route 0.915ns (27.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.684     5.288    UART_BUFF/clk_cpu
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.742 r  UART_BUFF/buffer_reg/DOBDO[4]
                         net (fo=1, routed)           0.915     8.657    uart_tx_ctrl/D[4]
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.599    15.022    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism              0.180    15.202    
                         clock uncertainty           -0.205    14.997    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)       -0.047    14.950    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 2.454ns (76.815%)  route 0.741ns (23.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.684     5.288    UART_BUFF/clk_cpu
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.742 r  UART_BUFF/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           0.741     8.483    uart_tx_ctrl/D[2]
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.599    15.022    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism              0.180    15.202    
                         clock uncertainty           -0.205    14.997    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)       -0.093    14.904    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 2.454ns (76.975%)  route 0.734ns (23.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.684     5.288    UART_BUFF/clk_cpu
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.742 r  UART_BUFF/buffer_reg/DOBDO[1]
                         net (fo=1, routed)           0.734     8.476    uart_tx_ctrl/D[1]
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.599    15.022    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism              0.180    15.202    
                         clock uncertainty           -0.205    14.997    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)       -0.093    14.904    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.439ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 2.454ns (76.054%)  route 0.773ns (23.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.684     5.288    UART_BUFF/clk_cpu
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.742 r  UART_BUFF/buffer_reg/DOBDO[6]
                         net (fo=1, routed)           0.773     8.515    uart_tx_ctrl/D[6]
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.599    15.022    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism              0.180    15.202    
                         clock uncertainty           -0.205    14.997    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)       -0.043    14.954    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                  6.439    

Slack (MET) :             6.548ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 2.454ns (79.197%)  route 0.645ns (20.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.684     5.288    UART_BUFF/clk_cpu
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.742 r  UART_BUFF/buffer_reg/DOBDO[5]
                         net (fo=1, routed)           0.645     8.387    uart_tx_ctrl/D[5]
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.599    15.022    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism              0.180    15.202    
                         clock uncertainty           -0.205    14.997    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)       -0.062    14.935    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                  6.548    

Slack (MET) :             6.573ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 2.454ns (79.274%)  route 0.642ns (20.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.684     5.288    UART_BUFF/clk_cpu
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.742 r  UART_BUFF/buffer_reg/DOBDO[7]
                         net (fo=1, routed)           0.642     8.384    uart_tx_ctrl/D[7]
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.599    15.022    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism              0.180    15.202    
                         clock uncertainty           -0.205    14.997    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)       -0.040    14.957    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                  6.573    

Slack (MET) :             7.387ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.580ns (25.039%)  route 1.736ns (74.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.717     5.322    UART_BUFF/clk_cpu
    SLICE_X5Y64          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.736     7.514    uart_tx_ctrl/E[0]
    SLICE_X5Y63          LUT6 (Prop_lut6_I3_O)        0.124     7.638 r  uart_tx_ctrl/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     7.638    uart_tx_ctrl/FSM_sequential_txState[0]_i_1_n_1
    SLICE_X5Y63          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.598    15.021    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                         clock pessimism              0.180    15.201    
                         clock uncertainty           -0.205    14.996    
    SLICE_X5Y63          FDRE (Setup_fdre_C_D)        0.029    15.025    uart_tx_ctrl/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                  7.387    

Slack (MET) :             7.417ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.456ns (22.203%)  route 1.598ns (77.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.717     5.322    UART_BUFF/clk_cpu
    SLICE_X5Y64          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.598     7.375    uart_tx_ctrl/E[0]
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.599    15.022    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.180    15.202    
                         clock uncertainty           -0.205    14.997    
    SLICE_X7Y62          FDRE (Setup_fdre_C_CE)      -0.205    14.792    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                  7.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.585ns (68.055%)  route 0.275ns (31.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.613     1.535    UART_BUFF/clk_cpu
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      0.585     2.120 r  UART_BUFF/buffer_reg/DOBDO[7]
                         net (fo=1, routed)           0.275     2.394    uart_tx_ctrl/D[7]
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.870     2.035    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism             -0.245     1.789    
                         clock uncertainty            0.205     1.994    
    SLICE_X7Y62          FDRE (Hold_fdre_C_D)         0.078     2.072    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.585ns (67.897%)  route 0.277ns (32.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.613     1.535    UART_BUFF/clk_cpu
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      0.585     2.120 r  UART_BUFF/buffer_reg/DOBDO[5]
                         net (fo=1, routed)           0.277     2.396    uart_tx_ctrl/D[5]
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.870     2.035    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism             -0.245     1.789    
                         clock uncertainty            0.205     1.994    
    SLICE_X7Y62          FDRE (Hold_fdre_C_D)         0.071     2.065    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.585ns (63.749%)  route 0.333ns (36.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.613     1.535    UART_BUFF/clk_cpu
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      0.585     2.120 r  UART_BUFF/buffer_reg/DOBDO[6]
                         net (fo=1, routed)           0.333     2.452    uart_tx_ctrl/D[6]
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.870     2.035    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism             -0.245     1.789    
                         clock uncertainty            0.205     1.994    
    SLICE_X7Y62          FDRE (Hold_fdre_C_D)         0.076     2.070    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.186ns (19.509%)  route 0.767ns (80.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.597     1.518    UART_BUFF/clk_cpu
    SLICE_X5Y64          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.767     2.427    uart_tx_ctrl/E[0]
    SLICE_X5Y63          LUT6 (Prop_lut6_I3_O)        0.045     2.472 r  uart_tx_ctrl/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     2.472    uart_tx_ctrl/FSM_sequential_txState[0]_i_1_n_1
    SLICE_X5Y63          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.869     2.034    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                         clock pessimism             -0.245     1.788    
                         clock uncertainty            0.205     1.993    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.091     2.084    uart_tx_ctrl/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.585ns (64.522%)  route 0.322ns (35.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.613     1.535    UART_BUFF/clk_cpu
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     2.120 r  UART_BUFF/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           0.322     2.441    uart_tx_ctrl/D[2]
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.870     2.035    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism             -0.245     1.789    
                         clock uncertainty            0.205     1.994    
    SLICE_X7Y62          FDRE (Hold_fdre_C_D)         0.047     2.041    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.141ns (16.652%)  route 0.706ns (83.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.597     1.518    UART_BUFF/clk_cpu
    SLICE_X5Y64          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.706     2.365    uart_tx_ctrl/E[0]
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.870     2.035    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism             -0.245     1.789    
                         clock uncertainty            0.205     1.994    
    SLICE_X7Y62          FDRE (Hold_fdre_C_CE)       -0.039     1.955    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.141ns (16.652%)  route 0.706ns (83.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.597     1.518    UART_BUFF/clk_cpu
    SLICE_X5Y64          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.706     2.365    uart_tx_ctrl/E[0]
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.870     2.035    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism             -0.245     1.789    
                         clock uncertainty            0.205     1.994    
    SLICE_X7Y62          FDRE (Hold_fdre_C_CE)       -0.039     1.955    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.141ns (16.652%)  route 0.706ns (83.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.597     1.518    UART_BUFF/clk_cpu
    SLICE_X5Y64          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.706     2.365    uart_tx_ctrl/E[0]
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.870     2.035    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism             -0.245     1.789    
                         clock uncertainty            0.205     1.994    
    SLICE_X7Y62          FDRE (Hold_fdre_C_CE)       -0.039     1.955    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.141ns (16.652%)  route 0.706ns (83.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.597     1.518    UART_BUFF/clk_cpu
    SLICE_X5Y64          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.706     2.365    uart_tx_ctrl/E[0]
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.870     2.035    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism             -0.245     1.789    
                         clock uncertainty            0.205     1.994    
    SLICE_X7Y62          FDRE (Hold_fdre_C_CE)       -0.039     1.955    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.141ns (16.652%)  route 0.706ns (83.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.597     1.518    UART_BUFF/clk_cpu
    SLICE_X5Y64          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.706     2.365    uart_tx_ctrl/E[0]
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.870     2.035    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism             -0.245     1.789    
                         clock uncertainty            0.205     1.994    
    SLICE_X7Y62          FDRE (Hold_fdre_C_CE)       -0.039     1.955    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.410    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        5.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        4.501ns  (logic 1.907ns (42.369%)  route 2.594ns (57.631%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 105.021 - 100.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 95.322 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.719    95.322    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    95.778 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.890    96.667    uart_tx_ctrl/txState[0]
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.150    96.817 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.628    97.445    UART_BUFF/update_head
    SLICE_X4Y60          LUT6 (Prop_lut6_I4_O)        0.328    97.773 r  UART_BUFF/full0_carry_i_5/O
                         net (fo=1, routed)           0.445    98.218    UART_BUFF/full0_carry_i_5_n_1
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124    98.342 r  UART_BUFF/full0_carry_i_3/O
                         net (fo=1, routed)           0.000    98.342    UART_BUFF/full0_carry_i_3_n_1
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    98.878 r  UART_BUFF/full0_carry/CO[2]
                         net (fo=1, routed)           0.632    99.510    uart_tx_ctrl/full_reg[0]
    SLICE_X5Y64          LUT6 (Prop_lut6_I2_O)        0.313    99.823 r  uart_tx_ctrl/full_i_1/O
                         net (fo=1, routed)           0.000    99.823    UART_BUFF/full_reg_0
    SLICE_X5Y64          FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.595   105.021    UART_BUFF/clk_cpu
    SLICE_X5Y64          FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism              0.180   105.201    
                         clock uncertainty           -0.205   104.996    
    SLICE_X5Y64          FDRE (Setup_fdre_C_D)        0.031   105.027    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                        105.027    
                         arrival time                         -99.823    
  -------------------------------------------------------------------
                         slack                                  5.204    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.156ns  (logic 0.606ns (28.114%)  route 1.550ns (71.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 105.024 - 100.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 95.322 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.719    95.322    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    95.778 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.890    96.667    uart_tx_ctrl/txState[0]
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.150    96.817 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.660    97.477    UART_BUFF/update_head
    SLICE_X5Y60          FDRE                                         r  UART_BUFF/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.598   105.024    UART_BUFF/clk_cpu
    SLICE_X5Y60          FDRE                                         r  UART_BUFF/head_reg[2]/C
                         clock pessimism              0.180   105.204    
                         clock uncertainty           -0.205   104.999    
    SLICE_X5Y60          FDRE (Setup_fdre_C_CE)      -0.409   104.590    UART_BUFF/head_reg[2]
  -------------------------------------------------------------------
                         required time                        104.590    
                         arrival time                         -97.477    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.156ns  (logic 0.606ns (28.114%)  route 1.550ns (71.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 105.024 - 100.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 95.322 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.719    95.322    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    95.778 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.890    96.667    uart_tx_ctrl/txState[0]
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.150    96.817 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.660    97.477    UART_BUFF/update_head
    SLICE_X5Y60          FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.598   105.024    UART_BUFF/clk_cpu
    SLICE_X5Y60          FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism              0.180   105.204    
                         clock uncertainty           -0.205   104.999    
    SLICE_X5Y60          FDRE (Setup_fdre_C_CE)      -0.409   104.590    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                        104.590    
                         arrival time                         -97.477    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.156ns  (logic 0.606ns (28.114%)  route 1.550ns (71.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 105.024 - 100.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 95.322 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.719    95.322    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    95.778 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.890    96.667    uart_tx_ctrl/txState[0]
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.150    96.817 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.660    97.477    UART_BUFF/update_head
    SLICE_X5Y60          FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.598   105.024    UART_BUFF/clk_cpu
    SLICE_X5Y60          FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism              0.180   105.204    
                         clock uncertainty           -0.205   104.999    
    SLICE_X5Y60          FDRE (Setup_fdre_C_CE)      -0.409   104.590    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                        104.590    
                         arrival time                         -97.477    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.156ns  (logic 0.606ns (28.114%)  route 1.550ns (71.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 105.024 - 100.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 95.322 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.719    95.322    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    95.778 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.890    96.667    uart_tx_ctrl/txState[0]
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.150    96.817 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.660    97.477    UART_BUFF/update_head
    SLICE_X5Y60          FDRE                                         r  UART_BUFF/head_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.598   105.024    UART_BUFF/clk_cpu
    SLICE_X5Y60          FDRE                                         r  UART_BUFF/head_reg[7]/C
                         clock pessimism              0.180   105.204    
                         clock uncertainty           -0.205   104.999    
    SLICE_X5Y60          FDRE (Setup_fdre_C_CE)      -0.409   104.590    UART_BUFF/head_reg[7]
  -------------------------------------------------------------------
                         required time                        104.590    
                         arrival time                         -97.477    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.124ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/buffer_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.072ns  (logic 0.642ns (30.982%)  route 1.430ns (69.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 104.986 - 100.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 95.323 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.720    95.323    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.518    95.841 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.858    96.699    UART_BUFF/txState[1]
    SLICE_X5Y63          LUT5 (Prop_lut5_I2_O)        0.124    96.823 r  UART_BUFF/buffer_reg_i_2/O
                         net (fo=1, routed)           0.572    97.395    UART_BUFF/buffer_reg_i_2_n_1
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.561   104.986    UART_BUFF/clk_cpu
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism              0.180   105.166    
                         clock uncertainty           -0.205   104.962    
    RAMB18_X0Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   104.519    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.519    
                         arrival time                         -97.395    
  -------------------------------------------------------------------
                         slack                                  7.124    

Slack (MET) :             7.252ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.016ns  (logic 0.606ns (30.067%)  route 1.410ns (69.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 105.023 - 100.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 95.322 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.719    95.322    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    95.778 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.890    96.667    uart_tx_ctrl/txState[0]
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.150    96.817 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.520    97.337    UART_BUFF/update_head
    SLICE_X4Y61          FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.597   105.023    UART_BUFF/clk_cpu
    SLICE_X4Y61          FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism              0.180   105.203    
                         clock uncertainty           -0.205   104.998    
    SLICE_X4Y61          FDRE (Setup_fdre_C_CE)      -0.409   104.589    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                        104.589    
                         arrival time                         -97.337    
  -------------------------------------------------------------------
                         slack                                  7.252    

Slack (MET) :             7.252ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.016ns  (logic 0.606ns (30.067%)  route 1.410ns (69.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 105.023 - 100.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 95.322 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.719    95.322    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    95.778 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.890    96.667    uart_tx_ctrl/txState[0]
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.150    96.817 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.520    97.337    UART_BUFF/update_head
    SLICE_X4Y61          FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.597   105.023    UART_BUFF/clk_cpu
    SLICE_X4Y61          FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism              0.180   105.203    
                         clock uncertainty           -0.205   104.998    
    SLICE_X4Y61          FDRE (Setup_fdre_C_CE)      -0.409   104.589    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                        104.589    
                         arrival time                         -97.337    
  -------------------------------------------------------------------
                         slack                                  7.252    

Slack (MET) :             7.252ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.016ns  (logic 0.606ns (30.067%)  route 1.410ns (69.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 105.023 - 100.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 95.322 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.719    95.322    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    95.778 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.890    96.667    uart_tx_ctrl/txState[0]
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.150    96.817 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.520    97.337    UART_BUFF/update_head
    SLICE_X4Y61          FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.597   105.023    UART_BUFF/clk_cpu
    SLICE_X4Y61          FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism              0.180   105.203    
                         clock uncertainty           -0.205   104.998    
    SLICE_X4Y61          FDRE (Setup_fdre_C_CE)      -0.409   104.589    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                        104.589    
                         arrival time                         -97.337    
  -------------------------------------------------------------------
                         slack                                  7.252    

Slack (MET) :             7.252ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.016ns  (logic 0.606ns (30.067%)  route 1.410ns (69.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 105.023 - 100.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 95.322 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.719    95.322    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    95.778 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.890    96.667    uart_tx_ctrl/txState[0]
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.150    96.817 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.520    97.337    UART_BUFF/update_head
    SLICE_X4Y61          FDRE                                         r  UART_BUFF/head_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.597   105.023    UART_BUFF/clk_cpu
    SLICE_X4Y61          FDRE                                         r  UART_BUFF/head_reg[5]/C
                         clock pessimism              0.180   105.203    
                         clock uncertainty           -0.205   104.998    
    SLICE_X4Y61          FDRE (Setup_fdre_C_CE)      -0.409   104.589    UART_BUFF/head_reg[5]
  -------------------------------------------------------------------
                         required time                        104.589    
                         arrival time                         -97.337    
  -------------------------------------------------------------------
                         slack                                  7.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/buffer_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.034%)  route 0.502ns (72.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.599     1.518    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.206     1.865    UART_BUFF/txState[0]
    SLICE_X5Y63          LUT5 (Prop_lut5_I3_O)        0.045     1.910 r  UART_BUFF/buffer_reg_i_2/O
                         net (fo=1, routed)           0.296     2.206    UART_BUFF/buffer_reg_i_2_n_1
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.884     2.051    UART_BUFF/clk_cpu
    RAMB18_X0Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.245     1.806    
                         clock uncertainty            0.205     2.010    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.096     2.106    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/send_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.481%)  route 0.606ns (76.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.599     1.518    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.606     2.265    UART_BUFF/txState[0]
    SLICE_X5Y64          LUT6 (Prop_lut6_I1_O)        0.045     2.310 r  UART_BUFF/send_i_1/O
                         net (fo=1, routed)           0.000     2.310    UART_BUFF/send_i_1_n_1
    SLICE_X5Y64          FDRE                                         r  UART_BUFF/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.867     2.034    UART_BUFF/clk_cpu
    SLICE_X5Y64          FDRE                                         r  UART_BUFF/send_reg/C
                         clock pessimism             -0.245     1.788    
                         clock uncertainty            0.205     1.993    
    SLICE_X5Y64          FDRE (Hold_fdre_C_D)         0.091     2.084    UART_BUFF/send_reg
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.207ns (34.153%)  route 0.399ns (65.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.600     1.519    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     1.683 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.186     1.870    uart_tx_ctrl/txState[1]
    SLICE_X2Y63          LUT4 (Prop_lut4_I1_O)        0.043     1.913 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.213     2.125    UART_BUFF/update_head
    SLICE_X4Y61          FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.870     2.037    UART_BUFF/clk_cpu
    SLICE_X4Y61          FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.205     1.996    
    SLICE_X4Y61          FDRE (Hold_fdre_C_CE)       -0.105     1.891    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.207ns (34.153%)  route 0.399ns (65.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.600     1.519    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     1.683 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.186     1.870    uart_tx_ctrl/txState[1]
    SLICE_X2Y63          LUT4 (Prop_lut4_I1_O)        0.043     1.913 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.213     2.125    UART_BUFF/update_head
    SLICE_X4Y61          FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.870     2.037    UART_BUFF/clk_cpu
    SLICE_X4Y61          FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.205     1.996    
    SLICE_X4Y61          FDRE (Hold_fdre_C_CE)       -0.105     1.891    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.207ns (34.153%)  route 0.399ns (65.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.600     1.519    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     1.683 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.186     1.870    uart_tx_ctrl/txState[1]
    SLICE_X2Y63          LUT4 (Prop_lut4_I1_O)        0.043     1.913 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.213     2.125    UART_BUFF/update_head
    SLICE_X4Y61          FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.870     2.037    UART_BUFF/clk_cpu
    SLICE_X4Y61          FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.205     1.996    
    SLICE_X4Y61          FDRE (Hold_fdre_C_CE)       -0.105     1.891    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.207ns (34.153%)  route 0.399ns (65.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.600     1.519    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     1.683 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.186     1.870    uart_tx_ctrl/txState[1]
    SLICE_X2Y63          LUT4 (Prop_lut4_I1_O)        0.043     1.913 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.213     2.125    UART_BUFF/update_head
    SLICE_X4Y61          FDRE                                         r  UART_BUFF/head_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.870     2.037    UART_BUFF/clk_cpu
    SLICE_X4Y61          FDRE                                         r  UART_BUFF/head_reg[5]/C
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.205     1.996    
    SLICE_X4Y61          FDRE (Hold_fdre_C_CE)       -0.105     1.891    UART_BUFF/head_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.207ns (31.406%)  route 0.452ns (68.594%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.600     1.519    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     1.683 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.186     1.870    uart_tx_ctrl/txState[1]
    SLICE_X2Y63          LUT4 (Prop_lut4_I1_O)        0.043     1.913 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.266     2.178    UART_BUFF/update_head
    SLICE_X5Y60          FDRE                                         r  UART_BUFF/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.870     2.037    UART_BUFF/clk_cpu
    SLICE_X5Y60          FDRE                                         r  UART_BUFF/head_reg[2]/C
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.205     1.996    
    SLICE_X5Y60          FDRE (Hold_fdre_C_CE)       -0.105     1.891    UART_BUFF/head_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.207ns (31.406%)  route 0.452ns (68.594%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.600     1.519    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     1.683 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.186     1.870    uart_tx_ctrl/txState[1]
    SLICE_X2Y63          LUT4 (Prop_lut4_I1_O)        0.043     1.913 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.266     2.178    UART_BUFF/update_head
    SLICE_X5Y60          FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.870     2.037    UART_BUFF/clk_cpu
    SLICE_X5Y60          FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.205     1.996    
    SLICE_X5Y60          FDRE (Hold_fdre_C_CE)       -0.105     1.891    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.207ns (31.406%)  route 0.452ns (68.594%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.600     1.519    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     1.683 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.186     1.870    uart_tx_ctrl/txState[1]
    SLICE_X2Y63          LUT4 (Prop_lut4_I1_O)        0.043     1.913 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.266     2.178    UART_BUFF/update_head
    SLICE_X5Y60          FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.870     2.037    UART_BUFF/clk_cpu
    SLICE_X5Y60          FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.205     1.996    
    SLICE_X5Y60          FDRE (Hold_fdre_C_CE)       -0.105     1.891    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.207ns (31.406%)  route 0.452ns (68.594%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.600     1.519    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     1.683 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.186     1.870    uart_tx_ctrl/txState[1]
    SLICE_X2Y63          LUT4 (Prop_lut4_I1_O)        0.043     1.913 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.266     2.178    UART_BUFF/update_head
    SLICE_X5Y60          FDRE                                         r  UART_BUFF/head_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.870     2.037    UART_BUFF/clk_cpu
    SLICE_X5Y60          FDRE                                         r  UART_BUFF/head_reg[7]/C
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.205     1.996    
    SLICE_X5Y60          FDRE (Hold_fdre_C_CE)       -0.105     1.891    UART_BUFF/head_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.288    





---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       17.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.318ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        2.263ns  (logic 0.580ns (25.635%)  route 1.683ns (74.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 105.013 - 100.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 85.316 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    85.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    81.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    83.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    83.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.711    85.316    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456    85.772 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=6, routed)           1.683    87.454    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X3Y76          LUT6 (Prop_lut6_I1_O)        0.124    87.578 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000    87.578    DEBUG_CTRL/start_i_1_n_1
    SLICE_X3Y76          FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.587   105.013    DEBUG_CTRL/clk_cpu
    SLICE_X3Y76          FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism              0.079   105.091    
                         clock uncertainty           -0.226   104.865    
    SLICE_X3Y76          FDRE (Setup_fdre_C_D)        0.031   104.896    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                        104.896    
                         arrival time                         -87.578    
  -------------------------------------------------------------------
                         slack                                 17.318    

Slack (MET) :             17.318ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        2.261ns  (logic 0.580ns (25.658%)  route 1.681ns (74.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 105.013 - 100.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 85.316 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    85.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    81.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    83.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    83.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.711    85.316    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456    85.772 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=6, routed)           1.681    87.452    BTN_SCAN/LED_OBUF[0]
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.124    87.576 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000    87.576    DEBUG_CTRL/done_reg_0
    SLICE_X3Y76          FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.587   105.013    DEBUG_CTRL/clk_cpu
    SLICE_X3Y76          FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism              0.079   105.091    
                         clock uncertainty           -0.226   104.865    
    SLICE_X3Y76          FDRE (Setup_fdre_C_D)        0.029   104.894    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                        104.894    
                         arrival time                         -87.576    
  -------------------------------------------------------------------
                         slack                                 17.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.186ns (20.609%)  route 0.717ns (79.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.594     1.515    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=6, routed)           0.717     2.373    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X3Y76          LUT6 (Prop_lut6_I1_O)        0.045     2.418 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000     2.418    DEBUG_CTRL/start_i_1_n_1
    SLICE_X3Y76          FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.860     2.027    DEBUG_CTRL/clk_cpu
    SLICE_X3Y76          FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism             -0.190     1.837    
                         clock uncertainty            0.226     2.063    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.092     2.155    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.586%)  route 0.718ns (79.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.594     1.515    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=6, routed)           0.718     2.374    BTN_SCAN/LED_OBUF[0]
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.045     2.419 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000     2.419    DEBUG_CTRL/done_reg_0
    SLICE_X3Y76          FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.860     2.027    DEBUG_CTRL/clk_cpu
    SLICE_X3Y76          FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism             -0.190     1.837    
                         clock uncertainty            0.226     2.063    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.091     2.154    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.265    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       42.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.804ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.765ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[20][0]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 0.456ns (4.787%)  route 9.070ns (95.213%))
  Logic Levels:           0  
  Clock Path Skew:        2.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.864ns = ( 57.864 - 50.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.639     5.244    clk_cpu
    SLICE_X33Y93         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     5.700 f  rst_all_reg/Q
                         net (fo=1318, routed)        9.070    14.770    core/register/rst_all
    SLICE_X31Y68         FDCE                                         f  core/register/register_reg[20][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122    55.589 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514    56.103    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254    56.357 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.507    57.864    core/register/debug_clk
    SLICE_X31Y68         FDCE                                         r  core/register/register_reg[20][0]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.043    
                         clock uncertainty           -0.106    57.937    
    SLICE_X31Y68         FDCE (Recov_fdce_C_CLR)     -0.402    57.535    core/register/register_reg[20][0]
  -------------------------------------------------------------------
                         required time                         57.535    
                         arrival time                         -14.770    
  -------------------------------------------------------------------
                         slack                                 42.765    

Slack (MET) :             43.216ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[17][0]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.082ns  (logic 0.456ns (5.021%)  route 8.626ns (94.979%))
  Logic Levels:           0  
  Clock Path Skew:        2.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.870ns = ( 57.870 - 50.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.639     5.244    clk_cpu
    SLICE_X33Y93         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     5.700 f  rst_all_reg/Q
                         net (fo=1318, routed)        8.626    14.326    core/register/rst_all
    SLICE_X28Y64         FDCE                                         f  core/register/register_reg[17][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122    55.589 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514    56.103    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254    56.357 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.513    57.870    core/register/debug_clk
    SLICE_X28Y64         FDCE                                         r  core/register/register_reg[17][0]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.049    
                         clock uncertainty           -0.106    57.943    
    SLICE_X28Y64         FDCE (Recov_fdce_C_CLR)     -0.402    57.541    core/register/register_reg[17][0]
  -------------------------------------------------------------------
                         required time                         57.541    
                         arrival time                         -14.326    
  -------------------------------------------------------------------
                         slack                                 43.216    

Slack (MET) :             43.297ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[24][0]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.999ns  (logic 0.456ns (5.067%)  route 8.543ns (94.933%))
  Logic Levels:           0  
  Clock Path Skew:        2.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.869ns = ( 57.869 - 50.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.639     5.244    clk_cpu
    SLICE_X33Y93         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     5.700 f  rst_all_reg/Q
                         net (fo=1318, routed)        8.543    14.243    core/register/rst_all
    SLICE_X28Y65         FDCE                                         f  core/register/register_reg[24][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122    55.589 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514    56.103    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254    56.357 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.512    57.869    core/register/debug_clk
    SLICE_X28Y65         FDCE                                         r  core/register/register_reg[24][0]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.048    
                         clock uncertainty           -0.106    57.942    
    SLICE_X28Y65         FDCE (Recov_fdce_C_CLR)     -0.402    57.540    core/register/register_reg[24][0]
  -------------------------------------------------------------------
                         required time                         57.540    
                         arrival time                         -14.243    
  -------------------------------------------------------------------
                         slack                                 43.297    

Slack (MET) :             43.302ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[28][0]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.995ns  (logic 0.456ns (5.070%)  route 8.539ns (94.930%))
  Logic Levels:           0  
  Clock Path Skew:        2.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.869ns = ( 57.869 - 50.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.639     5.244    clk_cpu
    SLICE_X33Y93         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     5.700 f  rst_all_reg/Q
                         net (fo=1318, routed)        8.539    14.239    core/register/rst_all
    SLICE_X29Y65         FDCE                                         f  core/register/register_reg[28][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122    55.589 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514    56.103    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254    56.357 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.512    57.869    core/register/debug_clk
    SLICE_X29Y65         FDCE                                         r  core/register/register_reg[28][0]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.048    
                         clock uncertainty           -0.106    57.942    
    SLICE_X29Y65         FDCE (Recov_fdce_C_CLR)     -0.402    57.540    core/register/register_reg[28][0]
  -------------------------------------------------------------------
                         required time                         57.540    
                         arrival time                         -14.239    
  -------------------------------------------------------------------
                         slack                                 43.302    

Slack (MET) :             43.339ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][0]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.956ns  (logic 0.456ns (5.091%)  route 8.500ns (94.909%))
  Logic Levels:           0  
  Clock Path Skew:        2.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.868ns = ( 57.868 - 50.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.639     5.244    clk_cpu
    SLICE_X33Y93         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     5.700 f  rst_all_reg/Q
                         net (fo=1318, routed)        8.500    14.200    core/register/rst_all
    SLICE_X29Y66         FDCE                                         f  core/register/register_reg[31][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122    55.589 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514    56.103    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254    56.357 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.511    57.868    core/register/debug_clk
    SLICE_X29Y66         FDCE                                         r  core/register/register_reg[31][0]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.047    
                         clock uncertainty           -0.106    57.941    
    SLICE_X29Y66         FDCE (Recov_fdce_C_CLR)     -0.402    57.539    core/register/register_reg[31][0]
  -------------------------------------------------------------------
                         required time                         57.539    
                         arrival time                         -14.200    
  -------------------------------------------------------------------
                         slack                                 43.339    

Slack (MET) :             43.469ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[29][0]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.825ns  (logic 0.456ns (5.167%)  route 8.369ns (94.833%))
  Logic Levels:           0  
  Clock Path Skew:        2.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.867ns = ( 57.867 - 50.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.639     5.244    clk_cpu
    SLICE_X33Y93         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     5.700 f  rst_all_reg/Q
                         net (fo=1318, routed)        8.369    14.069    core/register/rst_all
    SLICE_X29Y67         FDCE                                         f  core/register/register_reg[29][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122    55.589 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514    56.103    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254    56.357 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.510    57.867    core/register/debug_clk
    SLICE_X29Y67         FDCE                                         r  core/register/register_reg[29][0]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.046    
                         clock uncertainty           -0.106    57.940    
    SLICE_X29Y67         FDCE (Recov_fdce_C_CLR)     -0.402    57.538    core/register/register_reg[29][0]
  -------------------------------------------------------------------
                         required time                         57.538    
                         arrival time                         -14.069    
  -------------------------------------------------------------------
                         slack                                 43.469    

Slack (MET) :             43.492ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[16][0]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.798ns  (logic 0.456ns (5.183%)  route 8.342ns (94.817%))
  Logic Levels:           0  
  Clock Path Skew:        2.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.863ns = ( 57.863 - 50.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.639     5.244    clk_cpu
    SLICE_X33Y93         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     5.700 f  rst_all_reg/Q
                         net (fo=1318, routed)        8.342    14.042    core/register/rst_all
    SLICE_X31Y69         FDCE                                         f  core/register/register_reg[16][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122    55.589 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514    56.103    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254    56.357 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.506    57.863    core/register/debug_clk
    SLICE_X31Y69         FDCE                                         r  core/register/register_reg[16][0]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.042    
                         clock uncertainty           -0.106    57.936    
    SLICE_X31Y69         FDCE (Recov_fdce_C_CLR)     -0.402    57.534    core/register/register_reg[16][0]
  -------------------------------------------------------------------
                         required time                         57.534    
                         arrival time                         -14.042    
  -------------------------------------------------------------------
                         slack                                 43.492    

Slack (MET) :             43.495ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[21][0]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.798ns  (logic 0.456ns (5.183%)  route 8.342ns (94.817%))
  Logic Levels:           0  
  Clock Path Skew:        2.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.865ns = ( 57.865 - 50.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.639     5.244    clk_cpu
    SLICE_X33Y93         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     5.700 f  rst_all_reg/Q
                         net (fo=1318, routed)        8.342    14.042    core/register/rst_all
    SLICE_X28Y68         FDCE                                         f  core/register/register_reg[21][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122    55.589 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514    56.103    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254    56.357 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.508    57.865    core/register/debug_clk
    SLICE_X28Y68         FDCE                                         r  core/register/register_reg[21][0]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.044    
                         clock uncertainty           -0.106    57.938    
    SLICE_X28Y68         FDCE (Recov_fdce_C_CLR)     -0.402    57.536    core/register/register_reg[21][0]
  -------------------------------------------------------------------
                         required time                         57.536    
                         arrival time                         -14.042    
  -------------------------------------------------------------------
                         slack                                 43.495    

Slack (MET) :             43.499ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[25][0]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.794ns  (logic 0.456ns (5.186%)  route 8.338ns (94.814%))
  Logic Levels:           0  
  Clock Path Skew:        2.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.865ns = ( 57.865 - 50.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.639     5.244    clk_cpu
    SLICE_X33Y93         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     5.700 f  rst_all_reg/Q
                         net (fo=1318, routed)        8.338    14.037    core/register/rst_all
    SLICE_X29Y68         FDCE                                         f  core/register/register_reg[25][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122    55.589 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514    56.103    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254    56.357 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.508    57.865    core/register/debug_clk
    SLICE_X29Y68         FDCE                                         r  core/register/register_reg[25][0]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.044    
                         clock uncertainty           -0.106    57.938    
    SLICE_X29Y68         FDCE (Recov_fdce_C_CLR)     -0.402    57.536    core/register/register_reg[25][0]
  -------------------------------------------------------------------
                         required time                         57.536    
                         arrival time                         -14.037    
  -------------------------------------------------------------------
                         slack                                 43.499    

Slack (MET) :             43.546ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[7][14]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.739ns  (logic 0.456ns (5.218%)  route 8.283ns (94.782%))
  Logic Levels:           0  
  Clock Path Skew:        2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.858ns = ( 57.858 - 50.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.639     5.244    clk_cpu
    SLICE_X33Y93         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     5.700 f  rst_all_reg/Q
                         net (fo=1318, routed)        8.283    13.983    core/register/rst_all
    SLICE_X28Y74         FDCE                                         f  core/register/register_reg[7][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122    55.589 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514    56.103    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254    56.357 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.501    57.858    core/register/debug_clk
    SLICE_X28Y74         FDCE                                         r  core/register/register_reg[7][14]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.037    
                         clock uncertainty           -0.106    57.931    
    SLICE_X28Y74         FDCE (Recov_fdce_C_CLR)     -0.402    57.529    core/register/register_reg[7][14]
  -------------------------------------------------------------------
                         required time                         57.529    
                         arrival time                         -13.983    
  -------------------------------------------------------------------
                         slack                                 43.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[30]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.141ns (5.645%)  route 2.357ns (94.355%))
  Logic Levels:           0  
  Clock Path Skew:        1.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.569     1.490    clk_cpu
    SLICE_X33Y93         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.631 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.357     3.988    core/REG_PC/rst_all
    SLICE_X33Y85         FDCE                                         f  core/REG_PC/Q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.835     3.522    core/REG_PC/debug_clk
    SLICE_X33Y85         FDCE                                         r  core/REG_PC/Q_reg[30]/C
                         clock pessimism             -0.245     3.276    
    SLICE_X33Y85         FDCE (Remov_fdce_C_CLR)     -0.092     3.184    core/REG_PC/Q_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           3.988    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[31]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.141ns (5.645%)  route 2.357ns (94.355%))
  Logic Levels:           0  
  Clock Path Skew:        1.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.569     1.490    clk_cpu
    SLICE_X33Y93         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.631 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.357     3.988    core/REG_PC/rst_all
    SLICE_X33Y85         FDCE                                         f  core/REG_PC/Q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.835     3.522    core/REG_PC/debug_clk
    SLICE_X33Y85         FDCE                                         r  core/REG_PC/Q_reg[31]/C
                         clock pessimism             -0.245     3.276    
    SLICE_X33Y85         FDCE (Remov_fdce_C_CLR)     -0.092     3.184    core/REG_PC/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           3.988    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[20]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.141ns (5.484%)  route 2.430ns (94.516%))
  Logic Levels:           0  
  Clock Path Skew:        1.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.569     1.490    clk_cpu
    SLICE_X33Y93         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.631 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.430     4.061    core/REG_PC/rst_all
    SLICE_X31Y86         FDCE                                         f  core/REG_PC/Q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.835     3.522    core/REG_PC/debug_clk
    SLICE_X31Y86         FDCE                                         r  core/REG_PC/Q_reg[20]/C
                         clock pessimism             -0.245     3.276    
    SLICE_X31Y86         FDCE (Remov_fdce_C_CLR)     -0.092     3.184    core/REG_PC/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           4.061    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[21]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.141ns (5.484%)  route 2.430ns (94.516%))
  Logic Levels:           0  
  Clock Path Skew:        1.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.569     1.490    clk_cpu
    SLICE_X33Y93         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.631 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.430     4.061    core/REG_PC/rst_all
    SLICE_X31Y86         FDCE                                         f  core/REG_PC/Q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.835     3.522    core/REG_PC/debug_clk
    SLICE_X31Y86         FDCE                                         r  core/REG_PC/Q_reg[21]/C
                         clock pessimism             -0.245     3.276    
    SLICE_X31Y86         FDCE (Remov_fdce_C_CLR)     -0.092     3.184    core/REG_PC/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           4.061    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[22]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.141ns (5.484%)  route 2.430ns (94.516%))
  Logic Levels:           0  
  Clock Path Skew:        1.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.569     1.490    clk_cpu
    SLICE_X33Y93         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.631 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.430     4.061    core/REG_PC/rst_all
    SLICE_X31Y86         FDCE                                         f  core/REG_PC/Q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.835     3.522    core/REG_PC/debug_clk
    SLICE_X31Y86         FDCE                                         r  core/REG_PC/Q_reg[22]/C
                         clock pessimism             -0.245     3.276    
    SLICE_X31Y86         FDCE (Remov_fdce_C_CLR)     -0.092     3.184    core/REG_PC/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           4.061    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[23]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.141ns (5.484%)  route 2.430ns (94.516%))
  Logic Levels:           0  
  Clock Path Skew:        1.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.569     1.490    clk_cpu
    SLICE_X33Y93         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.631 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.430     4.061    core/REG_PC/rst_all
    SLICE_X31Y86         FDCE                                         f  core/REG_PC/Q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.835     3.522    core/REG_PC/debug_clk
    SLICE_X31Y86         FDCE                                         r  core/REG_PC/Q_reg[23]/C
                         clock pessimism             -0.245     3.276    
    SLICE_X31Y86         FDCE (Remov_fdce_C_CLR)     -0.092     3.184    core/REG_PC/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           4.061    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[26]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.141ns (5.208%)  route 2.566ns (94.792%))
  Logic Levels:           0  
  Clock Path Skew:        1.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.519ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.569     1.490    clk_cpu
    SLICE_X33Y93         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.631 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.566     4.198    core/REG_PC/rst_all
    SLICE_X33Y82         FDCE                                         f  core/REG_PC/Q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.832     3.519    core/REG_PC/debug_clk
    SLICE_X33Y82         FDCE                                         r  core/REG_PC/Q_reg[26]/C
                         clock pessimism             -0.245     3.273    
    SLICE_X33Y82         FDCE (Remov_fdce_C_CLR)     -0.092     3.181    core/REG_PC/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           4.198    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[27]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.141ns (5.208%)  route 2.566ns (94.792%))
  Logic Levels:           0  
  Clock Path Skew:        1.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.519ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.569     1.490    clk_cpu
    SLICE_X33Y93         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.631 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.566     4.198    core/REG_PC/rst_all
    SLICE_X33Y82         FDCE                                         f  core/REG_PC/Q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.832     3.519    core/REG_PC/debug_clk
    SLICE_X33Y82         FDCE                                         r  core/REG_PC/Q_reg[27]/C
                         clock pessimism             -0.245     3.273    
    SLICE_X33Y82         FDCE (Remov_fdce_C_CLR)     -0.092     3.181    core/REG_PC/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           4.198    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[28]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.141ns (5.208%)  route 2.566ns (94.792%))
  Logic Levels:           0  
  Clock Path Skew:        1.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.519ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.569     1.490    clk_cpu
    SLICE_X33Y93         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.631 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.566     4.198    core/REG_PC/rst_all
    SLICE_X33Y82         FDCE                                         f  core/REG_PC/Q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.832     3.519    core/REG_PC/debug_clk
    SLICE_X33Y82         FDCE                                         r  core/REG_PC/Q_reg[28]/C
                         clock pessimism             -0.245     3.273    
    SLICE_X33Y82         FDCE (Remov_fdce_C_CLR)     -0.092     3.181    core/REG_PC/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           4.198    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[29]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.141ns (5.208%)  route 2.566ns (94.792%))
  Logic Levels:           0  
  Clock Path Skew:        1.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.519ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.569     1.490    clk_cpu
    SLICE_X33Y93         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.631 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.566     4.198    core/REG_PC/rst_all
    SLICE_X33Y82         FDCE                                         f  core/REG_PC/Q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.832     3.519    core/REG_PC/debug_clk
    SLICE_X33Y82         FDCE                                         r  core/REG_PC/Q_reg[29]/C
                         clock pessimism             -0.245     3.273    
    SLICE_X33Y82         FDCE (Remov_fdce_C_CLR)     -0.092     3.181    core/REG_PC/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           4.198    
  -------------------------------------------------------------------
                         slack                                  1.017    





